
testertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010184  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000112c  08010324  08010324  00020324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011450  08011450  00030170  2**0
                  CONTENTS
  4 .ARM          00000008  08011450  08011450  00021450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011458  08011458  00030170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011458  08011458  00021458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801145c  0801145c  0002145c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000170  20000000  08011460  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b9d4  20000170  080115d0  00030170  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000bb44  080115d0  0003bb44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030170  2**0
                  CONTENTS, READONLY
 12 .debug_info   000253ef  00000000  00000000  000301a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055b9  00000000  00000000  0005558f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cd8  00000000  00000000  0005ab48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001af0  00000000  00000000  0005c820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009679  00000000  00000000  0005e310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000215cb  00000000  00000000  00067989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a946c  00000000  00000000  00088f54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  001323c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008008  00000000  00000000  00132480  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002316  00000000  00000000  0013a488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000170 	.word	0x20000170
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801030c 	.word	0x0801030c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000174 	.word	0x20000174
 80001dc:	0801030c 	.word	0x0801030c

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_drsub>:
 8000350:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000354:	e002      	b.n	800035c <__adddf3>
 8000356:	bf00      	nop

08000358 <__aeabi_dsub>:
 8000358:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800035c <__adddf3>:
 800035c:	b530      	push	{r4, r5, lr}
 800035e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	bf1f      	itttt	ne
 8000372:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000376:	ea55 0c02 	orrsne.w	ip, r5, r2
 800037a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800037e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000382:	f000 80e2 	beq.w	800054a <__adddf3+0x1ee>
 8000386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800038a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800038e:	bfb8      	it	lt
 8000390:	426d      	neglt	r5, r5
 8000392:	dd0c      	ble.n	80003ae <__adddf3+0x52>
 8000394:	442c      	add	r4, r5
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	ea82 0000 	eor.w	r0, r2, r0
 80003a2:	ea83 0101 	eor.w	r1, r3, r1
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	2d36      	cmp	r5, #54	; 0x36
 80003b0:	bf88      	it	hi
 80003b2:	bd30      	pophi	{r4, r5, pc}
 80003b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003c4:	d002      	beq.n	80003cc <__adddf3+0x70>
 80003c6:	4240      	negs	r0, r0
 80003c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003d8:	d002      	beq.n	80003e0 <__adddf3+0x84>
 80003da:	4252      	negs	r2, r2
 80003dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003e0:	ea94 0f05 	teq	r4, r5
 80003e4:	f000 80a7 	beq.w	8000536 <__adddf3+0x1da>
 80003e8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80003f0:	db0d      	blt.n	800040e <__adddf3+0xb2>
 80003f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003f6:	fa22 f205 	lsr.w	r2, r2, r5
 80003fa:	1880      	adds	r0, r0, r2
 80003fc:	f141 0100 	adc.w	r1, r1, #0
 8000400:	fa03 f20e 	lsl.w	r2, r3, lr
 8000404:	1880      	adds	r0, r0, r2
 8000406:	fa43 f305 	asr.w	r3, r3, r5
 800040a:	4159      	adcs	r1, r3
 800040c:	e00e      	b.n	800042c <__adddf3+0xd0>
 800040e:	f1a5 0520 	sub.w	r5, r5, #32
 8000412:	f10e 0e20 	add.w	lr, lr, #32
 8000416:	2a01      	cmp	r2, #1
 8000418:	fa03 fc0e 	lsl.w	ip, r3, lr
 800041c:	bf28      	it	cs
 800041e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000422:	fa43 f305 	asr.w	r3, r3, r5
 8000426:	18c0      	adds	r0, r0, r3
 8000428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800042c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000430:	d507      	bpl.n	8000442 <__adddf3+0xe6>
 8000432:	f04f 0e00 	mov.w	lr, #0
 8000436:	f1dc 0c00 	rsbs	ip, ip, #0
 800043a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800043e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000442:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000446:	d31b      	bcc.n	8000480 <__adddf3+0x124>
 8000448:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800044c:	d30c      	bcc.n	8000468 <__adddf3+0x10c>
 800044e:	0849      	lsrs	r1, r1, #1
 8000450:	ea5f 0030 	movs.w	r0, r0, rrx
 8000454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000458:	f104 0401 	add.w	r4, r4, #1
 800045c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000460:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000464:	f080 809a 	bcs.w	800059c <__adddf3+0x240>
 8000468:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800046c:	bf08      	it	eq
 800046e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000472:	f150 0000 	adcs.w	r0, r0, #0
 8000476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800047a:	ea41 0105 	orr.w	r1, r1, r5
 800047e:	bd30      	pop	{r4, r5, pc}
 8000480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000484:	4140      	adcs	r0, r0
 8000486:	eb41 0101 	adc.w	r1, r1, r1
 800048a:	3c01      	subs	r4, #1
 800048c:	bf28      	it	cs
 800048e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000492:	d2e9      	bcs.n	8000468 <__adddf3+0x10c>
 8000494:	f091 0f00 	teq	r1, #0
 8000498:	bf04      	itt	eq
 800049a:	4601      	moveq	r1, r0
 800049c:	2000      	moveq	r0, #0
 800049e:	fab1 f381 	clz	r3, r1
 80004a2:	bf08      	it	eq
 80004a4:	3320      	addeq	r3, #32
 80004a6:	f1a3 030b 	sub.w	r3, r3, #11
 80004aa:	f1b3 0220 	subs.w	r2, r3, #32
 80004ae:	da0c      	bge.n	80004ca <__adddf3+0x16e>
 80004b0:	320c      	adds	r2, #12
 80004b2:	dd08      	ble.n	80004c6 <__adddf3+0x16a>
 80004b4:	f102 0c14 	add.w	ip, r2, #20
 80004b8:	f1c2 020c 	rsb	r2, r2, #12
 80004bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004c0:	fa21 f102 	lsr.w	r1, r1, r2
 80004c4:	e00c      	b.n	80004e0 <__adddf3+0x184>
 80004c6:	f102 0214 	add.w	r2, r2, #20
 80004ca:	bfd8      	it	le
 80004cc:	f1c2 0c20 	rsble	ip, r2, #32
 80004d0:	fa01 f102 	lsl.w	r1, r1, r2
 80004d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004d8:	bfdc      	itt	le
 80004da:	ea41 010c 	orrle.w	r1, r1, ip
 80004de:	4090      	lslle	r0, r2
 80004e0:	1ae4      	subs	r4, r4, r3
 80004e2:	bfa2      	ittt	ge
 80004e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004e8:	4329      	orrge	r1, r5
 80004ea:	bd30      	popge	{r4, r5, pc}
 80004ec:	ea6f 0404 	mvn.w	r4, r4
 80004f0:	3c1f      	subs	r4, #31
 80004f2:	da1c      	bge.n	800052e <__adddf3+0x1d2>
 80004f4:	340c      	adds	r4, #12
 80004f6:	dc0e      	bgt.n	8000516 <__adddf3+0x1ba>
 80004f8:	f104 0414 	add.w	r4, r4, #20
 80004fc:	f1c4 0220 	rsb	r2, r4, #32
 8000500:	fa20 f004 	lsr.w	r0, r0, r4
 8000504:	fa01 f302 	lsl.w	r3, r1, r2
 8000508:	ea40 0003 	orr.w	r0, r0, r3
 800050c:	fa21 f304 	lsr.w	r3, r1, r4
 8000510:	ea45 0103 	orr.w	r1, r5, r3
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f1c4 040c 	rsb	r4, r4, #12
 800051a:	f1c4 0220 	rsb	r2, r4, #32
 800051e:	fa20 f002 	lsr.w	r0, r0, r2
 8000522:	fa01 f304 	lsl.w	r3, r1, r4
 8000526:	ea40 0003 	orr.w	r0, r0, r3
 800052a:	4629      	mov	r1, r5
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	fa21 f004 	lsr.w	r0, r1, r4
 8000532:	4629      	mov	r1, r5
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f094 0f00 	teq	r4, #0
 800053a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800053e:	bf06      	itte	eq
 8000540:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000544:	3401      	addeq	r4, #1
 8000546:	3d01      	subne	r5, #1
 8000548:	e74e      	b.n	80003e8 <__adddf3+0x8c>
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf18      	it	ne
 8000550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000554:	d029      	beq.n	80005aa <__adddf3+0x24e>
 8000556:	ea94 0f05 	teq	r4, r5
 800055a:	bf08      	it	eq
 800055c:	ea90 0f02 	teqeq	r0, r2
 8000560:	d005      	beq.n	800056e <__adddf3+0x212>
 8000562:	ea54 0c00 	orrs.w	ip, r4, r0
 8000566:	bf04      	itt	eq
 8000568:	4619      	moveq	r1, r3
 800056a:	4610      	moveq	r0, r2
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	ea91 0f03 	teq	r1, r3
 8000572:	bf1e      	ittt	ne
 8000574:	2100      	movne	r1, #0
 8000576:	2000      	movne	r0, #0
 8000578:	bd30      	popne	{r4, r5, pc}
 800057a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800057e:	d105      	bne.n	800058c <__adddf3+0x230>
 8000580:	0040      	lsls	r0, r0, #1
 8000582:	4149      	adcs	r1, r1
 8000584:	bf28      	it	cs
 8000586:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000590:	bf3c      	itt	cc
 8000592:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000596:	bd30      	popcc	{r4, r5, pc}
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005a4:	f04f 0000 	mov.w	r0, #0
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf1a      	itte	ne
 80005b0:	4619      	movne	r1, r3
 80005b2:	4610      	movne	r0, r2
 80005b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005b8:	bf1c      	itt	ne
 80005ba:	460b      	movne	r3, r1
 80005bc:	4602      	movne	r2, r0
 80005be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005c2:	bf06      	itte	eq
 80005c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005c8:	ea91 0f03 	teqeq	r1, r3
 80005cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	bf00      	nop

080005d4 <__aeabi_ui2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e8:	f04f 0500 	mov.w	r5, #0
 80005ec:	f04f 0100 	mov.w	r1, #0
 80005f0:	e750      	b.n	8000494 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_i2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000608:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800060c:	bf48      	it	mi
 800060e:	4240      	negmi	r0, r0
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	e73e      	b.n	8000494 <__adddf3+0x138>
 8000616:	bf00      	nop

08000618 <__aeabi_f2d>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800061e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000626:	bf1f      	itttt	ne
 8000628:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000634:	4770      	bxne	lr
 8000636:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800063a:	bf08      	it	eq
 800063c:	4770      	bxeq	lr
 800063e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000642:	bf04      	itt	eq
 8000644:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000648:	4770      	bxeq	lr
 800064a:	b530      	push	{r4, r5, lr}
 800064c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000650:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000658:	e71c      	b.n	8000494 <__adddf3+0x138>
 800065a:	bf00      	nop

0800065c <__aeabi_ul2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	e00a      	b.n	8000682 <__aeabi_l2d+0x16>

0800066c <__aeabi_l2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800067a:	d502      	bpl.n	8000682 <__aeabi_l2d+0x16>
 800067c:	4240      	negs	r0, r0
 800067e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000682:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000686:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800068a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800068e:	f43f aed8 	beq.w	8000442 <__adddf3+0xe6>
 8000692:	f04f 0203 	mov.w	r2, #3
 8000696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800069a:	bf18      	it	ne
 800069c:	3203      	addne	r2, #3
 800069e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006a2:	bf18      	it	ne
 80006a4:	3203      	addne	r2, #3
 80006a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006aa:	f1c2 0320 	rsb	r3, r2, #32
 80006ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ba:	ea40 000e 	orr.w	r0, r0, lr
 80006be:	fa21 f102 	lsr.w	r1, r1, r2
 80006c2:	4414      	add	r4, r2
 80006c4:	e6bd      	b.n	8000442 <__adddf3+0xe6>
 80006c6:	bf00      	nop

080006c8 <__aeabi_dmul>:
 80006c8:	b570      	push	{r4, r5, r6, lr}
 80006ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006d6:	bf1d      	ittte	ne
 80006d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006dc:	ea94 0f0c 	teqne	r4, ip
 80006e0:	ea95 0f0c 	teqne	r5, ip
 80006e4:	f000 f8de 	bleq	80008a4 <__aeabi_dmul+0x1dc>
 80006e8:	442c      	add	r4, r5
 80006ea:	ea81 0603 	eor.w	r6, r1, r3
 80006ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006fa:	bf18      	it	ne
 80006fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000708:	d038      	beq.n	800077c <__aeabi_dmul+0xb4>
 800070a:	fba0 ce02 	umull	ip, lr, r0, r2
 800070e:	f04f 0500 	mov.w	r5, #0
 8000712:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000716:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800071a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800071e:	f04f 0600 	mov.w	r6, #0
 8000722:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000726:	f09c 0f00 	teq	ip, #0
 800072a:	bf18      	it	ne
 800072c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000730:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000734:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000738:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800073c:	d204      	bcs.n	8000748 <__aeabi_dmul+0x80>
 800073e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000742:	416d      	adcs	r5, r5
 8000744:	eb46 0606 	adc.w	r6, r6, r6
 8000748:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800074c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000750:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000754:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000758:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800075c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000760:	bf88      	it	hi
 8000762:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000766:	d81e      	bhi.n	80007a6 <__aeabi_dmul+0xde>
 8000768:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800076c:	bf08      	it	eq
 800076e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000772:	f150 0000 	adcs.w	r0, r0, #0
 8000776:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000780:	ea46 0101 	orr.w	r1, r6, r1
 8000784:	ea40 0002 	orr.w	r0, r0, r2
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000790:	bfc2      	ittt	gt
 8000792:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000796:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800079a:	bd70      	popgt	{r4, r5, r6, pc}
 800079c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007a0:	f04f 0e00 	mov.w	lr, #0
 80007a4:	3c01      	subs	r4, #1
 80007a6:	f300 80ab 	bgt.w	8000900 <__aeabi_dmul+0x238>
 80007aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007ae:	bfde      	ittt	le
 80007b0:	2000      	movle	r0, #0
 80007b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007b6:	bd70      	pople	{r4, r5, r6, pc}
 80007b8:	f1c4 0400 	rsb	r4, r4, #0
 80007bc:	3c20      	subs	r4, #32
 80007be:	da35      	bge.n	800082c <__aeabi_dmul+0x164>
 80007c0:	340c      	adds	r4, #12
 80007c2:	dc1b      	bgt.n	80007fc <__aeabi_dmul+0x134>
 80007c4:	f104 0414 	add.w	r4, r4, #20
 80007c8:	f1c4 0520 	rsb	r5, r4, #32
 80007cc:	fa00 f305 	lsl.w	r3, r0, r5
 80007d0:	fa20 f004 	lsr.w	r0, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea40 0002 	orr.w	r0, r0, r2
 80007dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007e8:	fa21 f604 	lsr.w	r6, r1, r4
 80007ec:	eb42 0106 	adc.w	r1, r2, r6
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f1c4 040c 	rsb	r4, r4, #12
 8000800:	f1c4 0520 	rsb	r5, r4, #32
 8000804:	fa00 f304 	lsl.w	r3, r0, r4
 8000808:	fa20 f005 	lsr.w	r0, r0, r5
 800080c:	fa01 f204 	lsl.w	r2, r1, r4
 8000810:	ea40 0002 	orr.w	r0, r0, r2
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800081c:	f141 0100 	adc.w	r1, r1, #0
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 0520 	rsb	r5, r4, #32
 8000830:	fa00 f205 	lsl.w	r2, r0, r5
 8000834:	ea4e 0e02 	orr.w	lr, lr, r2
 8000838:	fa20 f304 	lsr.w	r3, r0, r4
 800083c:	fa01 f205 	lsl.w	r2, r1, r5
 8000840:	ea43 0302 	orr.w	r3, r3, r2
 8000844:	fa21 f004 	lsr.w	r0, r1, r4
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	fa21 f204 	lsr.w	r2, r1, r4
 8000850:	ea20 0002 	bic.w	r0, r0, r2
 8000854:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000858:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800085c:	bf08      	it	eq
 800085e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000862:	bd70      	pop	{r4, r5, r6, pc}
 8000864:	f094 0f00 	teq	r4, #0
 8000868:	d10f      	bne.n	800088a <__aeabi_dmul+0x1c2>
 800086a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800086e:	0040      	lsls	r0, r0, #1
 8000870:	eb41 0101 	adc.w	r1, r1, r1
 8000874:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000878:	bf08      	it	eq
 800087a:	3c01      	subeq	r4, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1a6>
 800087e:	ea41 0106 	orr.w	r1, r1, r6
 8000882:	f095 0f00 	teq	r5, #0
 8000886:	bf18      	it	ne
 8000888:	4770      	bxne	lr
 800088a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800088e:	0052      	lsls	r2, r2, #1
 8000890:	eb43 0303 	adc.w	r3, r3, r3
 8000894:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000898:	bf08      	it	eq
 800089a:	3d01      	subeq	r5, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1c6>
 800089e:	ea43 0306 	orr.w	r3, r3, r6
 80008a2:	4770      	bx	lr
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ac:	bf18      	it	ne
 80008ae:	ea95 0f0c 	teqne	r5, ip
 80008b2:	d00c      	beq.n	80008ce <__aeabi_dmul+0x206>
 80008b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b8:	bf18      	it	ne
 80008ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008be:	d1d1      	bne.n	8000864 <__aeabi_dmul+0x19c>
 80008c0:	ea81 0103 	eor.w	r1, r1, r3
 80008c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008c8:	f04f 0000 	mov.w	r0, #0
 80008cc:	bd70      	pop	{r4, r5, r6, pc}
 80008ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d2:	bf06      	itte	eq
 80008d4:	4610      	moveq	r0, r2
 80008d6:	4619      	moveq	r1, r3
 80008d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008dc:	d019      	beq.n	8000912 <__aeabi_dmul+0x24a>
 80008de:	ea94 0f0c 	teq	r4, ip
 80008e2:	d102      	bne.n	80008ea <__aeabi_dmul+0x222>
 80008e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008e8:	d113      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	d105      	bne.n	80008fc <__aeabi_dmul+0x234>
 80008f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008f4:	bf1c      	itt	ne
 80008f6:	4610      	movne	r0, r2
 80008f8:	4619      	movne	r1, r3
 80008fa:	d10a      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008fc:	ea81 0103 	eor.w	r1, r1, r3
 8000900:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000904:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000908:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800090c:	f04f 0000 	mov.w	r0, #0
 8000910:	bd70      	pop	{r4, r5, r6, pc}
 8000912:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000916:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800091a:	bd70      	pop	{r4, r5, r6, pc}

0800091c <__aeabi_ddiv>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000922:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000926:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800092a:	bf1d      	ittte	ne
 800092c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000930:	ea94 0f0c 	teqne	r4, ip
 8000934:	ea95 0f0c 	teqne	r5, ip
 8000938:	f000 f8a7 	bleq	8000a8a <__aeabi_ddiv+0x16e>
 800093c:	eba4 0405 	sub.w	r4, r4, r5
 8000940:	ea81 0e03 	eor.w	lr, r1, r3
 8000944:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000948:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800094c:	f000 8088 	beq.w	8000a60 <__aeabi_ddiv+0x144>
 8000950:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000954:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000958:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800095c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000960:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000964:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000968:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800096c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000970:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000974:	429d      	cmp	r5, r3
 8000976:	bf08      	it	eq
 8000978:	4296      	cmpeq	r6, r2
 800097a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800097e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000982:	d202      	bcs.n	800098a <__aeabi_ddiv+0x6e>
 8000984:	085b      	lsrs	r3, r3, #1
 8000986:	ea4f 0232 	mov.w	r2, r2, rrx
 800098a:	1ab6      	subs	r6, r6, r2
 800098c:	eb65 0503 	sbc.w	r5, r5, r3
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800099a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009fc:	d018      	beq.n	8000a30 <__aeabi_ddiv+0x114>
 80009fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a06:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a1a:	d1c0      	bne.n	800099e <__aeabi_ddiv+0x82>
 8000a1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a20:	d10b      	bne.n	8000a3a <__aeabi_ddiv+0x11e>
 8000a22:	ea41 0100 	orr.w	r1, r1, r0
 8000a26:	f04f 0000 	mov.w	r0, #0
 8000a2a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a2e:	e7b6      	b.n	800099e <__aeabi_ddiv+0x82>
 8000a30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a34:	bf04      	itt	eq
 8000a36:	4301      	orreq	r1, r0
 8000a38:	2000      	moveq	r0, #0
 8000a3a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a3e:	bf88      	it	hi
 8000a40:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a44:	f63f aeaf 	bhi.w	80007a6 <__aeabi_dmul+0xde>
 8000a48:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a4c:	bf04      	itt	eq
 8000a4e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a56:	f150 0000 	adcs.w	r0, r0, #0
 8000a5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
 8000a60:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a6c:	bfc2      	ittt	gt
 8000a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a76:	bd70      	popgt	{r4, r5, r6, pc}
 8000a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a7c:	f04f 0e00 	mov.w	lr, #0
 8000a80:	3c01      	subs	r4, #1
 8000a82:	e690      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a84:	ea45 0e06 	orr.w	lr, r5, r6
 8000a88:	e68d      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a8e:	ea94 0f0c 	teq	r4, ip
 8000a92:	bf08      	it	eq
 8000a94:	ea95 0f0c 	teqeq	r5, ip
 8000a98:	f43f af3b 	beq.w	8000912 <__aeabi_dmul+0x24a>
 8000a9c:	ea94 0f0c 	teq	r4, ip
 8000aa0:	d10a      	bne.n	8000ab8 <__aeabi_ddiv+0x19c>
 8000aa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aa6:	f47f af34 	bne.w	8000912 <__aeabi_dmul+0x24a>
 8000aaa:	ea95 0f0c 	teq	r5, ip
 8000aae:	f47f af25 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	e72c      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000ab8:	ea95 0f0c 	teq	r5, ip
 8000abc:	d106      	bne.n	8000acc <__aeabi_ddiv+0x1b0>
 8000abe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ac2:	f43f aefd 	beq.w	80008c0 <__aeabi_dmul+0x1f8>
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	e722      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000acc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ad0:	bf18      	it	ne
 8000ad2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ad6:	f47f aec5 	bne.w	8000864 <__aeabi_dmul+0x19c>
 8000ada:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ade:	f47f af0d 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ae2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ae6:	f47f aeeb 	bne.w	80008c0 <__aeabi_dmul+0x1f8>
 8000aea:	e712      	b.n	8000912 <__aeabi_dmul+0x24a>

08000aec <__aeabi_d2f>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af4:	bf24      	itt	cs
 8000af6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afe:	d90d      	bls.n	8000b1c <__aeabi_d2f+0x30>
 8000b00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b14:	bf08      	it	eq
 8000b16:	f020 0001 	biceq.w	r0, r0, #1
 8000b1a:	4770      	bx	lr
 8000b1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b20:	d121      	bne.n	8000b66 <__aeabi_d2f+0x7a>
 8000b22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b26:	bfbc      	itt	lt
 8000b28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	4770      	bxlt	lr
 8000b2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b36:	f1c2 0218 	rsb	r2, r2, #24
 8000b3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b42:	fa20 f002 	lsr.w	r0, r0, r2
 8000b46:	bf18      	it	ne
 8000b48:	f040 0001 	orrne.w	r0, r0, #1
 8000b4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b58:	ea40 000c 	orr.w	r0, r0, ip
 8000b5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b64:	e7cc      	b.n	8000b00 <__aeabi_d2f+0x14>
 8000b66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6a:	d107      	bne.n	8000b7c <__aeabi_d2f+0x90>
 8000b6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b70:	bf1e      	ittt	ne
 8000b72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7a:	4770      	bxne	lr
 8000b7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_uldivmod>:
 8000b8c:	b953      	cbnz	r3, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b8e:	b94a      	cbnz	r2, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bf08      	it	eq
 8000b94:	2800      	cmpeq	r0, #0
 8000b96:	bf1c      	itt	ne
 8000b98:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b9c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ba0:	f000 b974 	b.w	8000e8c <__aeabi_idiv0>
 8000ba4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bac:	f000 f806 	bl	8000bbc <__udivmoddi4>
 8000bb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb8:	b004      	add	sp, #16
 8000bba:	4770      	bx	lr

08000bbc <__udivmoddi4>:
 8000bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc0:	9d08      	ldr	r5, [sp, #32]
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	468e      	mov	lr, r1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d14d      	bne.n	8000c66 <__udivmoddi4+0xaa>
 8000bca:	428a      	cmp	r2, r1
 8000bcc:	4694      	mov	ip, r2
 8000bce:	d969      	bls.n	8000ca4 <__udivmoddi4+0xe8>
 8000bd0:	fab2 f282 	clz	r2, r2
 8000bd4:	b152      	cbz	r2, 8000bec <__udivmoddi4+0x30>
 8000bd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bda:	f1c2 0120 	rsb	r1, r2, #32
 8000bde:	fa20 f101 	lsr.w	r1, r0, r1
 8000be2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000be6:	ea41 0e03 	orr.w	lr, r1, r3
 8000bea:	4094      	lsls	r4, r2
 8000bec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bf0:	0c21      	lsrs	r1, r4, #16
 8000bf2:	fbbe f6f8 	udiv	r6, lr, r8
 8000bf6:	fa1f f78c 	uxth.w	r7, ip
 8000bfa:	fb08 e316 	mls	r3, r8, r6, lr
 8000bfe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c02:	fb06 f107 	mul.w	r1, r6, r7
 8000c06:	4299      	cmp	r1, r3
 8000c08:	d90a      	bls.n	8000c20 <__udivmoddi4+0x64>
 8000c0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c12:	f080 811f 	bcs.w	8000e54 <__udivmoddi4+0x298>
 8000c16:	4299      	cmp	r1, r3
 8000c18:	f240 811c 	bls.w	8000e54 <__udivmoddi4+0x298>
 8000c1c:	3e02      	subs	r6, #2
 8000c1e:	4463      	add	r3, ip
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c28:	fb08 3310 	mls	r3, r8, r0, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb00 f707 	mul.w	r7, r0, r7
 8000c34:	42a7      	cmp	r7, r4
 8000c36:	d90a      	bls.n	8000c4e <__udivmoddi4+0x92>
 8000c38:	eb1c 0404 	adds.w	r4, ip, r4
 8000c3c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c40:	f080 810a 	bcs.w	8000e58 <__udivmoddi4+0x29c>
 8000c44:	42a7      	cmp	r7, r4
 8000c46:	f240 8107 	bls.w	8000e58 <__udivmoddi4+0x29c>
 8000c4a:	4464      	add	r4, ip
 8000c4c:	3802      	subs	r0, #2
 8000c4e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c52:	1be4      	subs	r4, r4, r7
 8000c54:	2600      	movs	r6, #0
 8000c56:	b11d      	cbz	r5, 8000c60 <__udivmoddi4+0xa4>
 8000c58:	40d4      	lsrs	r4, r2
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	428b      	cmp	r3, r1
 8000c68:	d909      	bls.n	8000c7e <__udivmoddi4+0xc2>
 8000c6a:	2d00      	cmp	r5, #0
 8000c6c:	f000 80ef 	beq.w	8000e4e <__udivmoddi4+0x292>
 8000c70:	2600      	movs	r6, #0
 8000c72:	e9c5 0100 	strd	r0, r1, [r5]
 8000c76:	4630      	mov	r0, r6
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	fab3 f683 	clz	r6, r3
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d14a      	bne.n	8000d1c <__udivmoddi4+0x160>
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d302      	bcc.n	8000c90 <__udivmoddi4+0xd4>
 8000c8a:	4282      	cmp	r2, r0
 8000c8c:	f200 80f9 	bhi.w	8000e82 <__udivmoddi4+0x2c6>
 8000c90:	1a84      	subs	r4, r0, r2
 8000c92:	eb61 0303 	sbc.w	r3, r1, r3
 8000c96:	2001      	movs	r0, #1
 8000c98:	469e      	mov	lr, r3
 8000c9a:	2d00      	cmp	r5, #0
 8000c9c:	d0e0      	beq.n	8000c60 <__udivmoddi4+0xa4>
 8000c9e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ca2:	e7dd      	b.n	8000c60 <__udivmoddi4+0xa4>
 8000ca4:	b902      	cbnz	r2, 8000ca8 <__udivmoddi4+0xec>
 8000ca6:	deff      	udf	#255	; 0xff
 8000ca8:	fab2 f282 	clz	r2, r2
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	f040 8092 	bne.w	8000dd6 <__udivmoddi4+0x21a>
 8000cb2:	eba1 010c 	sub.w	r1, r1, ip
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f fe8c 	uxth.w	lr, ip
 8000cbe:	2601      	movs	r6, #1
 8000cc0:	0c20      	lsrs	r0, r4, #16
 8000cc2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cc6:	fb07 1113 	mls	r1, r7, r3, r1
 8000cca:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cce:	fb0e f003 	mul.w	r0, lr, r3
 8000cd2:	4288      	cmp	r0, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x12c>
 8000cd6:	eb1c 0101 	adds.w	r1, ip, r1
 8000cda:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x12a>
 8000ce0:	4288      	cmp	r0, r1
 8000ce2:	f200 80cb 	bhi.w	8000e7c <__udivmoddi4+0x2c0>
 8000ce6:	4643      	mov	r3, r8
 8000ce8:	1a09      	subs	r1, r1, r0
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf0:	fb07 1110 	mls	r1, r7, r0, r1
 8000cf4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cf8:	fb0e fe00 	mul.w	lr, lr, r0
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x156>
 8000d00:	eb1c 0404 	adds.w	r4, ip, r4
 8000d04:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d08:	d202      	bcs.n	8000d10 <__udivmoddi4+0x154>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f200 80bb 	bhi.w	8000e86 <__udivmoddi4+0x2ca>
 8000d10:	4608      	mov	r0, r1
 8000d12:	eba4 040e 	sub.w	r4, r4, lr
 8000d16:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d1a:	e79c      	b.n	8000c56 <__udivmoddi4+0x9a>
 8000d1c:	f1c6 0720 	rsb	r7, r6, #32
 8000d20:	40b3      	lsls	r3, r6
 8000d22:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d26:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d2e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d32:	431c      	orrs	r4, r3
 8000d34:	40f9      	lsrs	r1, r7
 8000d36:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d3a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d3e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d42:	0c20      	lsrs	r0, r4, #16
 8000d44:	fa1f fe8c 	uxth.w	lr, ip
 8000d48:	fb09 1118 	mls	r1, r9, r8, r1
 8000d4c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d50:	fb08 f00e 	mul.w	r0, r8, lr
 8000d54:	4288      	cmp	r0, r1
 8000d56:	fa02 f206 	lsl.w	r2, r2, r6
 8000d5a:	d90b      	bls.n	8000d74 <__udivmoddi4+0x1b8>
 8000d5c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d60:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d64:	f080 8088 	bcs.w	8000e78 <__udivmoddi4+0x2bc>
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	f240 8085 	bls.w	8000e78 <__udivmoddi4+0x2bc>
 8000d6e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d72:	4461      	add	r1, ip
 8000d74:	1a09      	subs	r1, r1, r0
 8000d76:	b2a4      	uxth	r4, r4
 8000d78:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d7c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d80:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d84:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d88:	458e      	cmp	lr, r1
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x1e2>
 8000d8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d90:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000d94:	d26c      	bcs.n	8000e70 <__udivmoddi4+0x2b4>
 8000d96:	458e      	cmp	lr, r1
 8000d98:	d96a      	bls.n	8000e70 <__udivmoddi4+0x2b4>
 8000d9a:	3802      	subs	r0, #2
 8000d9c:	4461      	add	r1, ip
 8000d9e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da2:	fba0 9402 	umull	r9, r4, r0, r2
 8000da6:	eba1 010e 	sub.w	r1, r1, lr
 8000daa:	42a1      	cmp	r1, r4
 8000dac:	46c8      	mov	r8, r9
 8000dae:	46a6      	mov	lr, r4
 8000db0:	d356      	bcc.n	8000e60 <__udivmoddi4+0x2a4>
 8000db2:	d053      	beq.n	8000e5c <__udivmoddi4+0x2a0>
 8000db4:	b15d      	cbz	r5, 8000dce <__udivmoddi4+0x212>
 8000db6:	ebb3 0208 	subs.w	r2, r3, r8
 8000dba:	eb61 010e 	sbc.w	r1, r1, lr
 8000dbe:	fa01 f707 	lsl.w	r7, r1, r7
 8000dc2:	fa22 f306 	lsr.w	r3, r2, r6
 8000dc6:	40f1      	lsrs	r1, r6
 8000dc8:	431f      	orrs	r7, r3
 8000dca:	e9c5 7100 	strd	r7, r1, [r5]
 8000dce:	2600      	movs	r6, #0
 8000dd0:	4631      	mov	r1, r6
 8000dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd6:	f1c2 0320 	rsb	r3, r2, #32
 8000dda:	40d8      	lsrs	r0, r3
 8000ddc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de0:	fa21 f303 	lsr.w	r3, r1, r3
 8000de4:	4091      	lsls	r1, r2
 8000de6:	4301      	orrs	r1, r0
 8000de8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dec:	fa1f fe8c 	uxth.w	lr, ip
 8000df0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000df4:	fb07 3610 	mls	r6, r7, r0, r3
 8000df8:	0c0b      	lsrs	r3, r1, #16
 8000dfa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dfe:	fb00 f60e 	mul.w	r6, r0, lr
 8000e02:	429e      	cmp	r6, r3
 8000e04:	fa04 f402 	lsl.w	r4, r4, r2
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x260>
 8000e0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e0e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e12:	d22f      	bcs.n	8000e74 <__udivmoddi4+0x2b8>
 8000e14:	429e      	cmp	r6, r3
 8000e16:	d92d      	bls.n	8000e74 <__udivmoddi4+0x2b8>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	4463      	add	r3, ip
 8000e1c:	1b9b      	subs	r3, r3, r6
 8000e1e:	b289      	uxth	r1, r1
 8000e20:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e24:	fb07 3316 	mls	r3, r7, r6, r3
 8000e28:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e30:	428b      	cmp	r3, r1
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x28a>
 8000e34:	eb1c 0101 	adds.w	r1, ip, r1
 8000e38:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e3c:	d216      	bcs.n	8000e6c <__udivmoddi4+0x2b0>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d914      	bls.n	8000e6c <__udivmoddi4+0x2b0>
 8000e42:	3e02      	subs	r6, #2
 8000e44:	4461      	add	r1, ip
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e4c:	e738      	b.n	8000cc0 <__udivmoddi4+0x104>
 8000e4e:	462e      	mov	r6, r5
 8000e50:	4628      	mov	r0, r5
 8000e52:	e705      	b.n	8000c60 <__udivmoddi4+0xa4>
 8000e54:	4606      	mov	r6, r0
 8000e56:	e6e3      	b.n	8000c20 <__udivmoddi4+0x64>
 8000e58:	4618      	mov	r0, r3
 8000e5a:	e6f8      	b.n	8000c4e <__udivmoddi4+0x92>
 8000e5c:	454b      	cmp	r3, r9
 8000e5e:	d2a9      	bcs.n	8000db4 <__udivmoddi4+0x1f8>
 8000e60:	ebb9 0802 	subs.w	r8, r9, r2
 8000e64:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e68:	3801      	subs	r0, #1
 8000e6a:	e7a3      	b.n	8000db4 <__udivmoddi4+0x1f8>
 8000e6c:	4646      	mov	r6, r8
 8000e6e:	e7ea      	b.n	8000e46 <__udivmoddi4+0x28a>
 8000e70:	4620      	mov	r0, r4
 8000e72:	e794      	b.n	8000d9e <__udivmoddi4+0x1e2>
 8000e74:	4640      	mov	r0, r8
 8000e76:	e7d1      	b.n	8000e1c <__udivmoddi4+0x260>
 8000e78:	46d0      	mov	r8, sl
 8000e7a:	e77b      	b.n	8000d74 <__udivmoddi4+0x1b8>
 8000e7c:	3b02      	subs	r3, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	e732      	b.n	8000ce8 <__udivmoddi4+0x12c>
 8000e82:	4630      	mov	r0, r6
 8000e84:	e709      	b.n	8000c9a <__udivmoddi4+0xde>
 8000e86:	4464      	add	r4, ip
 8000e88:	3802      	subs	r0, #2
 8000e8a:	e742      	b.n	8000d12 <__udivmoddi4+0x156>

08000e8c <__aeabi_idiv0>:
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <FreeRTOS_CLIRegisterCommand>:


/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
static CLI_Definition_List_Item_t *pxLastCommandInList = &xRegisteredCommands;
CLI_Definition_List_Item_t *pxNewListItem;
BaseType_t xReturn = pdFAIL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]

	/* Check the parameter is not NULL. */
	configASSERT( pxCommandToRegister );
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d10a      	bne.n	8000eb8 <FreeRTOS_CLIRegisterCommand+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ea6:	f383 8811 	msr	BASEPRI, r3
 8000eaa:	f3bf 8f6f 	isb	sy
 8000eae:	f3bf 8f4f 	dsb	sy
 8000eb2:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000eb4:	bf00      	nop
 8000eb6:	e7fe      	b.n	8000eb6 <FreeRTOS_CLIRegisterCommand+0x26>

	/* Create a new list item that will reference the command being registered. */
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 8000eb8:	2008      	movs	r0, #8
 8000eba:	f00c fa45 	bl	800d348 <pvPortMalloc>
 8000ebe:	6138      	str	r0, [r7, #16]
	configASSERT( pxNewListItem );
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d10a      	bne.n	8000edc <FreeRTOS_CLIRegisterCommand+0x4c>
	__asm volatile
 8000ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000eca:	f383 8811 	msr	BASEPRI, r3
 8000ece:	f3bf 8f6f 	isb	sy
 8000ed2:	f3bf 8f4f 	dsb	sy
 8000ed6:	60bb      	str	r3, [r7, #8]
}
 8000ed8:	bf00      	nop
 8000eda:	e7fe      	b.n	8000eda <FreeRTOS_CLIRegisterCommand+0x4a>

	if( pxNewListItem != NULL )
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d012      	beq.n	8000f08 <FreeRTOS_CLIRegisterCommand+0x78>
	{
		taskENTER_CRITICAL();
 8000ee2:	f00c f90f 	bl	800d104 <vPortEnterCritical>
		{
			/* Reference the command being registered from the newly created
			list item. */
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	601a      	str	r2, [r3, #0]

			/* The new list item will get added to the end of the list, so
			pxNext has nowhere to point. */
			pxNewListItem->pxNext = NULL;
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	605a      	str	r2, [r3, #4]

			/* Add the newly created list item to the end of the already existing
			list. */
			pxLastCommandInList->pxNext = pxNewListItem;
 8000ef2:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <FreeRTOS_CLIRegisterCommand+0x84>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	605a      	str	r2, [r3, #4]

			/* Set the end of list marker to the new list item. */
			pxLastCommandInList = pxNewListItem;
 8000efa:	4a06      	ldr	r2, [pc, #24]	; (8000f14 <FreeRTOS_CLIRegisterCommand+0x84>)
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	6013      	str	r3, [r2, #0]
		}
		taskEXIT_CRITICAL();
 8000f00:	f00c f930 	bl	800d164 <vPortExitCritical>

		xReturn = pdPASS;
 8000f04:	2301      	movs	r3, #1
 8000f06:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8000f08:	697b      	ldr	r3, [r7, #20]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000008 	.word	0x20000008

08000f18 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput, char * pcWriteBuffer, size_t xWriteBufferLen  )
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b088      	sub	sp, #32
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
BaseType_t xReturn = pdTRUE;
 8000f24:	2301      	movs	r3, #1
 8000f26:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
 8000f28:	4b3a      	ldr	r3, [pc, #232]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d141      	bne.n	8000fb4 <FreeRTOS_CLIProcessCommand+0x9c>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000f30:	4b38      	ldr	r3, [pc, #224]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f32:	4a39      	ldr	r2, [pc, #228]	; (8001018 <FreeRTOS_CLIProcessCommand+0x100>)
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	e037      	b.n	8000fa8 <FreeRTOS_CLIProcessCommand+0x90>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 8000f38:	4b36      	ldr	r3, [pc, #216]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( pcRegisteredCommandString );
 8000f42:	69b8      	ldr	r0, [r7, #24]
 8000f44:	f7ff f9ac 	bl	80002a0 <strlen>
 8000f48:	6178      	str	r0, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	69b9      	ldr	r1, [r7, #24]
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f00e fbac 	bl	800f6ac <strncmp>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d121      	bne.n	8000f9e <FreeRTOS_CLIProcessCommand+0x86>
			{
				if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	4413      	add	r3, r2
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b20      	cmp	r3, #32
 8000f64:	d005      	beq.n	8000f72 <FreeRTOS_CLIProcessCommand+0x5a>
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d115      	bne.n	8000f9e <FreeRTOS_CLIProcessCommand+0x86>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 8000f72:	4b28      	ldr	r3, [pc, #160]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	db18      	blt.n	8000fb2 <FreeRTOS_CLIProcessCommand+0x9a>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f000 f8d7 	bl	8001134 <prvGetNumberOfParameters>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b22      	ldr	r3, [pc, #136]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d00c      	beq.n	8000fb2 <FreeRTOS_CLIProcessCommand+0x9a>
						{
							xReturn = pdFALSE;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
 8000f9c:	e009      	b.n	8000fb2 <FreeRTOS_CLIProcessCommand+0x9a>
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000f9e:	4b1d      	ldr	r3, [pc, #116]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	4a1b      	ldr	r2, [pc, #108]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1c3      	bne.n	8000f38 <FreeRTOS_CLIProcessCommand+0x20>
 8000fb0:	e000      	b.n	8000fb4 <FreeRTOS_CLIProcessCommand+0x9c>
					break;
 8000fb2:	bf00      	nop
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 8000fb4:	4b17      	ldr	r3, [pc, #92]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d00b      	beq.n	8000fd4 <FreeRTOS_CLIProcessCommand+0xbc>
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d108      	bne.n	8000fd4 <FreeRTOS_CLIProcessCommand+0xbc>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	4915      	ldr	r1, [pc, #84]	; (800101c <FreeRTOS_CLIProcessCommand+0x104>)
 8000fc6:	68b8      	ldr	r0, [r7, #8]
 8000fc8:	f00e fb84 	bl	800f6d4 <strncpy>
		pxCommand = NULL;
 8000fcc:	4b11      	ldr	r3, [pc, #68]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	e01a      	b.n	800100a <FreeRTOS_CLIProcessCommand+0xf2>
	}
	else if( pxCommand != NULL )
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d00f      	beq.n	8000ffc <FreeRTOS_CLIProcessCommand+0xe4>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 8000fdc:	4b0d      	ldr	r3, [pc, #52]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	68fa      	ldr	r2, [r7, #12]
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	68b8      	ldr	r0, [r7, #8]
 8000fea:	4798      	blx	r3
 8000fec:	61f8      	str	r0, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d10a      	bne.n	800100a <FreeRTOS_CLIProcessCommand+0xf2>
		{
			pxCommand = NULL;
 8000ff4:	4b07      	ldr	r3, [pc, #28]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	e006      	b.n	800100a <FreeRTOS_CLIProcessCommand+0xf2>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	4908      	ldr	r1, [pc, #32]	; (8001020 <FreeRTOS_CLIProcessCommand+0x108>)
 8001000:	68b8      	ldr	r0, [r7, #8]
 8001002:	f00e fb67 	bl	800f6d4 <strncpy>
		xReturn = pdFALSE;
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
 800100a:	69fb      	ldr	r3, [r7, #28]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2000018c 	.word	0x2000018c
 8001018:	20000000 	.word	0x20000000
 800101c:	0801035c 	.word	0x0801035c
 8001020:	080103b4 	.word	0x080103b4

08001024 <FreeRTOS_CLIGetParameter>:
	return cOutputBuffer;
}
/*-----------------------------------------------------------*/

const char *FreeRTOS_CLIGetParameter( const char *pcCommandString, UBaseType_t uxWantedParameter, BaseType_t *pxParameterStringLength )
{
 8001024:	b480      	push	{r7}
 8001026:	b087      	sub	sp, #28
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
UBaseType_t uxParametersFound = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
const char *pcReturn = NULL;
 8001034:	2300      	movs	r3, #0
 8001036:	613b      	str	r3, [r7, #16]

	*pxParameterStringLength = 0;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]

	while( uxParametersFound < uxWantedParameter )
 800103e:	e03b      	b.n	80010b8 <FreeRTOS_CLIGetParameter+0x94>
	{
		/* Index the character pointer past the current word.  If this is the start
		of the command string then the first word is the command itself. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
		{
			pcCommandString++;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	3301      	adds	r3, #1
 8001044:	60fb      	str	r3, [r7, #12]
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d007      	beq.n	800105e <FreeRTOS_CLIGetParameter+0x3a>
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b20      	cmp	r3, #32
 8001054:	d1f4      	bne.n	8001040 <FreeRTOS_CLIGetParameter+0x1c>
		}

		/* Find the start of the next string. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 8001056:	e002      	b.n	800105e <FreeRTOS_CLIGetParameter+0x3a>
		{
			pcCommandString++;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	3301      	adds	r3, #1
 800105c:	60fb      	str	r3, [r7, #12]
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <FreeRTOS_CLIGetParameter+0x4a>
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b20      	cmp	r3, #32
 800106c:	d0f4      	beq.n	8001058 <FreeRTOS_CLIGetParameter+0x34>
		}

		/* Was a string found? */
		if( *pcCommandString != 0x00 )
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d025      	beq.n	80010c2 <FreeRTOS_CLIGetParameter+0x9e>
		{
			/* Is this the start of the required parameter? */
			uxParametersFound++;
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	3301      	adds	r3, #1
 800107a:	617b      	str	r3, [r7, #20]

			if( uxParametersFound == uxWantedParameter )
 800107c:	697a      	ldr	r2, [r7, #20]
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	429a      	cmp	r2, r3
 8001082:	d119      	bne.n	80010b8 <FreeRTOS_CLIGetParameter+0x94>
			{
				/* How long is the parameter? */
				pcReturn = pcCommandString;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	613b      	str	r3, [r7, #16]
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8001088:	e007      	b.n	800109a <FreeRTOS_CLIGetParameter+0x76>
				{
					( *pxParameterStringLength )++;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	1c5a      	adds	r2, r3, #1
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	601a      	str	r2, [r3, #0]
					pcCommandString++;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	3301      	adds	r3, #1
 8001098:	60fb      	str	r3, [r7, #12]
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <FreeRTOS_CLIGetParameter+0x86>
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b20      	cmp	r3, #32
 80010a8:	d1ef      	bne.n	800108a <FreeRTOS_CLIGetParameter+0x66>
				}

				if( *pxParameterStringLength == 0 )
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d109      	bne.n	80010c6 <FreeRTOS_CLIGetParameter+0xa2>
				{
					pcReturn = NULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
				}

				break;
 80010b6:	e006      	b.n	80010c6 <FreeRTOS_CLIGetParameter+0xa2>
	while( uxParametersFound < uxWantedParameter )
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d3c2      	bcc.n	8001046 <FreeRTOS_CLIGetParameter+0x22>
 80010c0:	e002      	b.n	80010c8 <FreeRTOS_CLIGetParameter+0xa4>
			}
		}
		else
		{
			break;
 80010c2:	bf00      	nop
 80010c4:	e000      	b.n	80010c8 <FreeRTOS_CLIGetParameter+0xa4>
				break;
 80010c6:	bf00      	nop
		}
	}

	return pcReturn;
 80010c8:	693b      	ldr	r3, [r7, #16]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	371c      	adds	r7, #28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
	...

080010d8 <prvHelpCommand>:
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString )
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
BaseType_t xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <prvHelpCommand+0x54>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d102      	bne.n	80010f2 <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	; (800112c <prvHelpCommand+0x54>)
 80010ee:	4a10      	ldr	r2, [pc, #64]	; (8001130 <prvHelpCommand+0x58>)
 80010f0:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <prvHelpCommand+0x54>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	4619      	mov	r1, r3
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	f00e fae8 	bl	800f6d4 <strncpy>
	pxCommand = pxCommand->pxNext;
 8001104:	4b09      	ldr	r3, [pc, #36]	; (800112c <prvHelpCommand+0x54>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	4a08      	ldr	r2, [pc, #32]	; (800112c <prvHelpCommand+0x54>)
 800110c:	6013      	str	r3, [r2, #0]

	if( pxCommand == NULL )
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <prvHelpCommand+0x54>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d102      	bne.n	800111c <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	e001      	b.n	8001120 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
 800111c:	2301      	movs	r3, #1
 800111e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8001120:	697b      	ldr	r3, [r7, #20]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000190 	.word	0x20000190
 8001130:	20000000 	.word	0x20000000

08001134 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char *pcCommandString )
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	73fb      	strb	r3, [r7, #15]
BaseType_t xLastCharacterWasSpace = pdFALSE;
 8001140:	2300      	movs	r3, #0
 8001142:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 8001144:	e014      	b.n	8001170 <prvGetNumberOfParameters+0x3c>
	{
		if( ( *pcCommandString ) == ' ' )
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b20      	cmp	r3, #32
 800114c:	d10b      	bne.n	8001166 <prvGetNumberOfParameters+0x32>
		{
			if( xLastCharacterWasSpace != pdTRUE )
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d00a      	beq.n	800116a <prvGetNumberOfParameters+0x36>
			{
				cParameters++;
 8001154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	3301      	adds	r3, #1
 800115c:	b2db      	uxtb	r3, r3
 800115e:	73fb      	strb	r3, [r7, #15]
				xLastCharacterWasSpace = pdTRUE;
 8001160:	2301      	movs	r3, #1
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	e001      	b.n	800116a <prvGetNumberOfParameters+0x36>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	3301      	adds	r3, #1
 800116e:	607b      	str	r3, [r7, #4]
	while( *pcCommandString != 0x00 )
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1e6      	bne.n	8001146 <prvGetNumberOfParameters+0x12>
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d105      	bne.n	800118a <prvGetNumberOfParameters+0x56>
	{
		cParameters--;
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001182:	b2db      	uxtb	r3, r3
 8001184:	3b01      	subs	r3, #1
 8001186:	b2db      	uxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <task_led>:

float ReIm[256*2];
float mod[256];
float fase;

void task_led(void *param){
 800119a:	b580      	push	{r7, lr}
 800119c:	b084      	sub	sp, #16
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
	led_t *led = (led_t *)param;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	60fb      	str	r3, [r7, #12]
	while(1){
		HAL_GPIO_TogglePin(led->port,led->pin);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	889b      	ldrh	r3, [r3, #4]
 80011ae:	4619      	mov	r1, r3
 80011b0:	4610      	mov	r0, r2
 80011b2:	f002 f884 	bl	80032be <HAL_GPIO_TogglePin>
		vTaskDelay(led->timeout);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f00a f800 	bl	800b1c0 <vTaskDelay>
		HAL_GPIO_TogglePin(led->port,led->pin);
 80011c0:	e7f1      	b.n	80011a6 <task_led+0xc>
 80011c2:	0000      	movs	r0, r0
 80011c4:	0000      	movs	r0, r0
	...

080011c8 <task_adc>:
	}
}

void task_adc(void *param){
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcBuffer, 256);
 80011d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011d4:	4942      	ldr	r1, [pc, #264]	; (80012e0 <task_adc+0x118>)
 80011d6:	4843      	ldr	r0, [pc, #268]	; (80012e4 <task_adc+0x11c>)
 80011d8:	f000 fea4 	bl	8001f24 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 80011dc:	4842      	ldr	r0, [pc, #264]	; (80012e8 <task_adc+0x120>)
 80011de:	f003 ff85 	bl	80050ec <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011e2:	2100      	movs	r1, #0
 80011e4:	4841      	ldr	r0, [pc, #260]	; (80012ec <task_adc+0x124>)
 80011e6:	f004 f835 	bl	8005254 <HAL_TIM_PWM_Start>
	while(1){
		int k = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	617b      	str	r3, [r7, #20]
		for(int i = 0; i < 256; i++){
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	e02a      	b.n	800124a <task_adc+0x82>
			ReIm[k] = (float) adcBuffer[i] * 0.0007326007;
 80011f4:	4a3a      	ldr	r2, [pc, #232]	; (80012e0 <task_adc+0x118>)
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011fc:	ee07 3a90 	vmov	s15, r3
 8001200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001204:	ee17 0a90 	vmov	r0, s15
 8001208:	f7ff fa06 	bl	8000618 <__aeabi_f2d>
 800120c:	a330      	add	r3, pc, #192	; (adr r3, 80012d0 <task_adc+0x108>)
 800120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001212:	f7ff fa59 	bl	80006c8 <__aeabi_dmul>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fc65 	bl	8000aec <__aeabi_d2f>
 8001222:	4602      	mov	r2, r0
 8001224:	4932      	ldr	r1, [pc, #200]	; (80012f0 <task_adc+0x128>)
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	440b      	add	r3, r1
 800122c:	601a      	str	r2, [r3, #0]
			ReIm[k+1] = 0.0;
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	3301      	adds	r3, #1
 8001232:	4a2f      	ldr	r2, [pc, #188]	; (80012f0 <task_adc+0x128>)
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	4413      	add	r3, r2
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
			k += 2;
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	3302      	adds	r3, #2
 8001242:	617b      	str	r3, [r7, #20]
		for(int i = 0; i < 256; i++){
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	3301      	adds	r3, #1
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	2bff      	cmp	r3, #255	; 0xff
 800124e:	ddd1      	ble.n	80011f4 <task_adc+0x2c>
		}

		arm_cfft_f32(&arm_cfft_sR_f32_len256,ReIm,0,1);
 8001250:	2301      	movs	r3, #1
 8001252:	2200      	movs	r2, #0
 8001254:	4926      	ldr	r1, [pc, #152]	; (80012f0 <task_adc+0x128>)
 8001256:	4827      	ldr	r0, [pc, #156]	; (80012f4 <task_adc+0x12c>)
 8001258:	f00d fc18 	bl	800ea8c <arm_cfft_f32>
		arm_cmplx_mag_f32(ReIm,mod,256);
 800125c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001260:	4925      	ldr	r1, [pc, #148]	; (80012f8 <task_adc+0x130>)
 8001262:	4823      	ldr	r0, [pc, #140]	; (80012f0 <task_adc+0x128>)
 8001264:	f00d fc8c 	bl	800eb80 <arm_cmplx_mag_f32>
		arm_scale_f32(mod, 0.0078125, mod, 128); /* vertor, por quem quero multiplicar, vetor final, quantos pontos */
 8001268:	2280      	movs	r2, #128	; 0x80
 800126a:	4923      	ldr	r1, [pc, #140]	; (80012f8 <task_adc+0x130>)
 800126c:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80012fc <task_adc+0x134>
 8001270:	4821      	ldr	r0, [pc, #132]	; (80012f8 <task_adc+0x130>)
 8001272:	f00d fd6d 	bl	800ed50 <arm_scale_f32>

		volatile float fund_phase = atan2f(ReIm[3],ReIm[2])*180/M_PI;
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <task_adc+0x128>)
 8001278:	edd3 7a03 	vldr	s15, [r3, #12]
 800127c:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <task_adc+0x128>)
 800127e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001282:	eef0 0a47 	vmov.f32	s1, s14
 8001286:	eeb0 0a67 	vmov.f32	s0, s15
 800128a:	f00e fe9e 	bl	800ffca <atan2f>
 800128e:	eef0 7a40 	vmov.f32	s15, s0
 8001292:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001300 <task_adc+0x138>
 8001296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800129a:	ee17 0a90 	vmov	r0, s15
 800129e:	f7ff f9bb 	bl	8000618 <__aeabi_f2d>
 80012a2:	a30d      	add	r3, pc, #52	; (adr r3, 80012d8 <task_adc+0x110>)
 80012a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a8:	f7ff fb38 	bl	800091c <__aeabi_ddiv>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	4610      	mov	r0, r2
 80012b2:	4619      	mov	r1, r3
 80012b4:	f7ff fc1a 	bl	8000aec <__aeabi_d2f>
 80012b8:	4603      	mov	r3, r0
 80012ba:	60fb      	str	r3, [r7, #12]
		fase = fund_phase;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4a11      	ldr	r2, [pc, #68]	; (8001304 <task_adc+0x13c>)
 80012c0:	6013      	str	r3, [r2, #0]
		vTaskDelay(5);
 80012c2:	2005      	movs	r0, #5
 80012c4:	f009 ff7c 	bl	800b1c0 <vTaskDelay>
	while(1){
 80012c8:	e78f      	b.n	80011ea <task_adc+0x22>
 80012ca:	bf00      	nop
 80012cc:	f3af 8000 	nop.w
 80012d0:	06155aeb 	.word	0x06155aeb
 80012d4:	3f480180 	.word	0x3f480180
 80012d8:	54442d18 	.word	0x54442d18
 80012dc:	400921fb 	.word	0x400921fb
 80012e0:	200002dc 	.word	0x200002dc
 80012e4:	20000194 	.word	0x20000194
 80012e8:	2000023c 	.word	0x2000023c
 80012ec:	20000284 	.word	0x20000284
 80012f0:	200004dc 	.word	0x200004dc
 80012f4:	080106dc 	.word	0x080106dc
 80012f8:	20000cdc 	.word	0x20000cdc
 80012fc:	3c000000 	.word	0x3c000000
 8001300:	43340000 	.word	0x43340000
 8001304:	200010dc 	.word	0x200010dc

08001308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800130e:	f000 fd2f 	bl	8001d70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001312:	f000 f84b 	bl	80013ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001316:	f000 f9ed 	bl	80016f4 <MX_GPIO_Init>
  MX_DMA_Init();
 800131a:	f000 f9cb 	bl	80016b4 <MX_DMA_Init>
  MX_ADC1_Init();
 800131e:	f000 f8b1 	bl	8001484 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001322:	f000 f901 	bl	8001528 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001326:	f000 f94d 	bl	80015c4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800132a:	f008 f9b5 	bl	8009698 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800132e:	4a16      	ldr	r2, [pc, #88]	; (8001388 <main+0x80>)
 8001330:	2100      	movs	r1, #0
 8001332:	4816      	ldr	r0, [pc, #88]	; (800138c <main+0x84>)
 8001334:	f008 f9fa 	bl	800972c <osThreadNew>
 8001338:	4603      	mov	r3, r0
 800133a:	4a15      	ldr	r2, [pc, #84]	; (8001390 <main+0x88>)
 800133c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  green_led.timeout = 500;
 800133e:	4b15      	ldr	r3, [pc, #84]	; (8001394 <main+0x8c>)
 8001340:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001344:	609a      	str	r2, [r3, #8]
  green_led.port = LED_GPIO_Port;
 8001346:	4b13      	ldr	r3, [pc, #76]	; (8001394 <main+0x8c>)
 8001348:	4a13      	ldr	r2, [pc, #76]	; (8001398 <main+0x90>)
 800134a:	601a      	str	r2, [r3, #0]
  green_led.pin = LED_Pin;
 800134c:	4b11      	ldr	r3, [pc, #68]	; (8001394 <main+0x8c>)
 800134e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001352:	809a      	strh	r2, [r3, #4]
  xTaskCreate(task_led,"Tarefa Led",256, &green_led, 1, NULL);
 8001354:	2300      	movs	r3, #0
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	2301      	movs	r3, #1
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <main+0x8c>)
 800135e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001362:	490e      	ldr	r1, [pc, #56]	; (800139c <main+0x94>)
 8001364:	480e      	ldr	r0, [pc, #56]	; (80013a0 <main+0x98>)
 8001366:	f009 fdd0 	bl	800af0a <xTaskCreate>
  xTaskCreate(task_adc,"Tarefa ADC",256, &green_led, 2, NULL);
 800136a:	2300      	movs	r3, #0
 800136c:	9301      	str	r3, [sp, #4]
 800136e:	2302      	movs	r3, #2
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	4b08      	ldr	r3, [pc, #32]	; (8001394 <main+0x8c>)
 8001374:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001378:	490a      	ldr	r1, [pc, #40]	; (80013a4 <main+0x9c>)
 800137a:	480b      	ldr	r0, [pc, #44]	; (80013a8 <main+0xa0>)
 800137c:	f009 fdc5 	bl	800af0a <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001380:	f008 f9ae 	bl	80096e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001384:	e7fe      	b.n	8001384 <main+0x7c>
 8001386:	bf00      	nop
 8001388:	08010660 	.word	0x08010660
 800138c:	080019a5 	.word	0x080019a5
 8001390:	200002cc 	.word	0x200002cc
 8001394:	200002d0 	.word	0x200002d0
 8001398:	40020800 	.word	0x40020800
 800139c:	08010410 	.word	0x08010410
 80013a0:	0800119b 	.word	0x0800119b
 80013a4:	0801041c 	.word	0x0801041c
 80013a8:	080011c9 	.word	0x080011c9

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b094      	sub	sp, #80	; 0x50
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 0320 	add.w	r3, r7, #32
 80013b6:	2230      	movs	r2, #48	; 0x30
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f00e f838 	bl	800f430 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d0:	2300      	movs	r3, #0
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	4b29      	ldr	r3, [pc, #164]	; (800147c <SystemClock_Config+0xd0>)
 80013d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d8:	4a28      	ldr	r2, [pc, #160]	; (800147c <SystemClock_Config+0xd0>)
 80013da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013de:	6413      	str	r3, [r2, #64]	; 0x40
 80013e0:	4b26      	ldr	r3, [pc, #152]	; (800147c <SystemClock_Config+0xd0>)
 80013e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80013ec:	2300      	movs	r3, #0
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	4b23      	ldr	r3, [pc, #140]	; (8001480 <SystemClock_Config+0xd4>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013f8:	4a21      	ldr	r2, [pc, #132]	; (8001480 <SystemClock_Config+0xd4>)
 80013fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013fe:	6013      	str	r3, [r2, #0]
 8001400:	4b1f      	ldr	r3, [pc, #124]	; (8001480 <SystemClock_Config+0xd4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800140c:	2301      	movs	r3, #1
 800140e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001410:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001414:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001416:	2302      	movs	r3, #2
 8001418:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800141a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800141e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001420:	2319      	movs	r3, #25
 8001422:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001424:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001428:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800142a:	2304      	movs	r3, #4
 800142c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800142e:	2307      	movs	r3, #7
 8001430:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001432:	f107 0320 	add.w	r3, r7, #32
 8001436:	4618      	mov	r0, r3
 8001438:	f003 f9d8 	bl	80047ec <HAL_RCC_OscConfig>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001442:	f000 fad3 	bl	80019ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001446:	230f      	movs	r3, #15
 8001448:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800144a:	2302      	movs	r3, #2
 800144c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001452:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001456:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001458:	2300      	movs	r3, #0
 800145a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800145c:	f107 030c 	add.w	r3, r7, #12
 8001460:	2102      	movs	r1, #2
 8001462:	4618      	mov	r0, r3
 8001464:	f003 fc3a 	bl	8004cdc <HAL_RCC_ClockConfig>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800146e:	f000 fabd 	bl	80019ec <Error_Handler>
  }
}
 8001472:	bf00      	nop
 8001474:	3750      	adds	r7, #80	; 0x50
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800
 8001480:	40007000 	.word	0x40007000

08001484 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800148a:	463b      	mov	r3, r7
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001496:	4b22      	ldr	r3, [pc, #136]	; (8001520 <MX_ADC1_Init+0x9c>)
 8001498:	4a22      	ldr	r2, [pc, #136]	; (8001524 <MX_ADC1_Init+0xa0>)
 800149a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800149c:	4b20      	ldr	r3, [pc, #128]	; (8001520 <MX_ADC1_Init+0x9c>)
 800149e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014a4:	4b1e      	ldr	r3, [pc, #120]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014aa:	4b1d      	ldr	r3, [pc, #116]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014b0:	4b1b      	ldr	r3, [pc, #108]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014b6:	4b1a      	ldr	r3, [pc, #104]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80014be:	4b18      	ldr	r3, [pc, #96]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80014c6:	4b16      	ldr	r3, [pc, #88]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014c8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80014cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ce:	4b14      	ldr	r3, [pc, #80]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014d4:	4b12      	ldr	r3, [pc, #72]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014d6:	2201      	movs	r2, #1
 80014d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014da:	4b11      	ldr	r3, [pc, #68]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014e2:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014e8:	480d      	ldr	r0, [pc, #52]	; (8001520 <MX_ADC1_Init+0x9c>)
 80014ea:	f000 fcd7 	bl	8001e9c <HAL_ADC_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80014f4:	f000 fa7a 	bl	80019ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014f8:	2301      	movs	r3, #1
 80014fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014fc:	2301      	movs	r3, #1
 80014fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001504:	463b      	mov	r3, r7
 8001506:	4619      	mov	r1, r3
 8001508:	4805      	ldr	r0, [pc, #20]	; (8001520 <MX_ADC1_Init+0x9c>)
 800150a:	f000 fe19 	bl	8002140 <HAL_ADC_ConfigChannel>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001514:	f000 fa6a 	bl	80019ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001518:	bf00      	nop
 800151a:	3710      	adds	r7, #16
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20000194 	.word	0x20000194
 8001524:	40012000 	.word	0x40012000

08001528 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800152e:	f107 0308 	add.w	r3, r7, #8
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800153c:	463b      	mov	r3, r7
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001544:	4b1d      	ldr	r3, [pc, #116]	; (80015bc <MX_TIM2_Init+0x94>)
 8001546:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800154a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800154c:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <MX_TIM2_Init+0x94>)
 800154e:	2200      	movs	r2, #0
 8001550:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001552:	4b1a      	ldr	r3, [pc, #104]	; (80015bc <MX_TIM2_Init+0x94>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 21000000;
 8001558:	4b18      	ldr	r3, [pc, #96]	; (80015bc <MX_TIM2_Init+0x94>)
 800155a:	4a19      	ldr	r2, [pc, #100]	; (80015c0 <MX_TIM2_Init+0x98>)
 800155c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800155e:	4b17      	ldr	r3, [pc, #92]	; (80015bc <MX_TIM2_Init+0x94>)
 8001560:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001564:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001566:	4b15      	ldr	r3, [pc, #84]	; (80015bc <MX_TIM2_Init+0x94>)
 8001568:	2280      	movs	r2, #128	; 0x80
 800156a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800156c:	4813      	ldr	r0, [pc, #76]	; (80015bc <MX_TIM2_Init+0x94>)
 800156e:	f003 fd6d 	bl	800504c <HAL_TIM_Base_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001578:	f000 fa38 	bl	80019ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800157c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001580:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	4619      	mov	r1, r3
 8001588:	480c      	ldr	r0, [pc, #48]	; (80015bc <MX_TIM2_Init+0x94>)
 800158a:	f004 f839 	bl	8005600 <HAL_TIM_ConfigClockSource>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001594:	f000 fa2a 	bl	80019ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001598:	2300      	movs	r3, #0
 800159a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800159c:	2300      	movs	r3, #0
 800159e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015a0:	463b      	mov	r3, r7
 80015a2:	4619      	mov	r1, r3
 80015a4:	4805      	ldr	r0, [pc, #20]	; (80015bc <MX_TIM2_Init+0x94>)
 80015a6:	f004 fbbf 	bl	8005d28 <HAL_TIMEx_MasterConfigSynchronization>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015b0:	f000 fa1c 	bl	80019ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015b4:	bf00      	nop
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000023c 	.word	0x2000023c
 80015c0:	01406f40 	.word	0x01406f40

080015c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08e      	sub	sp, #56	; 0x38
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d8:	f107 0320 	add.w	r3, r7, #32
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
 80015ee:	611a      	str	r2, [r3, #16]
 80015f0:	615a      	str	r2, [r3, #20]
 80015f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015f4:	4b2d      	ldr	r3, [pc, #180]	; (80016ac <MX_TIM3_Init+0xe8>)
 80015f6:	4a2e      	ldr	r2, [pc, #184]	; (80016b0 <MX_TIM3_Init+0xec>)
 80015f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015fa:	4b2c      	ldr	r3, [pc, #176]	; (80016ac <MX_TIM3_Init+0xe8>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001600:	4b2a      	ldr	r3, [pc, #168]	; (80016ac <MX_TIM3_Init+0xe8>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001606:	4b29      	ldr	r3, [pc, #164]	; (80016ac <MX_TIM3_Init+0xe8>)
 8001608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800160c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800160e:	4b27      	ldr	r3, [pc, #156]	; (80016ac <MX_TIM3_Init+0xe8>)
 8001610:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001614:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001616:	4b25      	ldr	r3, [pc, #148]	; (80016ac <MX_TIM3_Init+0xe8>)
 8001618:	2280      	movs	r2, #128	; 0x80
 800161a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800161c:	4823      	ldr	r0, [pc, #140]	; (80016ac <MX_TIM3_Init+0xe8>)
 800161e:	f003 fd15 	bl	800504c <HAL_TIM_Base_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001628:	f000 f9e0 	bl	80019ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800162c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001630:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001632:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001636:	4619      	mov	r1, r3
 8001638:	481c      	ldr	r0, [pc, #112]	; (80016ac <MX_TIM3_Init+0xe8>)
 800163a:	f003 ffe1 	bl	8005600 <HAL_TIM_ConfigClockSource>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001644:	f000 f9d2 	bl	80019ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001648:	4818      	ldr	r0, [pc, #96]	; (80016ac <MX_TIM3_Init+0xe8>)
 800164a:	f003 fda9 	bl	80051a0 <HAL_TIM_PWM_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001654:	f000 f9ca 	bl	80019ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001658:	2300      	movs	r3, #0
 800165a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001660:	f107 0320 	add.w	r3, r7, #32
 8001664:	4619      	mov	r1, r3
 8001666:	4811      	ldr	r0, [pc, #68]	; (80016ac <MX_TIM3_Init+0xe8>)
 8001668:	f004 fb5e 	bl	8005d28 <HAL_TIMEx_MasterConfigSynchronization>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001672:	f000 f9bb 	bl	80019ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001676:	2360      	movs	r3, #96	; 0x60
 8001678:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 800167a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800167e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001684:	2300      	movs	r3, #0
 8001686:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	2200      	movs	r2, #0
 800168c:	4619      	mov	r1, r3
 800168e:	4807      	ldr	r0, [pc, #28]	; (80016ac <MX_TIM3_Init+0xe8>)
 8001690:	f003 fef4 	bl	800547c <HAL_TIM_PWM_ConfigChannel>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800169a:	f000 f9a7 	bl	80019ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800169e:	4803      	ldr	r0, [pc, #12]	; (80016ac <MX_TIM3_Init+0xe8>)
 80016a0:	f000 fa82 	bl	8001ba8 <HAL_TIM_MspPostInit>

}
 80016a4:	bf00      	nop
 80016a6:	3738      	adds	r7, #56	; 0x38
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000284 	.word	0x20000284
 80016b0:	40000400 	.word	0x40000400

080016b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <MX_DMA_Init+0x3c>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a0b      	ldr	r2, [pc, #44]	; (80016f0 <MX_DMA_Init+0x3c>)
 80016c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <MX_DMA_Init+0x3c>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2105      	movs	r1, #5
 80016da:	2038      	movs	r0, #56	; 0x38
 80016dc:	f001 f8ab 	bl	8002836 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016e0:	2038      	movs	r0, #56	; 0x38
 80016e2:	f001 f8c4 	bl	800286e <HAL_NVIC_EnableIRQ>

}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40023800 	.word	0x40023800

080016f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	; 0x28
 80016f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]
 8001708:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
 800170e:	4b31      	ldr	r3, [pc, #196]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a30      	ldr	r2, [pc, #192]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001714:	f043 0304 	orr.w	r3, r3, #4
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b2e      	ldr	r3, [pc, #184]	; (80017d4 <MX_GPIO_Init+0xe0>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	4b2a      	ldr	r3, [pc, #168]	; (80017d4 <MX_GPIO_Init+0xe0>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a29      	ldr	r2, [pc, #164]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b27      	ldr	r3, [pc, #156]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	4a22      	ldr	r2, [pc, #136]	; (80017d4 <MX_GPIO_Init+0xe0>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	6313      	str	r3, [r2, #48]	; 0x30
 8001752:	4b20      	ldr	r3, [pc, #128]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	4b1c      	ldr	r3, [pc, #112]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a1b      	ldr	r2, [pc, #108]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001768:	f043 0302 	orr.w	r3, r3, #2
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b19      	ldr	r3, [pc, #100]	; (80017d4 <MX_GPIO_Init+0xe0>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001780:	4815      	ldr	r0, [pc, #84]	; (80017d8 <MX_GPIO_Init+0xe4>)
 8001782:	f001 fd83 	bl	800328c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	2140      	movs	r1, #64	; 0x40
 800178a:	4814      	ldr	r0, [pc, #80]	; (80017dc <MX_GPIO_Init+0xe8>)
 800178c:	f001 fd7e 	bl	800328c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001790:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001796:	2301      	movs	r3, #1
 8001798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80017a2:	f107 0314 	add.w	r3, r7, #20
 80017a6:	4619      	mov	r1, r3
 80017a8:	480b      	ldr	r0, [pc, #44]	; (80017d8 <MX_GPIO_Init+0xe4>)
 80017aa:	f001 fbeb 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017ae:	2340      	movs	r3, #64	; 0x40
 80017b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b2:	2301      	movs	r3, #1
 80017b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017be:	f107 0314 	add.w	r3, r7, #20
 80017c2:	4619      	mov	r1, r3
 80017c4:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_GPIO_Init+0xe8>)
 80017c6:	f001 fbdd 	bl	8002f84 <HAL_GPIO_Init>

}
 80017ca:	bf00      	nop
 80017cc:	3728      	adds	r7, #40	; 0x28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40020800 	.word	0x40020800
 80017dc:	40020000 	.word	0x40020000

080017e0 <prvTaskStatsCommand>:
//uint8_t buffer[128];
uint32_t len;

uint8_t read_usb_cdc(char *buffer, int buf_len, TickType_t timeout);

static BaseType_t prvTaskStatsCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString ){
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]


        /* For simplicity, this function assumes the output buffer is large enough
        to hold all the text generated by executing the vTaskList() API function,
        so the xWriteBufferLen parameter is not used. */
        char *head = "Name\t\t\t\tState  Priority  Stack  Number\n\r";
 80017ec:	4b09      	ldr	r3, [pc, #36]	; (8001814 <prvTaskStatsCommand+0x34>)
 80017ee:	617b      	str	r3, [r7, #20]
        ( void ) xWriteBufferLen;

        /* pcWriteBuffer is used directly as the vTaskList() parameter, so the table
        generated by executing vTaskList() is written directly into the output
        buffer. */
        strcpy(pcWriteBuffer, head);
 80017f0:	6979      	ldr	r1, [r7, #20]
 80017f2:	68f8      	ldr	r0, [r7, #12]
 80017f4:	f00d ff52 	bl	800f69c <strcpy>
        vTaskList( pcWriteBuffer + strlen(head));
 80017f8:	6978      	ldr	r0, [r7, #20]
 80017fa:	f7fe fd51 	bl	80002a0 <strlen>
 80017fe:	4602      	mov	r2, r0
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	4413      	add	r3, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f00a fcdf 	bl	800c1c8 <vTaskList>

        /* The entire table was written directly to the output buffer.  Execution
        of this command is complete, so return pdFALSE. */
        return pdFALSE;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	3718      	adds	r7, #24
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	08010428 	.word	0x08010428

08001818 <prvTaskStatsTexto>:

static BaseType_t prvTaskStatsTexto( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString ){
 8001818:	b5b0      	push	{r4, r5, r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
	//HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001824:	2100      	movs	r1, #0
 8001826:	480e      	ldr	r0, [pc, #56]	; (8001860 <prvTaskStatsTexto+0x48>)
 8001828:	f003 fdc4 	bl	80053b4 <HAL_TIM_PWM_Stop>
//	uint32_t teste;
//	teste = TIM3->CCR1;
	TIM3->CCR1 = 32000;
 800182c:	4b0d      	ldr	r3, [pc, #52]	; (8001864 <prvTaskStatsTexto+0x4c>)
 800182e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001832:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001834:	2100      	movs	r1, #0
 8001836:	480a      	ldr	r0, [pc, #40]	; (8001860 <prvTaskStatsTexto+0x48>)
 8001838:	f003 fd0c 	bl	8005254 <HAL_TIM_PWM_Start>
	strcpy(pcWriteBuffer,(char*)"Este e um texto teste\r\n");
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	4a0a      	ldr	r2, [pc, #40]	; (8001868 <prvTaskStatsTexto+0x50>)
 8001840:	461d      	mov	r5, r3
 8001842:	4614      	mov	r4, r2
 8001844:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001846:	6028      	str	r0, [r5, #0]
 8001848:	6069      	str	r1, [r5, #4]
 800184a:	60aa      	str	r2, [r5, #8]
 800184c:	60eb      	str	r3, [r5, #12]
 800184e:	cc03      	ldmia	r4!, {r0, r1}
 8001850:	6128      	str	r0, [r5, #16]
 8001852:	6169      	str	r1, [r5, #20]
	return pdFALSE;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bdb0      	pop	{r4, r5, r7, pc}
 800185e:	bf00      	nop
 8001860:	20000284 	.word	0x20000284
 8001864:	40000400 	.word	0x40000400
 8001868:	08010454 	.word	0x08010454

0800186c <prvTaskStatsLed>:

static BaseType_t prvTaskStatsLed( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString ){
 800186c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800186e:	b089      	sub	sp, #36	; 0x24
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
	const char *pcParameter1;
	BaseType_t xParameter1StringLength;
	int tempo;
	pcParameter1 = FreeRTOS_CLIGetParameter
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	461a      	mov	r2, r3
 800187e:	2101      	movs	r1, #1
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff fbcf 	bl	8001024 <FreeRTOS_CLIGetParameter>
 8001886:	61f8      	str	r0, [r7, #28]
	                          /* Return the first parameter. */
	                          1,
	                          /* Store the parameter string length. */
	                          &xParameter1StringLength
	                        );
	tempo = atoi(pcParameter1);
 8001888:	69f8      	ldr	r0, [r7, #28]
 800188a:	f00d fd79 	bl	800f380 <atoi>
 800188e:	61b8      	str	r0, [r7, #24]
	if(tempo < 901 && tempo > 99){
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001896:	dc26      	bgt.n	80018e6 <prvTaskStatsLed+0x7a>
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	2b63      	cmp	r3, #99	; 0x63
 800189c:	dd23      	ble.n	80018e6 <prvTaskStatsLed+0x7a>
		green_led.timeout = tempo;
 800189e:	4a1f      	ldr	r2, [pc, #124]	; (800191c <prvTaskStatsLed+0xb0>)
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	6093      	str	r3, [r2, #8]
		strcpy(pcWriteBuffer,(char*)"Led alterado para: ");
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4a1e      	ldr	r2, [pc, #120]	; (8001920 <prvTaskStatsLed+0xb4>)
 80018a8:	461d      	mov	r5, r3
 80018aa:	4614      	mov	r4, r2
 80018ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ae:	6028      	str	r0, [r5, #0]
 80018b0:	6069      	str	r1, [r5, #4]
 80018b2:	60aa      	str	r2, [r5, #8]
 80018b4:	60eb      	str	r3, [r5, #12]
 80018b6:	6820      	ldr	r0, [r4, #0]
 80018b8:	6128      	str	r0, [r5, #16]
		strcpy( pcWriteBuffer + strlen(pcWriteBuffer),pcParameter1);
 80018ba:	68f8      	ldr	r0, [r7, #12]
 80018bc:	f7fe fcf0 	bl	80002a0 <strlen>
 80018c0:	4602      	mov	r2, r0
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	4413      	add	r3, r2
 80018c6:	69f9      	ldr	r1, [r7, #28]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f00d fee7 	bl	800f69c <strcpy>
		strcpy( pcWriteBuffer + strlen(pcWriteBuffer),"ms\n\r");
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	f7fe fce6 	bl	80002a0 <strlen>
 80018d4:	4602      	mov	r2, r0
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	4413      	add	r3, r2
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <prvTaskStatsLed+0xb8>)
 80018dc:	6810      	ldr	r0, [r2, #0]
 80018de:	6018      	str	r0, [r3, #0]
 80018e0:	7912      	ldrb	r2, [r2, #4]
 80018e2:	711a      	strb	r2, [r3, #4]
 80018e4:	e015      	b.n	8001912 <prvTaskStatsLed+0xa6>
	} else {
		strcpy(pcWriteBuffer,"Valor digitado nao corresponde a valor valido \n\r");
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	4a0f      	ldr	r2, [pc, #60]	; (8001928 <prvTaskStatsLed+0xbc>)
 80018ea:	4614      	mov	r4, r2
 80018ec:	469c      	mov	ip, r3
 80018ee:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80018f2:	4665      	mov	r5, ip
 80018f4:	4626      	mov	r6, r4
 80018f6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80018f8:	6028      	str	r0, [r5, #0]
 80018fa:	6069      	str	r1, [r5, #4]
 80018fc:	60aa      	str	r2, [r5, #8]
 80018fe:	60eb      	str	r3, [r5, #12]
 8001900:	3410      	adds	r4, #16
 8001902:	f10c 0c10 	add.w	ip, ip, #16
 8001906:	4574      	cmp	r4, lr
 8001908:	d1f3      	bne.n	80018f2 <prvTaskStatsLed+0x86>
 800190a:	4663      	mov	r3, ip
 800190c:	4622      	mov	r2, r4
 800190e:	7812      	ldrb	r2, [r2, #0]
 8001910:	701a      	strb	r2, [r3, #0]
	}

	return pdFALSE;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3724      	adds	r7, #36	; 0x24
 8001918:	46bd      	mov	sp, r7
 800191a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800191c:	200002d0 	.word	0x200002d0
 8001920:	0801046c 	.word	0x0801046c
 8001924:	08010480 	.word	0x08010480
 8001928:	08010488 	.word	0x08010488

0800192c <prvTaskStatsHarmonica>:


static BaseType_t prvTaskStatsHarmonica( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString ){
 800192c:	b5b0      	push	{r4, r5, r7, lr}
 800192e:	b08a      	sub	sp, #40	; 0x28
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
	strcpy(pcWriteBuffer,(char*)"Este e Harmonica XXXXX\r\n");
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4a18      	ldr	r2, [pc, #96]	; (800199c <prvTaskStatsHarmonica+0x70>)
 800193c:	461d      	mov	r5, r3
 800193e:	4614      	mov	r4, r2
 8001940:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001942:	6028      	str	r0, [r5, #0]
 8001944:	6069      	str	r1, [r5, #4]
 8001946:	60aa      	str	r2, [r5, #8]
 8001948:	60eb      	str	r3, [r5, #12]
 800194a:	cc03      	ldmia	r4!, {r0, r1}
 800194c:	6128      	str	r0, [r5, #16]
 800194e:	6169      	str	r1, [r5, #20]
 8001950:	7823      	ldrb	r3, [r4, #0]
 8001952:	762b      	strb	r3, [r5, #24]
	char valor[15];
	int positivo = (int) fase*100;
 8001954:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <prvTaskStatsHarmonica+0x74>)
 8001956:	edd3 7a00 	vldr	s15, [r3]
 800195a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800195e:	ee17 2a90 	vmov	r2, s15
 8001962:	2364      	movs	r3, #100	; 0x64
 8001964:	fb02 f303 	mul.w	r3, r2, r3
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
	itoa(positivo,valor,10);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	220a      	movs	r2, #10
 8001970:	4619      	mov	r1, r3
 8001972:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001974:	f00d fd4a 	bl	800f40c <itoa>
	strcpy(pcWriteBuffer + strlen(pcWriteBuffer),valor);
 8001978:	68f8      	ldr	r0, [r7, #12]
 800197a:	f7fe fc91 	bl	80002a0 <strlen>
 800197e:	4602      	mov	r2, r0
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4413      	add	r3, r2
 8001984:	f107 0214 	add.w	r2, r7, #20
 8001988:	4611      	mov	r1, r2
 800198a:	4618      	mov	r0, r3
 800198c:	f00d fe86 	bl	800f69c <strcpy>
	return pdFALSE;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3728      	adds	r7, #40	; 0x28
 8001996:	46bd      	mov	sp, r7
 8001998:	bdb0      	pop	{r4, r5, r7, pc}
 800199a:	bf00      	nop
 800199c:	080104bc 	.word	0x080104bc
 80019a0:	200010dc 	.word	0x200010dc

080019a4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b0a2      	sub	sp, #136	; 0x88
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80019ac:	f00b feb6 	bl	800d71c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  init_usb_rtos_obj();
 80019b0:	f00b fee4 	bl	800d77c <init_usb_rtos_obj>

//  static uint8_t pcOutputString[ MAX_OUTPUT_LENGTH ], pcInputString[ MAX_INPUT_LENGTH ];

  FreeRTOS_CLIRegisterCommand( &xTasksCommand );
 80019b4:	4809      	ldr	r0, [pc, #36]	; (80019dc <StartDefaultTask+0x38>)
 80019b6:	f7ff fa6b 	bl	8000e90 <FreeRTOS_CLIRegisterCommand>
  FreeRTOS_CLIRegisterCommand( &xTasksTexto );
 80019ba:	4809      	ldr	r0, [pc, #36]	; (80019e0 <StartDefaultTask+0x3c>)
 80019bc:	f7ff fa68 	bl	8000e90 <FreeRTOS_CLIRegisterCommand>
  FreeRTOS_CLIRegisterCommand( &xTasksLed );
 80019c0:	4808      	ldr	r0, [pc, #32]	; (80019e4 <StartDefaultTask+0x40>)
 80019c2:	f7ff fa65 	bl	8000e90 <FreeRTOS_CLIRegisterCommand>
  FreeRTOS_CLIRegisterCommand( &xTasksHarmonica );
 80019c6:	4808      	ldr	r0, [pc, #32]	; (80019e8 <StartDefaultTask+0x44>)
 80019c8:	f7ff fa62 	bl	8000e90 <FreeRTOS_CLIRegisterCommand>

  char data[128];
  /* Infinite loop */
  for(;;)
  {
	  queue_print(data,1);
 80019cc:	f107 0308 	add.w	r3, r7, #8
 80019d0:	2101      	movs	r1, #1
 80019d2:	4618      	mov	r0, r3
 80019d4:	f00b ff20 	bl	800d818 <queue_print>
 80019d8:	e7f8      	b.n	80019cc <StartDefaultTask+0x28>
 80019da:	bf00      	nop
 80019dc:	08010684 	.word	0x08010684
 80019e0:	08010694 	.word	0x08010694
 80019e4:	080106a4 	.word	0x080106a4
 80019e8:	080106b4 	.word	0x080106b4

080019ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f0:	b672      	cpsid	i
}
 80019f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f4:	e7fe      	b.n	80019f4 <Error_Handler+0x8>
	...

080019f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <HAL_MspInit+0x54>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	4a11      	ldr	r2, [pc, #68]	; (8001a4c <HAL_MspInit+0x54>)
 8001a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <HAL_MspInit+0x54>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	603b      	str	r3, [r7, #0]
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_MspInit+0x54>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	4a0a      	ldr	r2, [pc, #40]	; (8001a4c <HAL_MspInit+0x54>)
 8001a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a28:	6413      	str	r3, [r2, #64]	; 0x40
 8001a2a:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <HAL_MspInit+0x54>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a32:	603b      	str	r3, [r7, #0]
 8001a34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a36:	2200      	movs	r2, #0
 8001a38:	210f      	movs	r1, #15
 8001a3a:	f06f 0001 	mvn.w	r0, #1
 8001a3e:	f000 fefa 	bl	8002836 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800

08001a50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	; 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a2e      	ldr	r2, [pc, #184]	; (8001b28 <HAL_ADC_MspInit+0xd8>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d156      	bne.n	8001b20 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	4b2d      	ldr	r3, [pc, #180]	; (8001b2c <HAL_ADC_MspInit+0xdc>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7a:	4a2c      	ldr	r2, [pc, #176]	; (8001b2c <HAL_ADC_MspInit+0xdc>)
 8001a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a80:	6453      	str	r3, [r2, #68]	; 0x44
 8001a82:	4b2a      	ldr	r3, [pc, #168]	; (8001b2c <HAL_ADC_MspInit+0xdc>)
 8001a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	4b26      	ldr	r3, [pc, #152]	; (8001b2c <HAL_ADC_MspInit+0xdc>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a25      	ldr	r2, [pc, #148]	; (8001b2c <HAL_ADC_MspInit+0xdc>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b23      	ldr	r3, [pc, #140]	; (8001b2c <HAL_ADC_MspInit+0xdc>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	481c      	ldr	r0, [pc, #112]	; (8001b30 <HAL_ADC_MspInit+0xe0>)
 8001abe:	f001 fa61 	bl	8002f84 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001ac2:	4b1c      	ldr	r3, [pc, #112]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001ac4:	4a1c      	ldr	r2, [pc, #112]	; (8001b38 <HAL_ADC_MspInit+0xe8>)
 8001ac6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ac8:	4b1a      	ldr	r3, [pc, #104]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ace:	4b19      	ldr	r3, [pc, #100]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ad4:	4b17      	ldr	r3, [pc, #92]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ada:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001adc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ae0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ae2:	4b14      	ldr	r3, [pc, #80]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001ae4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ae8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001aea:	4b12      	ldr	r3, [pc, #72]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001aec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001af0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001af2:	4b10      	ldr	r3, [pc, #64]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001af8:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001afe:	4b0d      	ldr	r3, [pc, #52]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b04:	480b      	ldr	r0, [pc, #44]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001b06:	f000 fecd 	bl	80028a4 <HAL_DMA_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001b10:	f7ff ff6c 	bl	80019ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a07      	ldr	r2, [pc, #28]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001b18:	639a      	str	r2, [r3, #56]	; 0x38
 8001b1a:	4a06      	ldr	r2, [pc, #24]	; (8001b34 <HAL_ADC_MspInit+0xe4>)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b20:	bf00      	nop
 8001b22:	3728      	adds	r7, #40	; 0x28
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40012000 	.word	0x40012000
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	40020000 	.word	0x40020000
 8001b34:	200001dc 	.word	0x200001dc
 8001b38:	40026410 	.word	0x40026410

08001b3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b4c:	d10e      	bne.n	8001b6c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	4b13      	ldr	r3, [pc, #76]	; (8001ba0 <HAL_TIM_Base_MspInit+0x64>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	4a12      	ldr	r2, [pc, #72]	; (8001ba0 <HAL_TIM_Base_MspInit+0x64>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5e:	4b10      	ldr	r3, [pc, #64]	; (8001ba0 <HAL_TIM_Base_MspInit+0x64>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b6a:	e012      	b.n	8001b92 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0c      	ldr	r2, [pc, #48]	; (8001ba4 <HAL_TIM_Base_MspInit+0x68>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d10d      	bne.n	8001b92 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60bb      	str	r3, [r7, #8]
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <HAL_TIM_Base_MspInit+0x64>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	4a08      	ldr	r2, [pc, #32]	; (8001ba0 <HAL_TIM_Base_MspInit+0x64>)
 8001b80:	f043 0302 	orr.w	r3, r3, #2
 8001b84:	6413      	str	r3, [r2, #64]	; 0x40
 8001b86:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_TIM_Base_MspInit+0x64>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	60bb      	str	r3, [r7, #8]
 8001b90:	68bb      	ldr	r3, [r7, #8]
}
 8001b92:	bf00      	nop
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40000400 	.word	0x40000400

08001ba8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b088      	sub	sp, #32
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 030c 	add.w	r3, r7, #12
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a12      	ldr	r2, [pc, #72]	; (8001c10 <HAL_TIM_MspPostInit+0x68>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d11d      	bne.n	8001c06 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <HAL_TIM_MspPostInit+0x6c>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	4a10      	ldr	r2, [pc, #64]	; (8001c14 <HAL_TIM_MspPostInit+0x6c>)
 8001bd4:	f043 0302 	orr.w	r3, r3, #2
 8001bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bda:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <HAL_TIM_MspPostInit+0x6c>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001be6:	2310      	movs	r3, #16
 8001be8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bea:	2302      	movs	r3, #2
 8001bec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfa:	f107 030c 	add.w	r3, r7, #12
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4805      	ldr	r0, [pc, #20]	; (8001c18 <HAL_TIM_MspPostInit+0x70>)
 8001c02:	f001 f9bf 	bl	8002f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c06:	bf00      	nop
 8001c08:	3720      	adds	r7, #32
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40000400 	.word	0x40000400
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40020400 	.word	0x40020400

08001c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <NMI_Handler+0x4>

08001c22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c26:	e7fe      	b.n	8001c26 <HardFault_Handler+0x4>

08001c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <MemManage_Handler+0x4>

08001c2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c32:	e7fe      	b.n	8001c32 <BusFault_Handler+0x4>

08001c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c38:	e7fe      	b.n	8001c38 <UsageFault_Handler+0x4>

08001c3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c4c:	f000 f8e2 	bl	8001e14 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001c50:	f00a f91e 	bl	800be90 <xTaskGetSchedulerState>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d001      	beq.n	8001c5e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001c5a:	f00b fae5 	bl	800d228 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <DMA2_Stream0_IRQHandler+0x10>)
 8001c6a:	f000 ff21 	bl	8002ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	200001dc 	.word	0x200001dc

08001c78 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <OTG_FS_IRQHandler+0x10>)
 8001c7e:	f001 fc88 	bl	8003592 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000b408 	.word	0x2000b408

08001c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c94:	4a14      	ldr	r2, [pc, #80]	; (8001ce8 <_sbrk+0x5c>)
 8001c96:	4b15      	ldr	r3, [pc, #84]	; (8001cec <_sbrk+0x60>)
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ca0:	4b13      	ldr	r3, [pc, #76]	; (8001cf0 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d102      	bne.n	8001cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <_sbrk+0x64>)
 8001caa:	4a12      	ldr	r2, [pc, #72]	; (8001cf4 <_sbrk+0x68>)
 8001cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cae:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <_sbrk+0x64>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d207      	bcs.n	8001ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cbc:	f00d fb64 	bl	800f388 <__errno>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cca:	e009      	b.n	8001ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ccc:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <_sbrk+0x64>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cd2:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <_sbrk+0x64>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	4a05      	ldr	r2, [pc, #20]	; (8001cf0 <_sbrk+0x64>)
 8001cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cde:	68fb      	ldr	r3, [r7, #12]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20018000 	.word	0x20018000
 8001cec:	00000400 	.word	0x00000400
 8001cf0:	200010e0 	.word	0x200010e0
 8001cf4:	2000bb48 	.word	0x2000bb48

08001cf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cfc:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <SystemInit+0x20>)
 8001cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d02:	4a05      	ldr	r2, [pc, #20]	; (8001d18 <SystemInit+0x20>)
 8001d04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d20:	480d      	ldr	r0, [pc, #52]	; (8001d58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d22:	490e      	ldr	r1, [pc, #56]	; (8001d5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d24:	4a0e      	ldr	r2, [pc, #56]	; (8001d60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d28:	e002      	b.n	8001d30 <LoopCopyDataInit>

08001d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d2e:	3304      	adds	r3, #4

08001d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d34:	d3f9      	bcc.n	8001d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d36:	4a0b      	ldr	r2, [pc, #44]	; (8001d64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d38:	4c0b      	ldr	r4, [pc, #44]	; (8001d68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d3c:	e001      	b.n	8001d42 <LoopFillZerobss>

08001d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d40:	3204      	adds	r2, #4

08001d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d44:	d3fb      	bcc.n	8001d3e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d46:	f7ff ffd7 	bl	8001cf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d4a:	f00d fb23 	bl	800f394 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d4e:	f7ff fadb 	bl	8001308 <main>
  bx  lr    
 8001d52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d54:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d5c:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8001d60:	08011460 	.word	0x08011460
  ldr r2, =_sbss
 8001d64:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8001d68:	2000bb44 	.word	0x2000bb44

08001d6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d6c:	e7fe      	b.n	8001d6c <ADC_IRQHandler>
	...

08001d70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d74:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <HAL_Init+0x40>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0d      	ldr	r2, [pc, #52]	; (8001db0 <HAL_Init+0x40>)
 8001d7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d80:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_Init+0x40>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a0a      	ldr	r2, [pc, #40]	; (8001db0 <HAL_Init+0x40>)
 8001d86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d8c:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <HAL_Init+0x40>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a07      	ldr	r2, [pc, #28]	; (8001db0 <HAL_Init+0x40>)
 8001d92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d98:	2003      	movs	r0, #3
 8001d9a:	f000 fd41 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d9e:	200f      	movs	r0, #15
 8001da0:	f000 f808 	bl	8001db4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001da4:	f7ff fe28 	bl	80019f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40023c00 	.word	0x40023c00

08001db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dbc:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <HAL_InitTick+0x54>)
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	4b12      	ldr	r3, [pc, #72]	; (8001e0c <HAL_InitTick+0x58>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 fd59 	bl	800288a <HAL_SYSTICK_Config>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e00e      	b.n	8001e00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2b0f      	cmp	r3, #15
 8001de6:	d80a      	bhi.n	8001dfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001de8:	2200      	movs	r2, #0
 8001dea:	6879      	ldr	r1, [r7, #4]
 8001dec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001df0:	f000 fd21 	bl	8002836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001df4:	4a06      	ldr	r2, [pc, #24]	; (8001e10 <HAL_InitTick+0x5c>)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	e000      	b.n	8001e00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	2000000c 	.word	0x2000000c
 8001e0c:	20000014 	.word	0x20000014
 8001e10:	20000010 	.word	0x20000010

08001e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e18:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <HAL_IncTick+0x20>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_IncTick+0x24>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4413      	add	r3, r2
 8001e24:	4a04      	ldr	r2, [pc, #16]	; (8001e38 <HAL_IncTick+0x24>)
 8001e26:	6013      	str	r3, [r2, #0]
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000014 	.word	0x20000014
 8001e38:	200010e4 	.word	0x200010e4

08001e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e40:	4b03      	ldr	r3, [pc, #12]	; (8001e50 <HAL_GetTick+0x14>)
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	200010e4 	.word	0x200010e4

08001e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e5c:	f7ff ffee 	bl	8001e3c <HAL_GetTick>
 8001e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e6c:	d005      	beq.n	8001e7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <HAL_Delay+0x44>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	461a      	mov	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4413      	add	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e7a:	bf00      	nop
 8001e7c:	f7ff ffde 	bl	8001e3c <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d8f7      	bhi.n	8001e7c <HAL_Delay+0x28>
  {
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000014 	.word	0x20000014

08001e9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e033      	b.n	8001f1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d109      	bne.n	8001ece <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff fdc8 	bl	8001a50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	f003 0310 	and.w	r3, r3, #16
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d118      	bne.n	8001f0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ee2:	f023 0302 	bic.w	r3, r3, #2
 8001ee6:	f043 0202 	orr.w	r2, r3, #2
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 fa48 	bl	8002384 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	f023 0303 	bic.w	r3, r3, #3
 8001f02:	f043 0201 	orr.w	r2, r3, #1
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	641a      	str	r2, [r3, #64]	; 0x40
 8001f0a:	e001      	b.n	8001f10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
	...

08001f24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d101      	bne.n	8001f42 <HAL_ADC_Start_DMA+0x1e>
 8001f3e:	2302      	movs	r3, #2
 8001f40:	e0ce      	b.n	80020e0 <HAL_ADC_Start_DMA+0x1bc>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2201      	movs	r2, #1
 8001f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d018      	beq.n	8001f8a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f042 0201 	orr.w	r2, r2, #1
 8001f66:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f68:	4b5f      	ldr	r3, [pc, #380]	; (80020e8 <HAL_ADC_Start_DMA+0x1c4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a5f      	ldr	r2, [pc, #380]	; (80020ec <HAL_ADC_Start_DMA+0x1c8>)
 8001f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f72:	0c9a      	lsrs	r2, r3, #18
 8001f74:	4613      	mov	r3, r2
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	4413      	add	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f7c:	e002      	b.n	8001f84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f9      	bne.n	8001f7e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f98:	d107      	bne.n	8001faa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	689a      	ldr	r2, [r3, #8]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fa8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	f040 8086 	bne.w	80020c6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001fc2:	f023 0301 	bic.w	r3, r3, #1
 8001fc6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fe4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ff4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ff8:	d106      	bne.n	8002008 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffe:	f023 0206 	bic.w	r2, r3, #6
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	645a      	str	r2, [r3, #68]	; 0x44
 8002006:	e002      	b.n	800200e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002016:	4b36      	ldr	r3, [pc, #216]	; (80020f0 <HAL_ADC_Start_DMA+0x1cc>)
 8002018:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800201e:	4a35      	ldr	r2, [pc, #212]	; (80020f4 <HAL_ADC_Start_DMA+0x1d0>)
 8002020:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002026:	4a34      	ldr	r2, [pc, #208]	; (80020f8 <HAL_ADC_Start_DMA+0x1d4>)
 8002028:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800202e:	4a33      	ldr	r2, [pc, #204]	; (80020fc <HAL_ADC_Start_DMA+0x1d8>)
 8002030:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800203a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800204a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800205a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	334c      	adds	r3, #76	; 0x4c
 8002066:	4619      	mov	r1, r3
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f000 fcc8 	bl	8002a00 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f003 031f 	and.w	r3, r3, #31
 8002078:	2b00      	cmp	r3, #0
 800207a:	d10f      	bne.n	800209c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d129      	bne.n	80020de <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	e020      	b.n	80020de <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a17      	ldr	r2, [pc, #92]	; (8002100 <HAL_ADC_Start_DMA+0x1dc>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d11b      	bne.n	80020de <HAL_ADC_Start_DMA+0x1ba>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d114      	bne.n	80020de <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	e00b      	b.n	80020de <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	f043 0210 	orr.w	r2, r3, #16
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d6:	f043 0201 	orr.w	r2, r3, #1
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	2000000c 	.word	0x2000000c
 80020ec:	431bde83 	.word	0x431bde83
 80020f0:	40012300 	.word	0x40012300
 80020f4:	0800257d 	.word	0x0800257d
 80020f8:	08002637 	.word	0x08002637
 80020fc:	08002653 	.word	0x08002653
 8002100:	40012000 	.word	0x40012000

08002104 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800214a:	2300      	movs	r3, #0
 800214c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002154:	2b01      	cmp	r3, #1
 8002156:	d101      	bne.n	800215c <HAL_ADC_ConfigChannel+0x1c>
 8002158:	2302      	movs	r3, #2
 800215a:	e105      	b.n	8002368 <HAL_ADC_ConfigChannel+0x228>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b09      	cmp	r3, #9
 800216a:	d925      	bls.n	80021b8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68d9      	ldr	r1, [r3, #12]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	b29b      	uxth	r3, r3
 8002178:	461a      	mov	r2, r3
 800217a:	4613      	mov	r3, r2
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	4413      	add	r3, r2
 8002180:	3b1e      	subs	r3, #30
 8002182:	2207      	movs	r2, #7
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	43da      	mvns	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	400a      	ands	r2, r1
 8002190:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68d9      	ldr	r1, [r3, #12]
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	4618      	mov	r0, r3
 80021a4:	4603      	mov	r3, r0
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	4403      	add	r3, r0
 80021aa:	3b1e      	subs	r3, #30
 80021ac:	409a      	lsls	r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	e022      	b.n	80021fe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6919      	ldr	r1, [r3, #16]
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	461a      	mov	r2, r3
 80021c6:	4613      	mov	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	4413      	add	r3, r2
 80021cc:	2207      	movs	r2, #7
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	400a      	ands	r2, r1
 80021da:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6919      	ldr	r1, [r3, #16]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	4618      	mov	r0, r3
 80021ee:	4603      	mov	r3, r0
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	4403      	add	r3, r0
 80021f4:	409a      	lsls	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	2b06      	cmp	r3, #6
 8002204:	d824      	bhi.n	8002250 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	3b05      	subs	r3, #5
 8002218:	221f      	movs	r2, #31
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	43da      	mvns	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	400a      	ands	r2, r1
 8002226:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	b29b      	uxth	r3, r3
 8002234:	4618      	mov	r0, r3
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	3b05      	subs	r3, #5
 8002242:	fa00 f203 	lsl.w	r2, r0, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	430a      	orrs	r2, r1
 800224c:	635a      	str	r2, [r3, #52]	; 0x34
 800224e:	e04c      	b.n	80022ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	2b0c      	cmp	r3, #12
 8002256:	d824      	bhi.n	80022a2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685a      	ldr	r2, [r3, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4413      	add	r3, r2
 8002268:	3b23      	subs	r3, #35	; 0x23
 800226a:	221f      	movs	r2, #31
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	43da      	mvns	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	400a      	ands	r2, r1
 8002278:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	b29b      	uxth	r3, r3
 8002286:	4618      	mov	r0, r3
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	4613      	mov	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	3b23      	subs	r3, #35	; 0x23
 8002294:	fa00 f203 	lsl.w	r2, r0, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	430a      	orrs	r2, r1
 800229e:	631a      	str	r2, [r3, #48]	; 0x30
 80022a0:	e023      	b.n	80022ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	4613      	mov	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	3b41      	subs	r3, #65	; 0x41
 80022b4:	221f      	movs	r2, #31
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43da      	mvns	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	400a      	ands	r2, r1
 80022c2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	4618      	mov	r0, r3
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	3b41      	subs	r3, #65	; 0x41
 80022de:	fa00 f203 	lsl.w	r2, r0, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022ea:	4b22      	ldr	r3, [pc, #136]	; (8002374 <HAL_ADC_ConfigChannel+0x234>)
 80022ec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a21      	ldr	r2, [pc, #132]	; (8002378 <HAL_ADC_ConfigChannel+0x238>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d109      	bne.n	800230c <HAL_ADC_ConfigChannel+0x1cc>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b12      	cmp	r3, #18
 80022fe:	d105      	bne.n	800230c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a19      	ldr	r2, [pc, #100]	; (8002378 <HAL_ADC_ConfigChannel+0x238>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d123      	bne.n	800235e <HAL_ADC_ConfigChannel+0x21e>
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2b10      	cmp	r3, #16
 800231c:	d003      	beq.n	8002326 <HAL_ADC_ConfigChannel+0x1e6>
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2b11      	cmp	r3, #17
 8002324:	d11b      	bne.n	800235e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2b10      	cmp	r3, #16
 8002338:	d111      	bne.n	800235e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800233a:	4b10      	ldr	r3, [pc, #64]	; (800237c <HAL_ADC_ConfigChannel+0x23c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a10      	ldr	r2, [pc, #64]	; (8002380 <HAL_ADC_ConfigChannel+0x240>)
 8002340:	fba2 2303 	umull	r2, r3, r2, r3
 8002344:	0c9a      	lsrs	r2, r3, #18
 8002346:	4613      	mov	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4413      	add	r3, r2
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002350:	e002      	b.n	8002358 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	3b01      	subs	r3, #1
 8002356:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1f9      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	40012300 	.word	0x40012300
 8002378:	40012000 	.word	0x40012000
 800237c:	2000000c 	.word	0x2000000c
 8002380:	431bde83 	.word	0x431bde83

08002384 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800238c:	4b79      	ldr	r3, [pc, #484]	; (8002574 <ADC_Init+0x1f0>)
 800238e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	685a      	ldr	r2, [r3, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	431a      	orrs	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6859      	ldr	r1, [r3, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	021a      	lsls	r2, r3, #8
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80023dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6859      	ldr	r1, [r3, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6899      	ldr	r1, [r3, #8]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002416:	4a58      	ldr	r2, [pc, #352]	; (8002578 <ADC_Init+0x1f4>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d022      	beq.n	8002462 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800242a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6899      	ldr	r1, [r3, #8]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	430a      	orrs	r2, r1
 800243c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800244c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6899      	ldr	r1, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	e00f      	b.n	8002482 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002470:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002480:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689a      	ldr	r2, [r3, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0202 	bic.w	r2, r2, #2
 8002490:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6899      	ldr	r1, [r3, #8]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	7e1b      	ldrb	r3, [r3, #24]
 800249c:	005a      	lsls	r2, r3, #1
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	430a      	orrs	r2, r1
 80024a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d01b      	beq.n	80024e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024be:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80024ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6859      	ldr	r1, [r3, #4]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024da:	3b01      	subs	r3, #1
 80024dc:	035a      	lsls	r2, r3, #13
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	e007      	b.n	80024f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002506:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	3b01      	subs	r3, #1
 8002514:	051a      	lsls	r2, r3, #20
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	430a      	orrs	r2, r1
 800251c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800252c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6899      	ldr	r1, [r3, #8]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800253a:	025a      	lsls	r2, r3, #9
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002552:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6899      	ldr	r1, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	029a      	lsls	r2, r3, #10
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	430a      	orrs	r2, r1
 8002566:	609a      	str	r2, [r3, #8]
}
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	40012300 	.word	0x40012300
 8002578:	0f000001 	.word	0x0f000001

0800257c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002588:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002592:	2b00      	cmp	r3, #0
 8002594:	d13c      	bne.n	8002610 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d12b      	bne.n	8002608 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d127      	bne.n	8002608 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d006      	beq.n	80025d4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d119      	bne.n	8002608 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 0220 	bic.w	r2, r2, #32
 80025e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d105      	bne.n	8002608 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002600:	f043 0201 	orr.w	r2, r3, #1
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f7ff fd7b 	bl	8002104 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800260e:	e00e      	b.n	800262e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002614:	f003 0310 	and.w	r3, r3, #16
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f7ff fd85 	bl	800212c <HAL_ADC_ErrorCallback>
}
 8002622:	e004      	b.n	800262e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	4798      	blx	r3
}
 800262e:	bf00      	nop
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b084      	sub	sp, #16
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002642:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f7ff fd67 	bl	8002118 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b084      	sub	sp, #16
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800265e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2240      	movs	r2, #64	; 0x40
 8002664:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266a:	f043 0204 	orr.w	r2, r3, #4
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f7ff fd5a 	bl	800212c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002678:	bf00      	nop
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002690:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800269c:	4013      	ands	r3, r2
 800269e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026b2:	4a04      	ldr	r2, [pc, #16]	; (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	60d3      	str	r3, [r2, #12]
}
 80026b8:	bf00      	nop
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026cc:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	0a1b      	lsrs	r3, r3, #8
 80026d2:	f003 0307 	and.w	r3, r3, #7
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	db0b      	blt.n	800270e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	f003 021f 	and.w	r2, r3, #31
 80026fc:	4907      	ldr	r1, [pc, #28]	; (800271c <__NVIC_EnableIRQ+0x38>)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	095b      	lsrs	r3, r3, #5
 8002704:	2001      	movs	r0, #1
 8002706:	fa00 f202 	lsl.w	r2, r0, r2
 800270a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800270e:	bf00      	nop
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	e000e100 	.word	0xe000e100

08002720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	6039      	str	r1, [r7, #0]
 800272a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002730:	2b00      	cmp	r3, #0
 8002732:	db0a      	blt.n	800274a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	b2da      	uxtb	r2, r3
 8002738:	490c      	ldr	r1, [pc, #48]	; (800276c <__NVIC_SetPriority+0x4c>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	0112      	lsls	r2, r2, #4
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	440b      	add	r3, r1
 8002744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002748:	e00a      	b.n	8002760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	b2da      	uxtb	r2, r3
 800274e:	4908      	ldr	r1, [pc, #32]	; (8002770 <__NVIC_SetPriority+0x50>)
 8002750:	79fb      	ldrb	r3, [r7, #7]
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	3b04      	subs	r3, #4
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	440b      	add	r3, r1
 800275e:	761a      	strb	r2, [r3, #24]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	e000e100 	.word	0xe000e100
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	; 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	f1c3 0307 	rsb	r3, r3, #7
 800278e:	2b04      	cmp	r3, #4
 8002790:	bf28      	it	cs
 8002792:	2304      	movcs	r3, #4
 8002794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3304      	adds	r3, #4
 800279a:	2b06      	cmp	r3, #6
 800279c:	d902      	bls.n	80027a4 <NVIC_EncodePriority+0x30>
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3b03      	subs	r3, #3
 80027a2:	e000      	b.n	80027a6 <NVIC_EncodePriority+0x32>
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43da      	mvns	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	401a      	ands	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa01 f303 	lsl.w	r3, r1, r3
 80027c6:	43d9      	mvns	r1, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027cc:	4313      	orrs	r3, r2
         );
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3724      	adds	r7, #36	; 0x24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
	...

080027dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027ec:	d301      	bcc.n	80027f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ee:	2301      	movs	r3, #1
 80027f0:	e00f      	b.n	8002812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027f2:	4a0a      	ldr	r2, [pc, #40]	; (800281c <SysTick_Config+0x40>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027fa:	210f      	movs	r1, #15
 80027fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002800:	f7ff ff8e 	bl	8002720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <SysTick_Config+0x40>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800280a:	4b04      	ldr	r3, [pc, #16]	; (800281c <SysTick_Config+0x40>)
 800280c:	2207      	movs	r2, #7
 800280e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	e000e010 	.word	0xe000e010

08002820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ff29 	bl	8002680 <__NVIC_SetPriorityGrouping>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002836:	b580      	push	{r7, lr}
 8002838:	b086      	sub	sp, #24
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002848:	f7ff ff3e 	bl	80026c8 <__NVIC_GetPriorityGrouping>
 800284c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68b9      	ldr	r1, [r7, #8]
 8002852:	6978      	ldr	r0, [r7, #20]
 8002854:	f7ff ff8e 	bl	8002774 <NVIC_EncodePriority>
 8002858:	4602      	mov	r2, r0
 800285a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff5d 	bl	8002720 <__NVIC_SetPriority>
}
 8002866:	bf00      	nop
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	4603      	mov	r3, r0
 8002876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ff31 	bl	80026e4 <__NVIC_EnableIRQ>
}
 8002882:	bf00      	nop
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff ffa2 	bl	80027dc <SysTick_Config>
 8002898:	4603      	mov	r3, r0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80028b0:	f7ff fac4 	bl	8001e3c <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e099      	b.n	80029f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2202      	movs	r2, #2
 80028c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 0201 	bic.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028e0:	e00f      	b.n	8002902 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028e2:	f7ff faab 	bl	8001e3c <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b05      	cmp	r3, #5
 80028ee:	d908      	bls.n	8002902 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2220      	movs	r2, #32
 80028f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2203      	movs	r2, #3
 80028fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e078      	b.n	80029f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1e8      	bne.n	80028e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	4b38      	ldr	r3, [pc, #224]	; (80029fc <HAL_DMA_Init+0x158>)
 800291c:	4013      	ands	r3, r2
 800291e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800292e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800293a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002946:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	4313      	orrs	r3, r2
 8002952:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002958:	2b04      	cmp	r3, #4
 800295a:	d107      	bne.n	800296c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002964:	4313      	orrs	r3, r2
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	4313      	orrs	r3, r2
 800296a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f023 0307 	bic.w	r3, r3, #7
 8002982:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	4313      	orrs	r3, r2
 800298c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002992:	2b04      	cmp	r3, #4
 8002994:	d117      	bne.n	80029c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	4313      	orrs	r3, r2
 800299e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00e      	beq.n	80029c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 fa6f 	bl	8002e8c <DMA_CheckFifoParam>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d008      	beq.n	80029c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2240      	movs	r2, #64	; 0x40
 80029b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80029c2:	2301      	movs	r3, #1
 80029c4:	e016      	b.n	80029f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 fa26 	bl	8002e20 <DMA_CalcBaseAndBitshift>
 80029d4:	4603      	mov	r3, r0
 80029d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029dc:	223f      	movs	r2, #63	; 0x3f
 80029de:	409a      	lsls	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2201      	movs	r2, #1
 80029ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	f010803f 	.word	0xf010803f

08002a00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d101      	bne.n	8002a26 <HAL_DMA_Start_IT+0x26>
 8002a22:	2302      	movs	r3, #2
 8002a24:	e040      	b.n	8002aa8 <HAL_DMA_Start_IT+0xa8>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d12f      	bne.n	8002a9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	68b9      	ldr	r1, [r7, #8]
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f000 f9b8 	bl	8002dc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a58:	223f      	movs	r2, #63	; 0x3f
 8002a5a:	409a      	lsls	r2, r3
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f042 0216 	orr.w	r2, r2, #22
 8002a6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d007      	beq.n	8002a88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f042 0208 	orr.w	r2, r2, #8
 8002a86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0201 	orr.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	e005      	b.n	8002aa6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3718      	adds	r7, #24
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002abc:	4b8e      	ldr	r3, [pc, #568]	; (8002cf8 <HAL_DMA_IRQHandler+0x248>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a8e      	ldr	r2, [pc, #568]	; (8002cfc <HAL_DMA_IRQHandler+0x24c>)
 8002ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac6:	0a9b      	lsrs	r3, r3, #10
 8002ac8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ace:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ada:	2208      	movs	r2, #8
 8002adc:	409a      	lsls	r2, r3
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d01a      	beq.n	8002b1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0304 	and.w	r3, r3, #4
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d013      	beq.n	8002b1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0204 	bic.w	r2, r2, #4
 8002b02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b08:	2208      	movs	r2, #8
 8002b0a:	409a      	lsls	r2, r3
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b14:	f043 0201 	orr.w	r2, r3, #1
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b20:	2201      	movs	r2, #1
 8002b22:	409a      	lsls	r2, r3
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	4013      	ands	r3, r2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d012      	beq.n	8002b52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00b      	beq.n	8002b52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b3e:	2201      	movs	r2, #1
 8002b40:	409a      	lsls	r2, r3
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b4a:	f043 0202 	orr.w	r2, r3, #2
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b56:	2204      	movs	r2, #4
 8002b58:	409a      	lsls	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d012      	beq.n	8002b88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00b      	beq.n	8002b88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b74:	2204      	movs	r2, #4
 8002b76:	409a      	lsls	r2, r3
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b80:	f043 0204 	orr.w	r2, r3, #4
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8c:	2210      	movs	r2, #16
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4013      	ands	r3, r2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d043      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0308 	and.w	r3, r3, #8
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d03c      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002baa:	2210      	movs	r2, #16
 8002bac:	409a      	lsls	r2, r3
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d018      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d108      	bne.n	8002be0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d024      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	4798      	blx	r3
 8002bde:	e01f      	b.n	8002c20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d01b      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	4798      	blx	r3
 8002bf0:	e016      	b.n	8002c20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d107      	bne.n	8002c10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0208 	bic.w	r2, r2, #8
 8002c0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c24:	2220      	movs	r2, #32
 8002c26:	409a      	lsls	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 808f 	beq.w	8002d50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0310 	and.w	r3, r3, #16
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 8087 	beq.w	8002d50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c46:	2220      	movs	r2, #32
 8002c48:	409a      	lsls	r2, r3
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b05      	cmp	r3, #5
 8002c58:	d136      	bne.n	8002cc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f022 0216 	bic.w	r2, r2, #22
 8002c68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	695a      	ldr	r2, [r3, #20]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d103      	bne.n	8002c8a <HAL_DMA_IRQHandler+0x1da>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d007      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 0208 	bic.w	r2, r2, #8
 8002c98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9e:	223f      	movs	r2, #63	; 0x3f
 8002ca0:	409a      	lsls	r2, r3
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d07e      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	4798      	blx	r3
        }
        return;
 8002cc6:	e079      	b.n	8002dbc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d01d      	beq.n	8002d12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10d      	bne.n	8002d00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d031      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	4798      	blx	r3
 8002cf4:	e02c      	b.n	8002d50 <HAL_DMA_IRQHandler+0x2a0>
 8002cf6:	bf00      	nop
 8002cf8:	2000000c 	.word	0x2000000c
 8002cfc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d023      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	4798      	blx	r3
 8002d10:	e01e      	b.n	8002d50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10f      	bne.n	8002d40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0210 	bic.w	r2, r2, #16
 8002d2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d032      	beq.n	8002dbe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d022      	beq.n	8002daa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2205      	movs	r2, #5
 8002d68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0201 	bic.w	r2, r2, #1
 8002d7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	697a      	ldr	r2, [r7, #20]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d307      	bcc.n	8002d98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1f2      	bne.n	8002d7c <HAL_DMA_IRQHandler+0x2cc>
 8002d96:	e000      	b.n	8002d9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002d98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d005      	beq.n	8002dbe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	4798      	blx	r3
 8002dba:	e000      	b.n	8002dbe <HAL_DMA_IRQHandler+0x30e>
        return;
 8002dbc:	bf00      	nop
    }
  }
}
 8002dbe:	3718      	adds	r7, #24
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
 8002dd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002de0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	2b40      	cmp	r3, #64	; 0x40
 8002df0:	d108      	bne.n	8002e04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e02:	e007      	b.n	8002e14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	60da      	str	r2, [r3, #12]
}
 8002e14:	bf00      	nop
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	3b10      	subs	r3, #16
 8002e30:	4a14      	ldr	r2, [pc, #80]	; (8002e84 <DMA_CalcBaseAndBitshift+0x64>)
 8002e32:	fba2 2303 	umull	r2, r3, r2, r3
 8002e36:	091b      	lsrs	r3, r3, #4
 8002e38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e3a:	4a13      	ldr	r2, [pc, #76]	; (8002e88 <DMA_CalcBaseAndBitshift+0x68>)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	4413      	add	r3, r2
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2b03      	cmp	r3, #3
 8002e4c:	d909      	bls.n	8002e62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e56:	f023 0303 	bic.w	r3, r3, #3
 8002e5a:	1d1a      	adds	r2, r3, #4
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	659a      	str	r2, [r3, #88]	; 0x58
 8002e60:	e007      	b.n	8002e72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e6a:	f023 0303 	bic.w	r3, r3, #3
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	aaaaaaab 	.word	0xaaaaaaab
 8002e88:	080106d4 	.word	0x080106d4

08002e8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d11f      	bne.n	8002ee6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	2b03      	cmp	r3, #3
 8002eaa:	d856      	bhi.n	8002f5a <DMA_CheckFifoParam+0xce>
 8002eac:	a201      	add	r2, pc, #4	; (adr r2, 8002eb4 <DMA_CheckFifoParam+0x28>)
 8002eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eb2:	bf00      	nop
 8002eb4:	08002ec5 	.word	0x08002ec5
 8002eb8:	08002ed7 	.word	0x08002ed7
 8002ebc:	08002ec5 	.word	0x08002ec5
 8002ec0:	08002f5b 	.word	0x08002f5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d046      	beq.n	8002f5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ed4:	e043      	b.n	8002f5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eda:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ede:	d140      	bne.n	8002f62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ee4:	e03d      	b.n	8002f62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002eee:	d121      	bne.n	8002f34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	2b03      	cmp	r3, #3
 8002ef4:	d837      	bhi.n	8002f66 <DMA_CheckFifoParam+0xda>
 8002ef6:	a201      	add	r2, pc, #4	; (adr r2, 8002efc <DMA_CheckFifoParam+0x70>)
 8002ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efc:	08002f0d 	.word	0x08002f0d
 8002f00:	08002f13 	.word	0x08002f13
 8002f04:	08002f0d 	.word	0x08002f0d
 8002f08:	08002f25 	.word	0x08002f25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f10:	e030      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d025      	beq.n	8002f6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f22:	e022      	b.n	8002f6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f28:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f2c:	d11f      	bne.n	8002f6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f32:	e01c      	b.n	8002f6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d903      	bls.n	8002f42 <DMA_CheckFifoParam+0xb6>
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	2b03      	cmp	r3, #3
 8002f3e:	d003      	beq.n	8002f48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f40:	e018      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
      break;
 8002f46:	e015      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00e      	beq.n	8002f72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	73fb      	strb	r3, [r7, #15]
      break;
 8002f58:	e00b      	b.n	8002f72 <DMA_CheckFifoParam+0xe6>
      break;
 8002f5a:	bf00      	nop
 8002f5c:	e00a      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
      break;
 8002f5e:	bf00      	nop
 8002f60:	e008      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
      break;
 8002f62:	bf00      	nop
 8002f64:	e006      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
      break;
 8002f66:	bf00      	nop
 8002f68:	e004      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
      break;
 8002f6a:	bf00      	nop
 8002f6c:	e002      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f6e:	bf00      	nop
 8002f70:	e000      	b.n	8002f74 <DMA_CheckFifoParam+0xe8>
      break;
 8002f72:	bf00      	nop
    }
  } 
  
  return status; 
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop

08002f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b089      	sub	sp, #36	; 0x24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f92:	2300      	movs	r3, #0
 8002f94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61fb      	str	r3, [r7, #28]
 8002f9e:	e159      	b.n	8003254 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	697a      	ldr	r2, [r7, #20]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fb4:	693a      	ldr	r2, [r7, #16]
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	f040 8148 	bne.w	800324e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d005      	beq.n	8002fd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d130      	bne.n	8003038 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	2203      	movs	r2, #3
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4013      	ands	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	68da      	ldr	r2, [r3, #12]
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800300c:	2201      	movs	r2, #1
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	43db      	mvns	r3, r3
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4013      	ands	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	091b      	lsrs	r3, r3, #4
 8003022:	f003 0201 	and.w	r2, r3, #1
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	4313      	orrs	r3, r2
 8003030:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f003 0303 	and.w	r3, r3, #3
 8003040:	2b03      	cmp	r3, #3
 8003042:	d017      	beq.n	8003074 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	2203      	movs	r2, #3
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	43db      	mvns	r3, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4013      	ands	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	689a      	ldr	r2, [r3, #8]
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	005b      	lsls	r3, r3, #1
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4313      	orrs	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 0303 	and.w	r3, r3, #3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d123      	bne.n	80030c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	08da      	lsrs	r2, r3, #3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	3208      	adds	r2, #8
 8003088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800308c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	220f      	movs	r2, #15
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	43db      	mvns	r3, r3
 800309e:	69ba      	ldr	r2, [r7, #24]
 80030a0:	4013      	ands	r3, r2
 80030a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	f003 0307 	and.w	r3, r3, #7
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	08da      	lsrs	r2, r3, #3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	3208      	adds	r2, #8
 80030c2:	69b9      	ldr	r1, [r7, #24]
 80030c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	2203      	movs	r2, #3
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	43db      	mvns	r3, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4013      	ands	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f003 0203 	and.w	r2, r3, #3
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 80a2 	beq.w	800324e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	60fb      	str	r3, [r7, #12]
 800310e:	4b57      	ldr	r3, [pc, #348]	; (800326c <HAL_GPIO_Init+0x2e8>)
 8003110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003112:	4a56      	ldr	r2, [pc, #344]	; (800326c <HAL_GPIO_Init+0x2e8>)
 8003114:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003118:	6453      	str	r3, [r2, #68]	; 0x44
 800311a:	4b54      	ldr	r3, [pc, #336]	; (800326c <HAL_GPIO_Init+0x2e8>)
 800311c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003126:	4a52      	ldr	r2, [pc, #328]	; (8003270 <HAL_GPIO_Init+0x2ec>)
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	089b      	lsrs	r3, r3, #2
 800312c:	3302      	adds	r3, #2
 800312e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003132:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	f003 0303 	and.w	r3, r3, #3
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	220f      	movs	r2, #15
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4013      	ands	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a49      	ldr	r2, [pc, #292]	; (8003274 <HAL_GPIO_Init+0x2f0>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d019      	beq.n	8003186 <HAL_GPIO_Init+0x202>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a48      	ldr	r2, [pc, #288]	; (8003278 <HAL_GPIO_Init+0x2f4>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d013      	beq.n	8003182 <HAL_GPIO_Init+0x1fe>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a47      	ldr	r2, [pc, #284]	; (800327c <HAL_GPIO_Init+0x2f8>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d00d      	beq.n	800317e <HAL_GPIO_Init+0x1fa>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a46      	ldr	r2, [pc, #280]	; (8003280 <HAL_GPIO_Init+0x2fc>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d007      	beq.n	800317a <HAL_GPIO_Init+0x1f6>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a45      	ldr	r2, [pc, #276]	; (8003284 <HAL_GPIO_Init+0x300>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d101      	bne.n	8003176 <HAL_GPIO_Init+0x1f2>
 8003172:	2304      	movs	r3, #4
 8003174:	e008      	b.n	8003188 <HAL_GPIO_Init+0x204>
 8003176:	2307      	movs	r3, #7
 8003178:	e006      	b.n	8003188 <HAL_GPIO_Init+0x204>
 800317a:	2303      	movs	r3, #3
 800317c:	e004      	b.n	8003188 <HAL_GPIO_Init+0x204>
 800317e:	2302      	movs	r3, #2
 8003180:	e002      	b.n	8003188 <HAL_GPIO_Init+0x204>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <HAL_GPIO_Init+0x204>
 8003186:	2300      	movs	r3, #0
 8003188:	69fa      	ldr	r2, [r7, #28]
 800318a:	f002 0203 	and.w	r2, r2, #3
 800318e:	0092      	lsls	r2, r2, #2
 8003190:	4093      	lsls	r3, r2
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4313      	orrs	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003198:	4935      	ldr	r1, [pc, #212]	; (8003270 <HAL_GPIO_Init+0x2ec>)
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	089b      	lsrs	r3, r3, #2
 800319e:	3302      	adds	r3, #2
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031a6:	4b38      	ldr	r3, [pc, #224]	; (8003288 <HAL_GPIO_Init+0x304>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	43db      	mvns	r3, r3
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	4013      	ands	r3, r2
 80031b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031ca:	4a2f      	ldr	r2, [pc, #188]	; (8003288 <HAL_GPIO_Init+0x304>)
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031d0:	4b2d      	ldr	r3, [pc, #180]	; (8003288 <HAL_GPIO_Init+0x304>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	43db      	mvns	r3, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031f4:	4a24      	ldr	r2, [pc, #144]	; (8003288 <HAL_GPIO_Init+0x304>)
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031fa:	4b23      	ldr	r3, [pc, #140]	; (8003288 <HAL_GPIO_Init+0x304>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	43db      	mvns	r3, r3
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	4013      	ands	r3, r2
 8003208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4313      	orrs	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800321e:	4a1a      	ldr	r2, [pc, #104]	; (8003288 <HAL_GPIO_Init+0x304>)
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003224:	4b18      	ldr	r3, [pc, #96]	; (8003288 <HAL_GPIO_Init+0x304>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	43db      	mvns	r3, r3
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	4013      	ands	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d003      	beq.n	8003248 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4313      	orrs	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003248:	4a0f      	ldr	r2, [pc, #60]	; (8003288 <HAL_GPIO_Init+0x304>)
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	3301      	adds	r3, #1
 8003252:	61fb      	str	r3, [r7, #28]
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	2b0f      	cmp	r3, #15
 8003258:	f67f aea2 	bls.w	8002fa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800325c:	bf00      	nop
 800325e:	bf00      	nop
 8003260:	3724      	adds	r7, #36	; 0x24
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800
 8003270:	40013800 	.word	0x40013800
 8003274:	40020000 	.word	0x40020000
 8003278:	40020400 	.word	0x40020400
 800327c:	40020800 	.word	0x40020800
 8003280:	40020c00 	.word	0x40020c00
 8003284:	40021000 	.word	0x40021000
 8003288:	40013c00 	.word	0x40013c00

0800328c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	460b      	mov	r3, r1
 8003296:	807b      	strh	r3, [r7, #2]
 8003298:	4613      	mov	r3, r2
 800329a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800329c:	787b      	ldrb	r3, [r7, #1]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032a2:	887a      	ldrh	r2, [r7, #2]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032a8:	e003      	b.n	80032b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032aa:	887b      	ldrh	r3, [r7, #2]
 80032ac:	041a      	lsls	r2, r3, #16
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	619a      	str	r2, [r3, #24]
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr

080032be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032be:	b480      	push	{r7}
 80032c0:	b085      	sub	sp, #20
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
 80032c6:	460b      	mov	r3, r1
 80032c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032d0:	887a      	ldrh	r2, [r7, #2]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	4013      	ands	r3, r2
 80032d6:	041a      	lsls	r2, r3, #16
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	43d9      	mvns	r1, r3
 80032dc:	887b      	ldrh	r3, [r7, #2]
 80032de:	400b      	ands	r3, r1
 80032e0:	431a      	orrs	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	619a      	str	r2, [r3, #24]
}
 80032e6:	bf00      	nop
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr

080032f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80032f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032f4:	b08f      	sub	sp, #60	; 0x3c
 80032f6:	af0a      	add	r7, sp, #40	; 0x28
 80032f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e10f      	b.n	8003524 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d106      	bne.n	8003324 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f00a fd70 	bl	800de04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2203      	movs	r2, #3
 8003328:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003334:	2b00      	cmp	r3, #0
 8003336:	d102      	bne.n	800333e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4618      	mov	r0, r3
 8003344:	f002 fe73 	bl	800602e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	603b      	str	r3, [r7, #0]
 800334e:	687e      	ldr	r6, [r7, #4]
 8003350:	466d      	mov	r5, sp
 8003352:	f106 0410 	add.w	r4, r6, #16
 8003356:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003358:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800335a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800335c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800335e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003362:	e885 0003 	stmia.w	r5, {r0, r1}
 8003366:	1d33      	adds	r3, r6, #4
 8003368:	cb0e      	ldmia	r3, {r1, r2, r3}
 800336a:	6838      	ldr	r0, [r7, #0]
 800336c:	f002 fd4a 	bl	8005e04 <USB_CoreInit>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d005      	beq.n	8003382 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2202      	movs	r2, #2
 800337a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e0d0      	b.n	8003524 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2100      	movs	r1, #0
 8003388:	4618      	mov	r0, r3
 800338a:	f002 fe61 	bl	8006050 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800338e:	2300      	movs	r3, #0
 8003390:	73fb      	strb	r3, [r7, #15]
 8003392:	e04a      	b.n	800342a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003394:	7bfa      	ldrb	r2, [r7, #15]
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	4613      	mov	r3, r2
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	4413      	add	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	440b      	add	r3, r1
 80033a2:	333d      	adds	r3, #61	; 0x3d
 80033a4:	2201      	movs	r2, #1
 80033a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80033a8:	7bfa      	ldrb	r2, [r7, #15]
 80033aa:	6879      	ldr	r1, [r7, #4]
 80033ac:	4613      	mov	r3, r2
 80033ae:	00db      	lsls	r3, r3, #3
 80033b0:	4413      	add	r3, r2
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	440b      	add	r3, r1
 80033b6:	333c      	adds	r3, #60	; 0x3c
 80033b8:	7bfa      	ldrb	r2, [r7, #15]
 80033ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80033bc:	7bfa      	ldrb	r2, [r7, #15]
 80033be:	7bfb      	ldrb	r3, [r7, #15]
 80033c0:	b298      	uxth	r0, r3
 80033c2:	6879      	ldr	r1, [r7, #4]
 80033c4:	4613      	mov	r3, r2
 80033c6:	00db      	lsls	r3, r3, #3
 80033c8:	4413      	add	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	3344      	adds	r3, #68	; 0x44
 80033d0:	4602      	mov	r2, r0
 80033d2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80033d4:	7bfa      	ldrb	r2, [r7, #15]
 80033d6:	6879      	ldr	r1, [r7, #4]
 80033d8:	4613      	mov	r3, r2
 80033da:	00db      	lsls	r3, r3, #3
 80033dc:	4413      	add	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	3340      	adds	r3, #64	; 0x40
 80033e4:	2200      	movs	r2, #0
 80033e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80033e8:	7bfa      	ldrb	r2, [r7, #15]
 80033ea:	6879      	ldr	r1, [r7, #4]
 80033ec:	4613      	mov	r3, r2
 80033ee:	00db      	lsls	r3, r3, #3
 80033f0:	4413      	add	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	440b      	add	r3, r1
 80033f6:	3348      	adds	r3, #72	; 0x48
 80033f8:	2200      	movs	r2, #0
 80033fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80033fc:	7bfa      	ldrb	r2, [r7, #15]
 80033fe:	6879      	ldr	r1, [r7, #4]
 8003400:	4613      	mov	r3, r2
 8003402:	00db      	lsls	r3, r3, #3
 8003404:	4413      	add	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	334c      	adds	r3, #76	; 0x4c
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003410:	7bfa      	ldrb	r2, [r7, #15]
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	4413      	add	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	3354      	adds	r3, #84	; 0x54
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003424:	7bfb      	ldrb	r3, [r7, #15]
 8003426:	3301      	adds	r3, #1
 8003428:	73fb      	strb	r3, [r7, #15]
 800342a:	7bfa      	ldrb	r2, [r7, #15]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	429a      	cmp	r2, r3
 8003432:	d3af      	bcc.n	8003394 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003434:	2300      	movs	r3, #0
 8003436:	73fb      	strb	r3, [r7, #15]
 8003438:	e044      	b.n	80034c4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800343a:	7bfa      	ldrb	r2, [r7, #15]
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	00db      	lsls	r3, r3, #3
 8003442:	4413      	add	r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	440b      	add	r3, r1
 8003448:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800344c:	2200      	movs	r2, #0
 800344e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003450:	7bfa      	ldrb	r2, [r7, #15]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	4413      	add	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003462:	7bfa      	ldrb	r2, [r7, #15]
 8003464:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003466:	7bfa      	ldrb	r2, [r7, #15]
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	4613      	mov	r3, r2
 800346c:	00db      	lsls	r3, r3, #3
 800346e:	4413      	add	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	440b      	add	r3, r1
 8003474:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800347c:	7bfa      	ldrb	r2, [r7, #15]
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	00db      	lsls	r3, r3, #3
 8003484:	4413      	add	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800348e:	2200      	movs	r2, #0
 8003490:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003492:	7bfa      	ldrb	r2, [r7, #15]
 8003494:	6879      	ldr	r1, [r7, #4]
 8003496:	4613      	mov	r3, r2
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	4413      	add	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	440b      	add	r3, r1
 80034a0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80034a8:	7bfa      	ldrb	r2, [r7, #15]
 80034aa:	6879      	ldr	r1, [r7, #4]
 80034ac:	4613      	mov	r3, r2
 80034ae:	00db      	lsls	r3, r3, #3
 80034b0:	4413      	add	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	440b      	add	r3, r1
 80034b6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034be:	7bfb      	ldrb	r3, [r7, #15]
 80034c0:	3301      	adds	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
 80034c4:	7bfa      	ldrb	r2, [r7, #15]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d3b5      	bcc.n	800343a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	603b      	str	r3, [r7, #0]
 80034d4:	687e      	ldr	r6, [r7, #4]
 80034d6:	466d      	mov	r5, sp
 80034d8:	f106 0410 	add.w	r4, r6, #16
 80034dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80034e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80034ec:	1d33      	adds	r3, r6, #4
 80034ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034f0:	6838      	ldr	r0, [r7, #0]
 80034f2:	f002 fdf9 	bl	80060e8 <USB_DevInit>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d005      	beq.n	8003508 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2202      	movs	r2, #2
 8003500:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e00d      	b.n	8003524 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4618      	mov	r0, r3
 800351e:	f003 ff48 	bl	80073b2 <USB_DevDisconnect>

  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800352c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003540:	2b01      	cmp	r3, #1
 8003542:	d101      	bne.n	8003548 <HAL_PCD_Start+0x1c>
 8003544:	2302      	movs	r3, #2
 8003546:	e020      	b.n	800358a <HAL_PCD_Start+0x5e>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003554:	2b01      	cmp	r3, #1
 8003556:	d109      	bne.n	800356c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800355c:	2b01      	cmp	r3, #1
 800355e:	d005      	beq.n	800356c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003564:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f002 fd4b 	bl	800600c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f003 fef8 	bl	8007370 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003592:	b590      	push	{r4, r7, lr}
 8003594:	b08d      	sub	sp, #52	; 0x34
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035a0:	6a3b      	ldr	r3, [r7, #32]
 80035a2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4618      	mov	r0, r3
 80035aa:	f003 ffb6 	bl	800751a <USB_GetMode>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	f040 848a 	bne.w	8003eca <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f003 ff1a 	bl	80073f4 <USB_ReadInterrupts>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f000 8480 	beq.w	8003ec8 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	0a1b      	lsrs	r3, r3, #8
 80035d2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f003 ff07 	bl	80073f4 <USB_ReadInterrupts>
 80035e6:	4603      	mov	r3, r0
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d107      	bne.n	8003600 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	695a      	ldr	r2, [r3, #20]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f002 0202 	and.w	r2, r2, #2
 80035fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f003 fef5 	bl	80073f4 <USB_ReadInterrupts>
 800360a:	4603      	mov	r3, r0
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	2b10      	cmp	r3, #16
 8003612:	d161      	bne.n	80036d8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	699a      	ldr	r2, [r3, #24]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0210 	bic.w	r2, r2, #16
 8003622:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	f003 020f 	and.w	r2, r3, #15
 8003630:	4613      	mov	r3, r2
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	4413      	add	r3, r2
 8003640:	3304      	adds	r3, #4
 8003642:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	0c5b      	lsrs	r3, r3, #17
 8003648:	f003 030f 	and.w	r3, r3, #15
 800364c:	2b02      	cmp	r3, #2
 800364e:	d124      	bne.n	800369a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003656:	4013      	ands	r3, r2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d035      	beq.n	80036c8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	091b      	lsrs	r3, r3, #4
 8003664:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003666:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800366a:	b29b      	uxth	r3, r3
 800366c:	461a      	mov	r2, r3
 800366e:	6a38      	ldr	r0, [r7, #32]
 8003670:	f003 fd2c 	bl	80070cc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	691a      	ldr	r2, [r3, #16]
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	091b      	lsrs	r3, r3, #4
 800367c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003680:	441a      	add	r2, r3
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	6a1a      	ldr	r2, [r3, #32]
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	091b      	lsrs	r3, r3, #4
 800368e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003692:	441a      	add	r2, r3
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	621a      	str	r2, [r3, #32]
 8003698:	e016      	b.n	80036c8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	0c5b      	lsrs	r3, r3, #17
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	2b06      	cmp	r3, #6
 80036a4:	d110      	bne.n	80036c8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80036ac:	2208      	movs	r2, #8
 80036ae:	4619      	mov	r1, r3
 80036b0:	6a38      	ldr	r0, [r7, #32]
 80036b2:	f003 fd0b 	bl	80070cc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	6a1a      	ldr	r2, [r3, #32]
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	091b      	lsrs	r3, r3, #4
 80036be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036c2:	441a      	add	r2, r3
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	699a      	ldr	r2, [r3, #24]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0210 	orr.w	r2, r2, #16
 80036d6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f003 fe89 	bl	80073f4 <USB_ReadInterrupts>
 80036e2:	4603      	mov	r3, r0
 80036e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036e8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80036ec:	f040 80a7 	bne.w	800383e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f003 fe8e 	bl	800741a <USB_ReadDevAllOutEpInterrupt>
 80036fe:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003700:	e099      	b.n	8003836 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b00      	cmp	r3, #0
 800370a:	f000 808e 	beq.w	800382a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	4611      	mov	r1, r2
 8003718:	4618      	mov	r0, r3
 800371a:	f003 feb2 	bl	8007482 <USB_ReadDevOutEPInterrupt>
 800371e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00c      	beq.n	8003744 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800372a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372c:	015a      	lsls	r2, r3, #5
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	4413      	add	r3, r2
 8003732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003736:	461a      	mov	r2, r3
 8003738:	2301      	movs	r3, #1
 800373a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800373c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 fec2 	bl	80044c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	f003 0308 	and.w	r3, r3, #8
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00c      	beq.n	8003768 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800374e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003750:	015a      	lsls	r2, r3, #5
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	4413      	add	r3, r2
 8003756:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800375a:	461a      	mov	r2, r3
 800375c:	2308      	movs	r3, #8
 800375e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003760:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 ff98 	bl	8004698 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	f003 0310 	and.w	r3, r3, #16
 800376e:	2b00      	cmp	r3, #0
 8003770:	d008      	beq.n	8003784 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003774:	015a      	lsls	r2, r3, #5
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	4413      	add	r3, r2
 800377a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800377e:	461a      	mov	r2, r3
 8003780:	2310      	movs	r3, #16
 8003782:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d030      	beq.n	80037f0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800378e:	6a3b      	ldr	r3, [r7, #32]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003796:	2b80      	cmp	r3, #128	; 0x80
 8003798:	d109      	bne.n	80037ae <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	69fa      	ldr	r2, [r7, #28]
 80037a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037ac:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80037ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037b0:	4613      	mov	r3, r2
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	4413      	add	r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	4413      	add	r3, r2
 80037c0:	3304      	adds	r3, #4
 80037c2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	78db      	ldrb	r3, [r3, #3]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d108      	bne.n	80037de <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	2200      	movs	r2, #0
 80037d0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80037d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	4619      	mov	r1, r3
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f00a fc19 	bl	800e010 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	015a      	lsls	r2, r3, #5
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	4413      	add	r3, r2
 80037e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037ea:	461a      	mov	r2, r3
 80037ec:	2302      	movs	r3, #2
 80037ee:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	f003 0320 	and.w	r3, r3, #32
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d008      	beq.n	800380c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80037fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	4413      	add	r3, r2
 8003802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003806:	461a      	mov	r2, r3
 8003808:	2320      	movs	r3, #32
 800380a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d009      	beq.n	800382a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003818:	015a      	lsls	r2, r3, #5
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	4413      	add	r3, r2
 800381e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003822:	461a      	mov	r2, r3
 8003824:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003828:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800382a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382c:	3301      	adds	r3, #1
 800382e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003832:	085b      	lsrs	r3, r3, #1
 8003834:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003838:	2b00      	cmp	r3, #0
 800383a:	f47f af62 	bne.w	8003702 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f003 fdd6 	bl	80073f4 <USB_ReadInterrupts>
 8003848:	4603      	mov	r3, r0
 800384a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800384e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003852:	f040 80db 	bne.w	8003a0c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f003 fdf7 	bl	800744e <USB_ReadDevAllInEpInterrupt>
 8003860:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003862:	2300      	movs	r3, #0
 8003864:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003866:	e0cd      	b.n	8003a04 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b00      	cmp	r3, #0
 8003870:	f000 80c2 	beq.w	80039f8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	4611      	mov	r1, r2
 800387e:	4618      	mov	r0, r3
 8003880:	f003 fe1d 	bl	80074be <USB_ReadDevInEPInterrupt>
 8003884:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d057      	beq.n	8003940 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003892:	f003 030f 	and.w	r3, r3, #15
 8003896:	2201      	movs	r2, #1
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	43db      	mvns	r3, r3
 80038aa:	69f9      	ldr	r1, [r7, #28]
 80038ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80038b0:	4013      	ands	r3, r2
 80038b2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80038b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b6:	015a      	lsls	r2, r3, #5
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	4413      	add	r3, r2
 80038bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038c0:	461a      	mov	r2, r3
 80038c2:	2301      	movs	r3, #1
 80038c4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d132      	bne.n	8003934 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038d2:	4613      	mov	r3, r2
 80038d4:	00db      	lsls	r3, r3, #3
 80038d6:	4413      	add	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	440b      	add	r3, r1
 80038dc:	334c      	adds	r3, #76	; 0x4c
 80038de:	6819      	ldr	r1, [r3, #0]
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038e4:	4613      	mov	r3, r2
 80038e6:	00db      	lsls	r3, r3, #3
 80038e8:	4413      	add	r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4403      	add	r3, r0
 80038ee:	3348      	adds	r3, #72	; 0x48
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4419      	add	r1, r3
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038f8:	4613      	mov	r3, r2
 80038fa:	00db      	lsls	r3, r3, #3
 80038fc:	4413      	add	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4403      	add	r3, r0
 8003902:	334c      	adds	r3, #76	; 0x4c
 8003904:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003908:	2b00      	cmp	r3, #0
 800390a:	d113      	bne.n	8003934 <HAL_PCD_IRQHandler+0x3a2>
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003910:	4613      	mov	r3, r2
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	4413      	add	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	3354      	adds	r3, #84	; 0x54
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d108      	bne.n	8003934 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800392c:	461a      	mov	r2, r3
 800392e:	2101      	movs	r1, #1
 8003930:	f003 fe24 	bl	800757c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003936:	b2db      	uxtb	r3, r3
 8003938:	4619      	mov	r1, r3
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f00a fae3 	bl	800df06 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	2b00      	cmp	r3, #0
 8003948:	d008      	beq.n	800395c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800394a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394c:	015a      	lsls	r2, r3, #5
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	4413      	add	r3, r2
 8003952:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003956:	461a      	mov	r2, r3
 8003958:	2308      	movs	r3, #8
 800395a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f003 0310 	and.w	r3, r3, #16
 8003962:	2b00      	cmp	r3, #0
 8003964:	d008      	beq.n	8003978 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003968:	015a      	lsls	r2, r3, #5
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	4413      	add	r3, r2
 800396e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003972:	461a      	mov	r2, r3
 8003974:	2310      	movs	r3, #16
 8003976:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800397e:	2b00      	cmp	r3, #0
 8003980:	d008      	beq.n	8003994 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003984:	015a      	lsls	r2, r3, #5
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	4413      	add	r3, r2
 800398a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800398e:	461a      	mov	r2, r3
 8003990:	2340      	movs	r3, #64	; 0x40
 8003992:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d023      	beq.n	80039e6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800399e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039a0:	6a38      	ldr	r0, [r7, #32]
 80039a2:	f002 fd05 	bl	80063b0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80039a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a8:	4613      	mov	r3, r2
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	4413      	add	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	3338      	adds	r3, #56	; 0x38
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	4413      	add	r3, r2
 80039b6:	3304      	adds	r3, #4
 80039b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	78db      	ldrb	r3, [r3, #3]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d108      	bne.n	80039d4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	2200      	movs	r2, #0
 80039c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80039c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	4619      	mov	r1, r3
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f00a fb30 	bl	800e034 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80039d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d6:	015a      	lsls	r2, r3, #5
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	4413      	add	r3, r2
 80039dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039e0:	461a      	mov	r2, r3
 80039e2:	2302      	movs	r3, #2
 80039e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80039f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fcdb 	bl	80043ae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80039f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fa:	3301      	adds	r3, #1
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80039fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a00:	085b      	lsrs	r3, r3, #1
 8003a02:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f47f af2e 	bne.w	8003868 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f003 fcef 	bl	80073f4 <USB_ReadInterrupts>
 8003a16:	4603      	mov	r3, r0
 8003a18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a20:	d122      	bne.n	8003a68 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	69fa      	ldr	r2, [r7, #28]
 8003a2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a30:	f023 0301 	bic.w	r3, r3, #1
 8003a34:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d108      	bne.n	8003a52 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003a48:	2100      	movs	r1, #0
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 fec2 	bl	80047d4 <HAL_PCDEx_LPM_Callback>
 8003a50:	e002      	b.n	8003a58 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f00a face 	bl	800dff4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	695a      	ldr	r2, [r3, #20]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003a66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f003 fcc1 	bl	80073f4 <USB_ReadInterrupts>
 8003a72:	4603      	mov	r3, r0
 8003a74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a7c:	d112      	bne.n	8003aa4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d102      	bne.n	8003a94 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f00a fa8a 	bl	800dfa8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695a      	ldr	r2, [r3, #20]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003aa2:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f003 fca3 	bl	80073f4 <USB_ReadInterrupts>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ab4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ab8:	f040 80b7 	bne.w	8003c2a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	69fa      	ldr	r2, [r7, #28]
 8003ac6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aca:	f023 0301 	bic.w	r3, r3, #1
 8003ace:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2110      	movs	r1, #16
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f002 fc6a 	bl	80063b0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003adc:	2300      	movs	r3, #0
 8003ade:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ae0:	e046      	b.n	8003b70 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ae4:	015a      	lsls	r2, r3, #5
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	4413      	add	r3, r2
 8003aea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003aee:	461a      	mov	r2, r3
 8003af0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003af4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003af8:	015a      	lsls	r2, r3, #5
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b06:	0151      	lsls	r1, r2, #5
 8003b08:	69fa      	ldr	r2, [r7, #28]
 8003b0a:	440a      	add	r2, r1
 8003b0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003b10:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003b14:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b22:	461a      	mov	r2, r3
 8003b24:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b28:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b2c:	015a      	lsls	r2, r3, #5
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	4413      	add	r3, r2
 8003b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b3a:	0151      	lsls	r1, r2, #5
 8003b3c:	69fa      	ldr	r2, [r7, #28]
 8003b3e:	440a      	add	r2, r1
 8003b40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003b44:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003b48:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b4c:	015a      	lsls	r2, r3, #5
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	4413      	add	r3, r2
 8003b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b5a:	0151      	lsls	r1, r2, #5
 8003b5c:	69fa      	ldr	r2, [r7, #28]
 8003b5e:	440a      	add	r2, r1
 8003b60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003b64:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003b68:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d3b3      	bcc.n	8003ae2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b80:	69db      	ldr	r3, [r3, #28]
 8003b82:	69fa      	ldr	r2, [r7, #28]
 8003b84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b88:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003b8c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d016      	beq.n	8003bc4 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ba0:	69fa      	ldr	r2, [r7, #28]
 8003ba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ba6:	f043 030b 	orr.w	r3, r3, #11
 8003baa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb6:	69fa      	ldr	r2, [r7, #28]
 8003bb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bbc:	f043 030b 	orr.w	r3, r3, #11
 8003bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8003bc2:	e015      	b.n	8003bf0 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	69fa      	ldr	r2, [r7, #28]
 8003bce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bd2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003bd6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003bda:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	69fa      	ldr	r2, [r7, #28]
 8003be6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bea:	f043 030b 	orr.w	r3, r3, #11
 8003bee:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	69fa      	ldr	r2, [r7, #28]
 8003bfa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bfe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003c02:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6818      	ldr	r0, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c14:	461a      	mov	r2, r3
 8003c16:	f003 fcb1 	bl	800757c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695a      	ldr	r2, [r3, #20]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003c28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f003 fbe0 	bl	80073f4 <USB_ReadInterrupts>
 8003c34:	4603      	mov	r3, r0
 8003c36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c3e:	d124      	bne.n	8003c8a <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f003 fc76 	bl	8007536 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f002 fc2b 	bl	80064aa <USB_GetDevSpeed>
 8003c54:	4603      	mov	r3, r0
 8003c56:	461a      	mov	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681c      	ldr	r4, [r3, #0]
 8003c60:	f001 f9e8 	bl	8005034 <HAL_RCC_GetHCLKFreq>
 8003c64:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	4620      	mov	r0, r4
 8003c70:	f002 f92a 	bl	8005ec8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f00a f96e 	bl	800df56 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	695a      	ldr	r2, [r3, #20]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003c88:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f003 fbb0 	bl	80073f4 <USB_ReadInterrupts>
 8003c94:	4603      	mov	r3, r0
 8003c96:	f003 0308 	and.w	r3, r3, #8
 8003c9a:	2b08      	cmp	r3, #8
 8003c9c:	d10a      	bne.n	8003cb4 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f00a f94b 	bl	800df3a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	695a      	ldr	r2, [r3, #20]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f002 0208 	and.w	r2, r2, #8
 8003cb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f003 fb9b 	bl	80073f4 <USB_ReadInterrupts>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc4:	2b80      	cmp	r3, #128	; 0x80
 8003cc6:	d122      	bne.n	8003d0e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003cc8:	6a3b      	ldr	r3, [r7, #32]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cd0:	6a3b      	ldr	r3, [r7, #32]
 8003cd2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	627b      	str	r3, [r7, #36]	; 0x24
 8003cd8:	e014      	b.n	8003d04 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cde:	4613      	mov	r3, r2
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	4413      	add	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	440b      	add	r3, r1
 8003ce8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d105      	bne.n	8003cfe <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 fb27 	bl	800434c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d00:	3301      	adds	r3, #1
 8003d02:	627b      	str	r3, [r7, #36]	; 0x24
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d3e5      	bcc.n	8003cda <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f003 fb6e 	bl	80073f4 <USB_ReadInterrupts>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d22:	d13b      	bne.n	8003d9c <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d24:	2301      	movs	r3, #1
 8003d26:	627b      	str	r3, [r7, #36]	; 0x24
 8003d28:	e02b      	b.n	8003d82 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2c:	015a      	lsls	r2, r3, #5
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	4413      	add	r3, r2
 8003d32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d3e:	4613      	mov	r3, r2
 8003d40:	00db      	lsls	r3, r3, #3
 8003d42:	4413      	add	r3, r2
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	440b      	add	r3, r1
 8003d48:	3340      	adds	r3, #64	; 0x40
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d115      	bne.n	8003d7c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003d50:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	da12      	bge.n	8003d7c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	333f      	adds	r3, #63	; 0x3f
 8003d66:	2201      	movs	r2, #1
 8003d68:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	4619      	mov	r1, r3
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 fae8 	bl	800434c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	3301      	adds	r3, #1
 8003d80:	627b      	str	r3, [r7, #36]	; 0x24
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d3ce      	bcc.n	8003d2a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695a      	ldr	r2, [r3, #20]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003d9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f003 fb27 	bl	80073f4 <USB_ReadInterrupts>
 8003da6:	4603      	mov	r3, r0
 8003da8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003db0:	d155      	bne.n	8003e5e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003db2:	2301      	movs	r3, #1
 8003db4:	627b      	str	r3, [r7, #36]	; 0x24
 8003db6:	e045      	b.n	8003e44 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	015a      	lsls	r2, r3, #5
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003dc8:	6879      	ldr	r1, [r7, #4]
 8003dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dcc:	4613      	mov	r3, r2
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	4413      	add	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	440b      	add	r3, r1
 8003dd6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d12e      	bne.n	8003e3e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003de0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	da2b      	bge.n	8003e3e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003df2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d121      	bne.n	8003e3e <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dfe:	4613      	mov	r3, r2
 8003e00:	00db      	lsls	r3, r3, #3
 8003e02:	4413      	add	r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	440b      	add	r3, r1
 8003e08:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003e10:	6a3b      	ldr	r3, [r7, #32]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10a      	bne.n	8003e3e <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	69fa      	ldr	r2, [r7, #28]
 8003e32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e3a:	6053      	str	r3, [r2, #4]
            break;
 8003e3c:	e007      	b.n	8003e4e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e40:	3301      	adds	r3, #1
 8003e42:	627b      	str	r3, [r7, #36]	; 0x24
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d3b4      	bcc.n	8003db8 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695a      	ldr	r2, [r3, #20]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003e5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f003 fac6 	bl	80073f4 <USB_ReadInterrupts>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e72:	d10a      	bne.n	8003e8a <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f00a f8ef 	bl	800e058 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	695a      	ldr	r2, [r3, #20]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003e88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f003 fab0 	bl	80073f4 <USB_ReadInterrupts>
 8003e94:	4603      	mov	r3, r0
 8003e96:	f003 0304 	and.w	r3, r3, #4
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	d115      	bne.n	8003eca <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d002      	beq.n	8003eb6 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f00a f8df 	bl	800e074 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6859      	ldr	r1, [r3, #4]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	605a      	str	r2, [r3, #4]
 8003ec6:	e000      	b.n	8003eca <HAL_PCD_IRQHandler+0x938>
      return;
 8003ec8:	bf00      	nop
    }
  }
}
 8003eca:	3734      	adds	r7, #52	; 0x34
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd90      	pop	{r4, r7, pc}

08003ed0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	460b      	mov	r3, r1
 8003eda:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d101      	bne.n	8003eea <HAL_PCD_SetAddress+0x1a>
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	e013      	b.n	8003f12 <HAL_PCD_SetAddress+0x42>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	78fa      	ldrb	r2, [r7, #3]
 8003ef6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	78fa      	ldrb	r2, [r7, #3]
 8003f00:	4611      	mov	r1, r2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f003 fa0e 	bl	8007324 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3708      	adds	r7, #8
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b084      	sub	sp, #16
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
 8003f22:	4608      	mov	r0, r1
 8003f24:	4611      	mov	r1, r2
 8003f26:	461a      	mov	r2, r3
 8003f28:	4603      	mov	r3, r0
 8003f2a:	70fb      	strb	r3, [r7, #3]
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	803b      	strh	r3, [r7, #0]
 8003f30:	4613      	mov	r3, r2
 8003f32:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f34:	2300      	movs	r3, #0
 8003f36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	da0f      	bge.n	8003f60 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f40:	78fb      	ldrb	r3, [r7, #3]
 8003f42:	f003 020f 	and.w	r2, r3, #15
 8003f46:	4613      	mov	r3, r2
 8003f48:	00db      	lsls	r3, r3, #3
 8003f4a:	4413      	add	r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	3338      	adds	r3, #56	; 0x38
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	4413      	add	r3, r2
 8003f54:	3304      	adds	r3, #4
 8003f56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	705a      	strb	r2, [r3, #1]
 8003f5e:	e00f      	b.n	8003f80 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f60:	78fb      	ldrb	r3, [r7, #3]
 8003f62:	f003 020f 	and.w	r2, r3, #15
 8003f66:	4613      	mov	r3, r2
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	4413      	add	r3, r2
 8003f76:	3304      	adds	r3, #4
 8003f78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003f80:	78fb      	ldrb	r3, [r7, #3]
 8003f82:	f003 030f 	and.w	r3, r3, #15
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003f8c:	883a      	ldrh	r2, [r7, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	78ba      	ldrb	r2, [r7, #2]
 8003f96:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	785b      	ldrb	r3, [r3, #1]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d004      	beq.n	8003faa <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003faa:	78bb      	ldrb	r3, [r7, #2]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d102      	bne.n	8003fb6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d101      	bne.n	8003fc4 <HAL_PCD_EP_Open+0xaa>
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	e00e      	b.n	8003fe2 <HAL_PCD_EP_Open+0xc8>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68f9      	ldr	r1, [r7, #12]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f002 fa8e 	bl	80064f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003fe0:	7afb      	ldrb	r3, [r7, #11]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3710      	adds	r7, #16
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b084      	sub	sp, #16
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ff6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	da0f      	bge.n	800401e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ffe:	78fb      	ldrb	r3, [r7, #3]
 8004000:	f003 020f 	and.w	r2, r3, #15
 8004004:	4613      	mov	r3, r2
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	4413      	add	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	3338      	adds	r3, #56	; 0x38
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	4413      	add	r3, r2
 8004012:	3304      	adds	r3, #4
 8004014:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2201      	movs	r2, #1
 800401a:	705a      	strb	r2, [r3, #1]
 800401c:	e00f      	b.n	800403e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800401e:	78fb      	ldrb	r3, [r7, #3]
 8004020:	f003 020f 	and.w	r2, r3, #15
 8004024:	4613      	mov	r3, r2
 8004026:	00db      	lsls	r3, r3, #3
 8004028:	4413      	add	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	4413      	add	r3, r2
 8004034:	3304      	adds	r3, #4
 8004036:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800403e:	78fb      	ldrb	r3, [r7, #3]
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	b2da      	uxtb	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_PCD_EP_Close+0x6e>
 8004054:	2302      	movs	r3, #2
 8004056:	e00e      	b.n	8004076 <HAL_PCD_EP_Close+0x8c>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68f9      	ldr	r1, [r7, #12]
 8004066:	4618      	mov	r0, r3
 8004068:	f002 facc 	bl	8006604 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b086      	sub	sp, #24
 8004082:	af00      	add	r7, sp, #0
 8004084:	60f8      	str	r0, [r7, #12]
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	603b      	str	r3, [r7, #0]
 800408a:	460b      	mov	r3, r1
 800408c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800408e:	7afb      	ldrb	r3, [r7, #11]
 8004090:	f003 020f 	and.w	r2, r3, #15
 8004094:	4613      	mov	r3, r2
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4413      	add	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	4413      	add	r3, r2
 80040a4:	3304      	adds	r3, #4
 80040a6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	2200      	movs	r2, #0
 80040b8:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	2200      	movs	r2, #0
 80040be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040c0:	7afb      	ldrb	r3, [r7, #11]
 80040c2:	f003 030f 	and.w	r3, r3, #15
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d102      	bne.n	80040da <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80040da:	7afb      	ldrb	r3, [r7, #11]
 80040dc:	f003 030f 	and.w	r3, r3, #15
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d109      	bne.n	80040f8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6818      	ldr	r0, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	461a      	mov	r2, r3
 80040f0:	6979      	ldr	r1, [r7, #20]
 80040f2:	f002 fdab 	bl	8006c4c <USB_EP0StartXfer>
 80040f6:	e008      	b.n	800410a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6818      	ldr	r0, [r3, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	b2db      	uxtb	r3, r3
 8004102:	461a      	mov	r2, r3
 8004104:	6979      	ldr	r1, [r7, #20]
 8004106:	f002 fb59 	bl	80067bc <USB_EPStartXfer>
  }

  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3718      	adds	r7, #24
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	460b      	mov	r3, r1
 800411e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004120:	78fb      	ldrb	r3, [r7, #3]
 8004122:	f003 020f 	and.w	r2, r3, #15
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	4613      	mov	r3, r2
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	4413      	add	r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	440b      	add	r3, r1
 8004132:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004136:	681b      	ldr	r3, [r3, #0]
}
 8004138:	4618      	mov	r0, r3
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	607a      	str	r2, [r7, #4]
 800414e:	603b      	str	r3, [r7, #0]
 8004150:	460b      	mov	r3, r1
 8004152:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004154:	7afb      	ldrb	r3, [r7, #11]
 8004156:	f003 020f 	and.w	r2, r3, #15
 800415a:	4613      	mov	r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	4413      	add	r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	3338      	adds	r3, #56	; 0x38
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	4413      	add	r3, r2
 8004168:	3304      	adds	r3, #4
 800416a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	2200      	movs	r2, #0
 800417c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	2201      	movs	r2, #1
 8004182:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004184:	7afb      	ldrb	r3, [r7, #11]
 8004186:	f003 030f 	and.w	r3, r3, #15
 800418a:	b2da      	uxtb	r2, r3
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	691b      	ldr	r3, [r3, #16]
 8004194:	2b01      	cmp	r3, #1
 8004196:	d102      	bne.n	800419e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800419e:	7afb      	ldrb	r3, [r7, #11]
 80041a0:	f003 030f 	and.w	r3, r3, #15
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d109      	bne.n	80041bc <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6818      	ldr	r0, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	461a      	mov	r2, r3
 80041b4:	6979      	ldr	r1, [r7, #20]
 80041b6:	f002 fd49 	bl	8006c4c <USB_EP0StartXfer>
 80041ba:	e008      	b.n	80041ce <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6818      	ldr	r0, [r3, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	691b      	ldr	r3, [r3, #16]
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	461a      	mov	r2, r3
 80041c8:	6979      	ldr	r1, [r7, #20]
 80041ca:	f002 faf7 	bl	80067bc <USB_EPStartXfer>
  }

  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3718      	adds	r7, #24
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	460b      	mov	r3, r1
 80041e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80041e4:	78fb      	ldrb	r3, [r7, #3]
 80041e6:	f003 020f 	and.w	r2, r3, #15
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d901      	bls.n	80041f6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e050      	b.n	8004298 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	da0f      	bge.n	800421e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041fe:	78fb      	ldrb	r3, [r7, #3]
 8004200:	f003 020f 	and.w	r2, r3, #15
 8004204:	4613      	mov	r3, r2
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	4413      	add	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	3338      	adds	r3, #56	; 0x38
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	4413      	add	r3, r2
 8004212:	3304      	adds	r3, #4
 8004214:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2201      	movs	r2, #1
 800421a:	705a      	strb	r2, [r3, #1]
 800421c:	e00d      	b.n	800423a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800421e:	78fa      	ldrb	r2, [r7, #3]
 8004220:	4613      	mov	r3, r2
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	4413      	add	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	4413      	add	r3, r2
 8004230:	3304      	adds	r3, #4
 8004232:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2201      	movs	r2, #1
 800423e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004240:	78fb      	ldrb	r3, [r7, #3]
 8004242:	f003 030f 	and.w	r3, r3, #15
 8004246:	b2da      	uxtb	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004252:	2b01      	cmp	r3, #1
 8004254:	d101      	bne.n	800425a <HAL_PCD_EP_SetStall+0x82>
 8004256:	2302      	movs	r3, #2
 8004258:	e01e      	b.n	8004298 <HAL_PCD_EP_SetStall+0xc0>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68f9      	ldr	r1, [r7, #12]
 8004268:	4618      	mov	r0, r3
 800426a:	f002 ff87 	bl	800717c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800426e:	78fb      	ldrb	r3, [r7, #3]
 8004270:	f003 030f 	and.w	r3, r3, #15
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10a      	bne.n	800428e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6818      	ldr	r0, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	b2d9      	uxtb	r1, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004288:	461a      	mov	r2, r3
 800428a:	f003 f977 	bl	800757c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80042ac:	78fb      	ldrb	r3, [r7, #3]
 80042ae:	f003 020f 	and.w	r2, r3, #15
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d901      	bls.n	80042be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e042      	b.n	8004344 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	da0f      	bge.n	80042e6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042c6:	78fb      	ldrb	r3, [r7, #3]
 80042c8:	f003 020f 	and.w	r2, r3, #15
 80042cc:	4613      	mov	r3, r2
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	3338      	adds	r3, #56	; 0x38
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	4413      	add	r3, r2
 80042da:	3304      	adds	r3, #4
 80042dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2201      	movs	r2, #1
 80042e2:	705a      	strb	r2, [r3, #1]
 80042e4:	e00f      	b.n	8004306 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042e6:	78fb      	ldrb	r3, [r7, #3]
 80042e8:	f003 020f 	and.w	r2, r3, #15
 80042ec:	4613      	mov	r3, r2
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	4413      	add	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	4413      	add	r3, r2
 80042fc:	3304      	adds	r3, #4
 80042fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800430c:	78fb      	ldrb	r3, [r7, #3]
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	b2da      	uxtb	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800431e:	2b01      	cmp	r3, #1
 8004320:	d101      	bne.n	8004326 <HAL_PCD_EP_ClrStall+0x86>
 8004322:	2302      	movs	r3, #2
 8004324:	e00e      	b.n	8004344 <HAL_PCD_EP_ClrStall+0xa4>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68f9      	ldr	r1, [r7, #12]
 8004334:	4618      	mov	r0, r3
 8004336:	f002 ff8f 	bl	8007258 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	460b      	mov	r3, r1
 8004356:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004358:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800435c:	2b00      	cmp	r3, #0
 800435e:	da0c      	bge.n	800437a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004360:	78fb      	ldrb	r3, [r7, #3]
 8004362:	f003 020f 	and.w	r2, r3, #15
 8004366:	4613      	mov	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	3338      	adds	r3, #56	; 0x38
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	4413      	add	r3, r2
 8004374:	3304      	adds	r3, #4
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	e00c      	b.n	8004394 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800437a:	78fb      	ldrb	r3, [r7, #3]
 800437c:	f003 020f 	and.w	r2, r3, #15
 8004380:	4613      	mov	r3, r2
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	4413      	add	r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	4413      	add	r3, r2
 8004390:	3304      	adds	r3, #4
 8004392:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68f9      	ldr	r1, [r7, #12]
 800439a:	4618      	mov	r0, r3
 800439c:	f002 fdae 	bl	8006efc <USB_EPStopXfer>
 80043a0:	4603      	mov	r3, r0
 80043a2:	72fb      	strb	r3, [r7, #11]

  return ret;
 80043a4:	7afb      	ldrb	r3, [r7, #11]
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b08a      	sub	sp, #40	; 0x28
 80043b2:	af02      	add	r7, sp, #8
 80043b4:	6078      	str	r0, [r7, #4]
 80043b6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	4613      	mov	r3, r2
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	3338      	adds	r3, #56	; 0x38
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	4413      	add	r3, r2
 80043d2:	3304      	adds	r3, #4
 80043d4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6a1a      	ldr	r2, [r3, #32]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d901      	bls.n	80043e6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e06c      	b.n	80044c0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	699a      	ldr	r2, [r3, #24]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	69fa      	ldr	r2, [r7, #28]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d902      	bls.n	8004402 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	3303      	adds	r3, #3
 8004406:	089b      	lsrs	r3, r3, #2
 8004408:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800440a:	e02b      	b.n	8004464 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	699a      	ldr	r2, [r3, #24]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a1b      	ldr	r3, [r3, #32]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	69fa      	ldr	r2, [r7, #28]
 800441e:	429a      	cmp	r2, r3
 8004420:	d902      	bls.n	8004428 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	3303      	adds	r3, #3
 800442c:	089b      	lsrs	r3, r3, #2
 800442e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6919      	ldr	r1, [r3, #16]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	b2da      	uxtb	r2, r3
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004440:	b2db      	uxtb	r3, r3
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	4603      	mov	r3, r0
 8004446:	6978      	ldr	r0, [r7, #20]
 8004448:	f002 fe02 	bl	8007050 <USB_WritePacket>

    ep->xfer_buff  += len;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	691a      	ldr	r2, [r3, #16]
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	441a      	add	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a1a      	ldr	r2, [r3, #32]
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	441a      	add	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	015a      	lsls	r2, r3, #5
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	4413      	add	r3, r2
 800446c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	b29b      	uxth	r3, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	429a      	cmp	r2, r3
 8004478:	d809      	bhi.n	800448e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6a1a      	ldr	r2, [r3, #32]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004482:	429a      	cmp	r2, r3
 8004484:	d203      	bcs.n	800448e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1be      	bne.n	800440c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	429a      	cmp	r2, r3
 8004498:	d811      	bhi.n	80044be <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	f003 030f 	and.w	r3, r3, #15
 80044a0:	2201      	movs	r2, #1
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	43db      	mvns	r3, r3
 80044b4:	6939      	ldr	r1, [r7, #16]
 80044b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80044ba:	4013      	ands	r3, r2
 80044bc:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3720      	adds	r7, #32
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b088      	sub	sp, #32
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	333c      	adds	r3, #60	; 0x3c
 80044e0:	3304      	adds	r3, #4
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	015a      	lsls	r2, r3, #5
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	4413      	add	r3, r2
 80044ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d17b      	bne.n	80045f6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f003 0308 	and.w	r3, r3, #8
 8004504:	2b00      	cmp	r3, #0
 8004506:	d015      	beq.n	8004534 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	4a61      	ldr	r2, [pc, #388]	; (8004690 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800450c:	4293      	cmp	r3, r2
 800450e:	f240 80b9 	bls.w	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 80b3 	beq.w	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	015a      	lsls	r2, r3, #5
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	4413      	add	r3, r2
 8004526:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800452a:	461a      	mov	r2, r3
 800452c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004530:	6093      	str	r3, [r2, #8]
 8004532:	e0a7      	b.n	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b00      	cmp	r3, #0
 800453c:	d009      	beq.n	8004552 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	015a      	lsls	r2, r3, #5
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	4413      	add	r3, r2
 8004546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800454a:	461a      	mov	r2, r3
 800454c:	2320      	movs	r3, #32
 800454e:	6093      	str	r3, [r2, #8]
 8004550:	e098      	b.n	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004558:	2b00      	cmp	r3, #0
 800455a:	f040 8093 	bne.w	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	4a4b      	ldr	r2, [pc, #300]	; (8004690 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d90f      	bls.n	8004586 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00a      	beq.n	8004586 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	015a      	lsls	r2, r3, #5
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	4413      	add	r3, r2
 8004578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800457c:	461a      	mov	r2, r3
 800457e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004582:	6093      	str	r3, [r2, #8]
 8004584:	e07e      	b.n	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	4613      	mov	r3, r2
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	4413      	add	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	4413      	add	r3, r2
 8004598:	3304      	adds	r3, #4
 800459a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	69da      	ldr	r2, [r3, #28]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	0159      	lsls	r1, r3, #5
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	440b      	add	r3, r1
 80045a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045b2:	1ad2      	subs	r2, r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d114      	bne.n	80045e8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d109      	bne.n	80045da <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6818      	ldr	r0, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80045d0:	461a      	mov	r2, r3
 80045d2:	2101      	movs	r1, #1
 80045d4:	f002 ffd2 	bl	800757c <USB_EP0_OutStart>
 80045d8:	e006      	b.n	80045e8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	691a      	ldr	r2, [r3, #16]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	441a      	add	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	4619      	mov	r1, r3
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f009 fc6e 	bl	800ded0 <HAL_PCD_DataOutStageCallback>
 80045f4:	e046      	b.n	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	4a26      	ldr	r2, [pc, #152]	; (8004694 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d124      	bne.n	8004648 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00a      	beq.n	800461e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	015a      	lsls	r2, r3, #5
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	4413      	add	r3, r2
 8004610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004614:	461a      	mov	r2, r3
 8004616:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800461a:	6093      	str	r3, [r2, #8]
 800461c:	e032      	b.n	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f003 0320 	and.w	r3, r3, #32
 8004624:	2b00      	cmp	r3, #0
 8004626:	d008      	beq.n	800463a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	015a      	lsls	r2, r3, #5
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	4413      	add	r3, r2
 8004630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004634:	461a      	mov	r2, r3
 8004636:	2320      	movs	r3, #32
 8004638:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	b2db      	uxtb	r3, r3
 800463e:	4619      	mov	r1, r3
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f009 fc45 	bl	800ded0 <HAL_PCD_DataOutStageCallback>
 8004646:	e01d      	b.n	8004684 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d114      	bne.n	8004678 <PCD_EP_OutXfrComplete_int+0x1b0>
 800464e:	6879      	ldr	r1, [r7, #4]
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	4613      	mov	r3, r2
 8004654:	00db      	lsls	r3, r3, #3
 8004656:	4413      	add	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	440b      	add	r3, r1
 800465c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d108      	bne.n	8004678 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6818      	ldr	r0, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004670:	461a      	mov	r2, r3
 8004672:	2100      	movs	r1, #0
 8004674:	f002 ff82 	bl	800757c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	4619      	mov	r1, r3
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f009 fc26 	bl	800ded0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3720      	adds	r7, #32
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	4f54300a 	.word	0x4f54300a
 8004694:	4f54310a 	.word	0x4f54310a

08004698 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	333c      	adds	r3, #60	; 0x3c
 80046b0:	3304      	adds	r3, #4
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	015a      	lsls	r2, r3, #5
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	4413      	add	r3, r2
 80046be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	4a15      	ldr	r2, [pc, #84]	; (8004720 <PCD_EP_OutSetupPacket_int+0x88>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d90e      	bls.n	80046ec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d009      	beq.n	80046ec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	015a      	lsls	r2, r3, #5
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	4413      	add	r3, r2
 80046e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e4:	461a      	mov	r2, r3
 80046e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f009 fbdd 	bl	800deac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	4a0a      	ldr	r2, [pc, #40]	; (8004720 <PCD_EP_OutSetupPacket_int+0x88>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d90c      	bls.n	8004714 <PCD_EP_OutSetupPacket_int+0x7c>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d108      	bne.n	8004714 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6818      	ldr	r0, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800470c:	461a      	mov	r2, r3
 800470e:	2101      	movs	r1, #1
 8004710:	f002 ff34 	bl	800757c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	4f54300a 	.word	0x4f54300a

08004724 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	460b      	mov	r3, r1
 800472e:	70fb      	strb	r3, [r7, #3]
 8004730:	4613      	mov	r3, r2
 8004732:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800473c:	78fb      	ldrb	r3, [r7, #3]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d107      	bne.n	8004752 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004742:	883b      	ldrh	r3, [r7, #0]
 8004744:	0419      	lsls	r1, r3, #16
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	430a      	orrs	r2, r1
 800474e:	629a      	str	r2, [r3, #40]	; 0x28
 8004750:	e028      	b.n	80047a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004758:	0c1b      	lsrs	r3, r3, #16
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	4413      	add	r3, r2
 800475e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004760:	2300      	movs	r3, #0
 8004762:	73fb      	strb	r3, [r7, #15]
 8004764:	e00d      	b.n	8004782 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	7bfb      	ldrb	r3, [r7, #15]
 800476c:	3340      	adds	r3, #64	; 0x40
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	4413      	add	r3, r2
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	0c1b      	lsrs	r3, r3, #16
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	4413      	add	r3, r2
 800477a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	3301      	adds	r3, #1
 8004780:	73fb      	strb	r3, [r7, #15]
 8004782:	7bfa      	ldrb	r2, [r7, #15]
 8004784:	78fb      	ldrb	r3, [r7, #3]
 8004786:	3b01      	subs	r3, #1
 8004788:	429a      	cmp	r2, r3
 800478a:	d3ec      	bcc.n	8004766 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800478c:	883b      	ldrh	r3, [r7, #0]
 800478e:	0418      	lsls	r0, r3, #16
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6819      	ldr	r1, [r3, #0]
 8004794:	78fb      	ldrb	r3, [r7, #3]
 8004796:	3b01      	subs	r3, #1
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	4302      	orrs	r2, r0
 800479c:	3340      	adds	r3, #64	; 0x40
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr

080047b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
 80047ba:	460b      	mov	r3, r1
 80047bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	887a      	ldrh	r2, [r7, #2]
 80047c4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	460b      	mov	r3, r1
 80047de:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b086      	sub	sp, #24
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e267      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	2b00      	cmp	r3, #0
 8004808:	d075      	beq.n	80048f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800480a:	4b88      	ldr	r3, [pc, #544]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f003 030c 	and.w	r3, r3, #12
 8004812:	2b04      	cmp	r3, #4
 8004814:	d00c      	beq.n	8004830 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004816:	4b85      	ldr	r3, [pc, #532]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800481e:	2b08      	cmp	r3, #8
 8004820:	d112      	bne.n	8004848 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004822:	4b82      	ldr	r3, [pc, #520]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800482a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800482e:	d10b      	bne.n	8004848 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004830:	4b7e      	ldr	r3, [pc, #504]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d05b      	beq.n	80048f4 <HAL_RCC_OscConfig+0x108>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d157      	bne.n	80048f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e242      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004850:	d106      	bne.n	8004860 <HAL_RCC_OscConfig+0x74>
 8004852:	4b76      	ldr	r3, [pc, #472]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a75      	ldr	r2, [pc, #468]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800485c:	6013      	str	r3, [r2, #0]
 800485e:	e01d      	b.n	800489c <HAL_RCC_OscConfig+0xb0>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004868:	d10c      	bne.n	8004884 <HAL_RCC_OscConfig+0x98>
 800486a:	4b70      	ldr	r3, [pc, #448]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a6f      	ldr	r2, [pc, #444]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004870:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004874:	6013      	str	r3, [r2, #0]
 8004876:	4b6d      	ldr	r3, [pc, #436]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a6c      	ldr	r2, [pc, #432]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 800487c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004880:	6013      	str	r3, [r2, #0]
 8004882:	e00b      	b.n	800489c <HAL_RCC_OscConfig+0xb0>
 8004884:	4b69      	ldr	r3, [pc, #420]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a68      	ldr	r2, [pc, #416]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 800488a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800488e:	6013      	str	r3, [r2, #0]
 8004890:	4b66      	ldr	r3, [pc, #408]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a65      	ldr	r2, [pc, #404]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800489a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d013      	beq.n	80048cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a4:	f7fd faca 	bl	8001e3c <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048ac:	f7fd fac6 	bl	8001e3c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b64      	cmp	r3, #100	; 0x64
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e207      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048be:	4b5b      	ldr	r3, [pc, #364]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0f0      	beq.n	80048ac <HAL_RCC_OscConfig+0xc0>
 80048ca:	e014      	b.n	80048f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048cc:	f7fd fab6 	bl	8001e3c <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048d4:	f7fd fab2 	bl	8001e3c <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b64      	cmp	r3, #100	; 0x64
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e1f3      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048e6:	4b51      	ldr	r3, [pc, #324]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f0      	bne.n	80048d4 <HAL_RCC_OscConfig+0xe8>
 80048f2:	e000      	b.n	80048f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d063      	beq.n	80049ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004902:	4b4a      	ldr	r3, [pc, #296]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f003 030c 	and.w	r3, r3, #12
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00b      	beq.n	8004926 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800490e:	4b47      	ldr	r3, [pc, #284]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004916:	2b08      	cmp	r3, #8
 8004918:	d11c      	bne.n	8004954 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800491a:	4b44      	ldr	r3, [pc, #272]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d116      	bne.n	8004954 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004926:	4b41      	ldr	r3, [pc, #260]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d005      	beq.n	800493e <HAL_RCC_OscConfig+0x152>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d001      	beq.n	800493e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e1c7      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800493e:	4b3b      	ldr	r3, [pc, #236]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	4937      	ldr	r1, [pc, #220]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 800494e:	4313      	orrs	r3, r2
 8004950:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004952:	e03a      	b.n	80049ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d020      	beq.n	800499e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800495c:	4b34      	ldr	r3, [pc, #208]	; (8004a30 <HAL_RCC_OscConfig+0x244>)
 800495e:	2201      	movs	r2, #1
 8004960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004962:	f7fd fa6b 	bl	8001e3c <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004968:	e008      	b.n	800497c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800496a:	f7fd fa67 	bl	8001e3c <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d901      	bls.n	800497c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e1a8      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800497c:	4b2b      	ldr	r3, [pc, #172]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0f0      	beq.n	800496a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004988:	4b28      	ldr	r3, [pc, #160]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	00db      	lsls	r3, r3, #3
 8004996:	4925      	ldr	r1, [pc, #148]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004998:	4313      	orrs	r3, r2
 800499a:	600b      	str	r3, [r1, #0]
 800499c:	e015      	b.n	80049ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800499e:	4b24      	ldr	r3, [pc, #144]	; (8004a30 <HAL_RCC_OscConfig+0x244>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a4:	f7fd fa4a 	bl	8001e3c <HAL_GetTick>
 80049a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049aa:	e008      	b.n	80049be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049ac:	f7fd fa46 	bl	8001e3c <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e187      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049be:	4b1b      	ldr	r3, [pc, #108]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1f0      	bne.n	80049ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0308 	and.w	r3, r3, #8
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d036      	beq.n	8004a44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d016      	beq.n	8004a0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049de:	4b15      	ldr	r3, [pc, #84]	; (8004a34 <HAL_RCC_OscConfig+0x248>)
 80049e0:	2201      	movs	r2, #1
 80049e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e4:	f7fd fa2a 	bl	8001e3c <HAL_GetTick>
 80049e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049ea:	e008      	b.n	80049fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049ec:	f7fd fa26 	bl	8001e3c <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e167      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049fe:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <HAL_RCC_OscConfig+0x240>)
 8004a00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d0f0      	beq.n	80049ec <HAL_RCC_OscConfig+0x200>
 8004a0a:	e01b      	b.n	8004a44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a0c:	4b09      	ldr	r3, [pc, #36]	; (8004a34 <HAL_RCC_OscConfig+0x248>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a12:	f7fd fa13 	bl	8001e3c <HAL_GetTick>
 8004a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a18:	e00e      	b.n	8004a38 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a1a:	f7fd fa0f 	bl	8001e3c <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d907      	bls.n	8004a38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e150      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
 8004a2c:	40023800 	.word	0x40023800
 8004a30:	42470000 	.word	0x42470000
 8004a34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a38:	4b88      	ldr	r3, [pc, #544]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004a3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1ea      	bne.n	8004a1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 8097 	beq.w	8004b80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a52:	2300      	movs	r3, #0
 8004a54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a56:	4b81      	ldr	r3, [pc, #516]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10f      	bne.n	8004a82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a62:	2300      	movs	r3, #0
 8004a64:	60bb      	str	r3, [r7, #8]
 8004a66:	4b7d      	ldr	r3, [pc, #500]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6a:	4a7c      	ldr	r2, [pc, #496]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a70:	6413      	str	r3, [r2, #64]	; 0x40
 8004a72:	4b7a      	ldr	r3, [pc, #488]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a7a:	60bb      	str	r3, [r7, #8]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a82:	4b77      	ldr	r3, [pc, #476]	; (8004c60 <HAL_RCC_OscConfig+0x474>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d118      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a8e:	4b74      	ldr	r3, [pc, #464]	; (8004c60 <HAL_RCC_OscConfig+0x474>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a73      	ldr	r2, [pc, #460]	; (8004c60 <HAL_RCC_OscConfig+0x474>)
 8004a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a9a:	f7fd f9cf 	bl	8001e3c <HAL_GetTick>
 8004a9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa0:	e008      	b.n	8004ab4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aa2:	f7fd f9cb 	bl	8001e3c <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d901      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e10c      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab4:	4b6a      	ldr	r3, [pc, #424]	; (8004c60 <HAL_RCC_OscConfig+0x474>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d0f0      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d106      	bne.n	8004ad6 <HAL_RCC_OscConfig+0x2ea>
 8004ac8:	4b64      	ldr	r3, [pc, #400]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004acc:	4a63      	ldr	r2, [pc, #396]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004ace:	f043 0301 	orr.w	r3, r3, #1
 8004ad2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ad4:	e01c      	b.n	8004b10 <HAL_RCC_OscConfig+0x324>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	2b05      	cmp	r3, #5
 8004adc:	d10c      	bne.n	8004af8 <HAL_RCC_OscConfig+0x30c>
 8004ade:	4b5f      	ldr	r3, [pc, #380]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae2:	4a5e      	ldr	r2, [pc, #376]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004ae4:	f043 0304 	orr.w	r3, r3, #4
 8004ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aea:	4b5c      	ldr	r3, [pc, #368]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aee:	4a5b      	ldr	r2, [pc, #364]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004af0:	f043 0301 	orr.w	r3, r3, #1
 8004af4:	6713      	str	r3, [r2, #112]	; 0x70
 8004af6:	e00b      	b.n	8004b10 <HAL_RCC_OscConfig+0x324>
 8004af8:	4b58      	ldr	r3, [pc, #352]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004afc:	4a57      	ldr	r2, [pc, #348]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004afe:	f023 0301 	bic.w	r3, r3, #1
 8004b02:	6713      	str	r3, [r2, #112]	; 0x70
 8004b04:	4b55      	ldr	r3, [pc, #340]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b08:	4a54      	ldr	r2, [pc, #336]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004b0a:	f023 0304 	bic.w	r3, r3, #4
 8004b0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d015      	beq.n	8004b44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b18:	f7fd f990 	bl	8001e3c <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b1e:	e00a      	b.n	8004b36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b20:	f7fd f98c 	bl	8001e3c <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e0cb      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b36:	4b49      	ldr	r3, [pc, #292]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0ee      	beq.n	8004b20 <HAL_RCC_OscConfig+0x334>
 8004b42:	e014      	b.n	8004b6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b44:	f7fd f97a 	bl	8001e3c <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b4a:	e00a      	b.n	8004b62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b4c:	f7fd f976 	bl	8001e3c <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e0b5      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b62:	4b3e      	ldr	r3, [pc, #248]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1ee      	bne.n	8004b4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b6e:	7dfb      	ldrb	r3, [r7, #23]
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d105      	bne.n	8004b80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b74:	4b39      	ldr	r3, [pc, #228]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b78:	4a38      	ldr	r2, [pc, #224]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004b7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f000 80a1 	beq.w	8004ccc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b8a:	4b34      	ldr	r3, [pc, #208]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f003 030c 	and.w	r3, r3, #12
 8004b92:	2b08      	cmp	r3, #8
 8004b94:	d05c      	beq.n	8004c50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d141      	bne.n	8004c22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b9e:	4b31      	ldr	r3, [pc, #196]	; (8004c64 <HAL_RCC_OscConfig+0x478>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba4:	f7fd f94a 	bl	8001e3c <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bac:	f7fd f946 	bl	8001e3c <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e087      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bbe:	4b27      	ldr	r3, [pc, #156]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1f0      	bne.n	8004bac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	69da      	ldr	r2, [r3, #28]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	431a      	orrs	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd8:	019b      	lsls	r3, r3, #6
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be0:	085b      	lsrs	r3, r3, #1
 8004be2:	3b01      	subs	r3, #1
 8004be4:	041b      	lsls	r3, r3, #16
 8004be6:	431a      	orrs	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bec:	061b      	lsls	r3, r3, #24
 8004bee:	491b      	ldr	r1, [pc, #108]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bf4:	4b1b      	ldr	r3, [pc, #108]	; (8004c64 <HAL_RCC_OscConfig+0x478>)
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bfa:	f7fd f91f 	bl	8001e3c <HAL_GetTick>
 8004bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c00:	e008      	b.n	8004c14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c02:	f7fd f91b 	bl	8001e3c <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d901      	bls.n	8004c14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e05c      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c14:	4b11      	ldr	r3, [pc, #68]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d0f0      	beq.n	8004c02 <HAL_RCC_OscConfig+0x416>
 8004c20:	e054      	b.n	8004ccc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c22:	4b10      	ldr	r3, [pc, #64]	; (8004c64 <HAL_RCC_OscConfig+0x478>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c28:	f7fd f908 	bl	8001e3c <HAL_GetTick>
 8004c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c2e:	e008      	b.n	8004c42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c30:	f7fd f904 	bl	8001e3c <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e045      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c42:	4b06      	ldr	r3, [pc, #24]	; (8004c5c <HAL_RCC_OscConfig+0x470>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1f0      	bne.n	8004c30 <HAL_RCC_OscConfig+0x444>
 8004c4e:	e03d      	b.n	8004ccc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d107      	bne.n	8004c68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e038      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	40007000 	.word	0x40007000
 8004c64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c68:	4b1b      	ldr	r3, [pc, #108]	; (8004cd8 <HAL_RCC_OscConfig+0x4ec>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d028      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d121      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d11a      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c98:	4013      	ands	r3, r2
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d111      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cae:	085b      	lsrs	r3, r3, #1
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d107      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d001      	beq.n	8004ccc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e000      	b.n	8004cce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3718      	adds	r7, #24
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	40023800 	.word	0x40023800

08004cdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d101      	bne.n	8004cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e0cc      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cf0:	4b68      	ldr	r3, [pc, #416]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0307 	and.w	r3, r3, #7
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d90c      	bls.n	8004d18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cfe:	4b65      	ldr	r3, [pc, #404]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	b2d2      	uxtb	r2, r2
 8004d04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d06:	4b63      	ldr	r3, [pc, #396]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0307 	and.w	r3, r3, #7
 8004d0e:	683a      	ldr	r2, [r7, #0]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d001      	beq.n	8004d18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e0b8      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0302 	and.w	r3, r3, #2
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d020      	beq.n	8004d66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d005      	beq.n	8004d3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d30:	4b59      	ldr	r3, [pc, #356]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	4a58      	ldr	r2, [pc, #352]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0308 	and.w	r3, r3, #8
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d005      	beq.n	8004d54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d48:	4b53      	ldr	r3, [pc, #332]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	4a52      	ldr	r2, [pc, #328]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d54:	4b50      	ldr	r3, [pc, #320]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	494d      	ldr	r1, [pc, #308]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d044      	beq.n	8004dfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d107      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d7a:	4b47      	ldr	r3, [pc, #284]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d119      	bne.n	8004dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e07f      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d003      	beq.n	8004d9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d96:	2b03      	cmp	r3, #3
 8004d98:	d107      	bne.n	8004daa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d9a:	4b3f      	ldr	r3, [pc, #252]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d109      	bne.n	8004dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e06f      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004daa:	4b3b      	ldr	r3, [pc, #236]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e067      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dba:	4b37      	ldr	r3, [pc, #220]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f023 0203 	bic.w	r2, r3, #3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	4934      	ldr	r1, [pc, #208]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dcc:	f7fd f836 	bl	8001e3c <HAL_GetTick>
 8004dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dd2:	e00a      	b.n	8004dea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dd4:	f7fd f832 	bl	8001e3c <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e04f      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dea:	4b2b      	ldr	r3, [pc, #172]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f003 020c 	and.w	r2, r3, #12
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d1eb      	bne.n	8004dd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dfc:	4b25      	ldr	r3, [pc, #148]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0307 	and.w	r3, r3, #7
 8004e04:	683a      	ldr	r2, [r7, #0]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d20c      	bcs.n	8004e24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e0a:	4b22      	ldr	r3, [pc, #136]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	b2d2      	uxtb	r2, r2
 8004e10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e12:	4b20      	ldr	r3, [pc, #128]	; (8004e94 <HAL_RCC_ClockConfig+0x1b8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0307 	and.w	r3, r3, #7
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d001      	beq.n	8004e24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e032      	b.n	8004e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0304 	and.w	r3, r3, #4
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d008      	beq.n	8004e42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e30:	4b19      	ldr	r3, [pc, #100]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	4916      	ldr	r1, [pc, #88]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d009      	beq.n	8004e62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e4e:	4b12      	ldr	r3, [pc, #72]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	490e      	ldr	r1, [pc, #56]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e62:	f000 f821 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 8004e66:	4602      	mov	r2, r0
 8004e68:	4b0b      	ldr	r3, [pc, #44]	; (8004e98 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	091b      	lsrs	r3, r3, #4
 8004e6e:	f003 030f 	and.w	r3, r3, #15
 8004e72:	490a      	ldr	r1, [pc, #40]	; (8004e9c <HAL_RCC_ClockConfig+0x1c0>)
 8004e74:	5ccb      	ldrb	r3, [r1, r3]
 8004e76:	fa22 f303 	lsr.w	r3, r2, r3
 8004e7a:	4a09      	ldr	r2, [pc, #36]	; (8004ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e7e:	4b09      	ldr	r3, [pc, #36]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7fc ff96 	bl	8001db4 <HAL_InitTick>

  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	40023c00 	.word	0x40023c00
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	080106c4 	.word	0x080106c4
 8004ea0:	2000000c 	.word	0x2000000c
 8004ea4:	20000010 	.word	0x20000010

08004ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004eac:	b090      	sub	sp, #64	; 0x40
 8004eae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	637b      	str	r3, [r7, #52]	; 0x34
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004eb8:	2300      	movs	r3, #0
 8004eba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ec0:	4b59      	ldr	r3, [pc, #356]	; (8005028 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f003 030c 	and.w	r3, r3, #12
 8004ec8:	2b08      	cmp	r3, #8
 8004eca:	d00d      	beq.n	8004ee8 <HAL_RCC_GetSysClockFreq+0x40>
 8004ecc:	2b08      	cmp	r3, #8
 8004ece:	f200 80a1 	bhi.w	8005014 <HAL_RCC_GetSysClockFreq+0x16c>
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d002      	beq.n	8004edc <HAL_RCC_GetSysClockFreq+0x34>
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	d003      	beq.n	8004ee2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004eda:	e09b      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004edc:	4b53      	ldr	r3, [pc, #332]	; (800502c <HAL_RCC_GetSysClockFreq+0x184>)
 8004ede:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004ee0:	e09b      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ee2:	4b53      	ldr	r3, [pc, #332]	; (8005030 <HAL_RCC_GetSysClockFreq+0x188>)
 8004ee4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ee6:	e098      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ee8:	4b4f      	ldr	r3, [pc, #316]	; (8005028 <HAL_RCC_GetSysClockFreq+0x180>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ef0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ef2:	4b4d      	ldr	r3, [pc, #308]	; (8005028 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d028      	beq.n	8004f50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004efe:	4b4a      	ldr	r3, [pc, #296]	; (8005028 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	099b      	lsrs	r3, r3, #6
 8004f04:	2200      	movs	r2, #0
 8004f06:	623b      	str	r3, [r7, #32]
 8004f08:	627a      	str	r2, [r7, #36]	; 0x24
 8004f0a:	6a3b      	ldr	r3, [r7, #32]
 8004f0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f10:	2100      	movs	r1, #0
 8004f12:	4b47      	ldr	r3, [pc, #284]	; (8005030 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f14:	fb03 f201 	mul.w	r2, r3, r1
 8004f18:	2300      	movs	r3, #0
 8004f1a:	fb00 f303 	mul.w	r3, r0, r3
 8004f1e:	4413      	add	r3, r2
 8004f20:	4a43      	ldr	r2, [pc, #268]	; (8005030 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f22:	fba0 1202 	umull	r1, r2, r0, r2
 8004f26:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f28:	460a      	mov	r2, r1
 8004f2a:	62ba      	str	r2, [r7, #40]	; 0x28
 8004f2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f2e:	4413      	add	r3, r2
 8004f30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f34:	2200      	movs	r2, #0
 8004f36:	61bb      	str	r3, [r7, #24]
 8004f38:	61fa      	str	r2, [r7, #28]
 8004f3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004f42:	f7fb fe23 	bl	8000b8c <__aeabi_uldivmod>
 8004f46:	4602      	mov	r2, r0
 8004f48:	460b      	mov	r3, r1
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f4e:	e053      	b.n	8004ff8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f50:	4b35      	ldr	r3, [pc, #212]	; (8005028 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	099b      	lsrs	r3, r3, #6
 8004f56:	2200      	movs	r2, #0
 8004f58:	613b      	str	r3, [r7, #16]
 8004f5a:	617a      	str	r2, [r7, #20]
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f62:	f04f 0b00 	mov.w	fp, #0
 8004f66:	4652      	mov	r2, sl
 8004f68:	465b      	mov	r3, fp
 8004f6a:	f04f 0000 	mov.w	r0, #0
 8004f6e:	f04f 0100 	mov.w	r1, #0
 8004f72:	0159      	lsls	r1, r3, #5
 8004f74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f78:	0150      	lsls	r0, r2, #5
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	ebb2 080a 	subs.w	r8, r2, sl
 8004f82:	eb63 090b 	sbc.w	r9, r3, fp
 8004f86:	f04f 0200 	mov.w	r2, #0
 8004f8a:	f04f 0300 	mov.w	r3, #0
 8004f8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004f92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004f96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004f9a:	ebb2 0408 	subs.w	r4, r2, r8
 8004f9e:	eb63 0509 	sbc.w	r5, r3, r9
 8004fa2:	f04f 0200 	mov.w	r2, #0
 8004fa6:	f04f 0300 	mov.w	r3, #0
 8004faa:	00eb      	lsls	r3, r5, #3
 8004fac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fb0:	00e2      	lsls	r2, r4, #3
 8004fb2:	4614      	mov	r4, r2
 8004fb4:	461d      	mov	r5, r3
 8004fb6:	eb14 030a 	adds.w	r3, r4, sl
 8004fba:	603b      	str	r3, [r7, #0]
 8004fbc:	eb45 030b 	adc.w	r3, r5, fp
 8004fc0:	607b      	str	r3, [r7, #4]
 8004fc2:	f04f 0200 	mov.w	r2, #0
 8004fc6:	f04f 0300 	mov.w	r3, #0
 8004fca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004fce:	4629      	mov	r1, r5
 8004fd0:	028b      	lsls	r3, r1, #10
 8004fd2:	4621      	mov	r1, r4
 8004fd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004fd8:	4621      	mov	r1, r4
 8004fda:	028a      	lsls	r2, r1, #10
 8004fdc:	4610      	mov	r0, r2
 8004fde:	4619      	mov	r1, r3
 8004fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	60fa      	str	r2, [r7, #12]
 8004fe8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fec:	f7fb fdce 	bl	8000b8c <__aeabi_uldivmod>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ff8:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	0c1b      	lsrs	r3, r3, #16
 8004ffe:	f003 0303 	and.w	r3, r3, #3
 8005002:	3301      	adds	r3, #1
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005008:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800500a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800500c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005010:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005012:	e002      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005014:	4b05      	ldr	r3, [pc, #20]	; (800502c <HAL_RCC_GetSysClockFreq+0x184>)
 8005016:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005018:	bf00      	nop
    }
  }
  return sysclockfreq;
 800501a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800501c:	4618      	mov	r0, r3
 800501e:	3740      	adds	r7, #64	; 0x40
 8005020:	46bd      	mov	sp, r7
 8005022:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005026:	bf00      	nop
 8005028:	40023800 	.word	0x40023800
 800502c:	00f42400 	.word	0x00f42400
 8005030:	017d7840 	.word	0x017d7840

08005034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005034:	b480      	push	{r7}
 8005036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005038:	4b03      	ldr	r3, [pc, #12]	; (8005048 <HAL_RCC_GetHCLKFreq+0x14>)
 800503a:	681b      	ldr	r3, [r3, #0]
}
 800503c:	4618      	mov	r0, r3
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	2000000c 	.word	0x2000000c

0800504c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e041      	b.n	80050e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d106      	bne.n	8005078 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7fc fd62 	bl	8001b3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3304      	adds	r3, #4
 8005088:	4619      	mov	r1, r3
 800508a:	4610      	mov	r0, r2
 800508c:	f000 fb80 	bl	8005790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
	...

080050ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d001      	beq.n	8005104 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e03c      	b.n	800517e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a1e      	ldr	r2, [pc, #120]	; (800518c <HAL_TIM_Base_Start+0xa0>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d018      	beq.n	8005148 <HAL_TIM_Base_Start+0x5c>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800511e:	d013      	beq.n	8005148 <HAL_TIM_Base_Start+0x5c>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a1a      	ldr	r2, [pc, #104]	; (8005190 <HAL_TIM_Base_Start+0xa4>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d00e      	beq.n	8005148 <HAL_TIM_Base_Start+0x5c>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a19      	ldr	r2, [pc, #100]	; (8005194 <HAL_TIM_Base_Start+0xa8>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d009      	beq.n	8005148 <HAL_TIM_Base_Start+0x5c>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a17      	ldr	r2, [pc, #92]	; (8005198 <HAL_TIM_Base_Start+0xac>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d004      	beq.n	8005148 <HAL_TIM_Base_Start+0x5c>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a16      	ldr	r2, [pc, #88]	; (800519c <HAL_TIM_Base_Start+0xb0>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d111      	bne.n	800516c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f003 0307 	and.w	r3, r3, #7
 8005152:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2b06      	cmp	r3, #6
 8005158:	d010      	beq.n	800517c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f042 0201 	orr.w	r2, r2, #1
 8005168:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800516a:	e007      	b.n	800517c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0201 	orr.w	r2, r2, #1
 800517a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3714      	adds	r7, #20
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	40010000 	.word	0x40010000
 8005190:	40000400 	.word	0x40000400
 8005194:	40000800 	.word	0x40000800
 8005198:	40000c00 	.word	0x40000c00
 800519c:	40014000 	.word	0x40014000

080051a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e041      	b.n	8005236 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d106      	bne.n	80051cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f839 	bl	800523e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2202      	movs	r2, #2
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	3304      	adds	r3, #4
 80051dc:	4619      	mov	r1, r3
 80051de:	4610      	mov	r0, r2
 80051e0:	f000 fad6 	bl	8005790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}

0800523e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800523e:	b480      	push	{r7}
 8005240:	b083      	sub	sp, #12
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
	...

08005254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d109      	bne.n	8005278 <HAL_TIM_PWM_Start+0x24>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b01      	cmp	r3, #1
 800526e:	bf14      	ite	ne
 8005270:	2301      	movne	r3, #1
 8005272:	2300      	moveq	r3, #0
 8005274:	b2db      	uxtb	r3, r3
 8005276:	e022      	b.n	80052be <HAL_TIM_PWM_Start+0x6a>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	2b04      	cmp	r3, #4
 800527c:	d109      	bne.n	8005292 <HAL_TIM_PWM_Start+0x3e>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b01      	cmp	r3, #1
 8005288:	bf14      	ite	ne
 800528a:	2301      	movne	r3, #1
 800528c:	2300      	moveq	r3, #0
 800528e:	b2db      	uxtb	r3, r3
 8005290:	e015      	b.n	80052be <HAL_TIM_PWM_Start+0x6a>
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	2b08      	cmp	r3, #8
 8005296:	d109      	bne.n	80052ac <HAL_TIM_PWM_Start+0x58>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	bf14      	ite	ne
 80052a4:	2301      	movne	r3, #1
 80052a6:	2300      	moveq	r3, #0
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	e008      	b.n	80052be <HAL_TIM_PWM_Start+0x6a>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	bf14      	ite	ne
 80052b8:	2301      	movne	r3, #1
 80052ba:	2300      	moveq	r3, #0
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e068      	b.n	8005398 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d104      	bne.n	80052d6 <HAL_TIM_PWM_Start+0x82>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052d4:	e013      	b.n	80052fe <HAL_TIM_PWM_Start+0xaa>
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b04      	cmp	r3, #4
 80052da:	d104      	bne.n	80052e6 <HAL_TIM_PWM_Start+0x92>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052e4:	e00b      	b.n	80052fe <HAL_TIM_PWM_Start+0xaa>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b08      	cmp	r3, #8
 80052ea:	d104      	bne.n	80052f6 <HAL_TIM_PWM_Start+0xa2>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052f4:	e003      	b.n	80052fe <HAL_TIM_PWM_Start+0xaa>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2202      	movs	r2, #2
 80052fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	2201      	movs	r2, #1
 8005304:	6839      	ldr	r1, [r7, #0]
 8005306:	4618      	mov	r0, r3
 8005308:	f000 fce8 	bl	8005cdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a23      	ldr	r2, [pc, #140]	; (80053a0 <HAL_TIM_PWM_Start+0x14c>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d107      	bne.n	8005326 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005324:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a1d      	ldr	r2, [pc, #116]	; (80053a0 <HAL_TIM_PWM_Start+0x14c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d018      	beq.n	8005362 <HAL_TIM_PWM_Start+0x10e>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005338:	d013      	beq.n	8005362 <HAL_TIM_PWM_Start+0x10e>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a19      	ldr	r2, [pc, #100]	; (80053a4 <HAL_TIM_PWM_Start+0x150>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d00e      	beq.n	8005362 <HAL_TIM_PWM_Start+0x10e>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a17      	ldr	r2, [pc, #92]	; (80053a8 <HAL_TIM_PWM_Start+0x154>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d009      	beq.n	8005362 <HAL_TIM_PWM_Start+0x10e>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a16      	ldr	r2, [pc, #88]	; (80053ac <HAL_TIM_PWM_Start+0x158>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d004      	beq.n	8005362 <HAL_TIM_PWM_Start+0x10e>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a14      	ldr	r2, [pc, #80]	; (80053b0 <HAL_TIM_PWM_Start+0x15c>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d111      	bne.n	8005386 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2b06      	cmp	r3, #6
 8005372:	d010      	beq.n	8005396 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0201 	orr.w	r2, r2, #1
 8005382:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005384:	e007      	b.n	8005396 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f042 0201 	orr.w	r2, r2, #1
 8005394:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3710      	adds	r7, #16
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40010000 	.word	0x40010000
 80053a4:	40000400 	.word	0x40000400
 80053a8:	40000800 	.word	0x40000800
 80053ac:	40000c00 	.word	0x40000c00
 80053b0:	40014000 	.word	0x40014000

080053b4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2200      	movs	r2, #0
 80053c4:	6839      	ldr	r1, [r7, #0]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 fc88 	bl	8005cdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a29      	ldr	r2, [pc, #164]	; (8005478 <HAL_TIM_PWM_Stop+0xc4>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d117      	bne.n	8005406 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6a1a      	ldr	r2, [r3, #32]
 80053dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80053e0:	4013      	ands	r3, r2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10f      	bne.n	8005406 <HAL_TIM_PWM_Stop+0x52>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6a1a      	ldr	r2, [r3, #32]
 80053ec:	f240 4344 	movw	r3, #1092	; 0x444
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d107      	bne.n	8005406 <HAL_TIM_PWM_Stop+0x52>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005404:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6a1a      	ldr	r2, [r3, #32]
 800540c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005410:	4013      	ands	r3, r2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10f      	bne.n	8005436 <HAL_TIM_PWM_Stop+0x82>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6a1a      	ldr	r2, [r3, #32]
 800541c:	f240 4344 	movw	r3, #1092	; 0x444
 8005420:	4013      	ands	r3, r2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d107      	bne.n	8005436 <HAL_TIM_PWM_Stop+0x82>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f022 0201 	bic.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d104      	bne.n	8005446 <HAL_TIM_PWM_Stop+0x92>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005444:	e013      	b.n	800546e <HAL_TIM_PWM_Stop+0xba>
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	2b04      	cmp	r3, #4
 800544a:	d104      	bne.n	8005456 <HAL_TIM_PWM_Stop+0xa2>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005454:	e00b      	b.n	800546e <HAL_TIM_PWM_Stop+0xba>
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b08      	cmp	r3, #8
 800545a:	d104      	bne.n	8005466 <HAL_TIM_PWM_Stop+0xb2>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005464:	e003      	b.n	800546e <HAL_TIM_PWM_Stop+0xba>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3708      	adds	r7, #8
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	40010000 	.word	0x40010000

0800547c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005488:	2300      	movs	r3, #0
 800548a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005492:	2b01      	cmp	r3, #1
 8005494:	d101      	bne.n	800549a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005496:	2302      	movs	r3, #2
 8005498:	e0ae      	b.n	80055f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b0c      	cmp	r3, #12
 80054a6:	f200 809f 	bhi.w	80055e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80054aa:	a201      	add	r2, pc, #4	; (adr r2, 80054b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b0:	080054e5 	.word	0x080054e5
 80054b4:	080055e9 	.word	0x080055e9
 80054b8:	080055e9 	.word	0x080055e9
 80054bc:	080055e9 	.word	0x080055e9
 80054c0:	08005525 	.word	0x08005525
 80054c4:	080055e9 	.word	0x080055e9
 80054c8:	080055e9 	.word	0x080055e9
 80054cc:	080055e9 	.word	0x080055e9
 80054d0:	08005567 	.word	0x08005567
 80054d4:	080055e9 	.word	0x080055e9
 80054d8:	080055e9 	.word	0x080055e9
 80054dc:	080055e9 	.word	0x080055e9
 80054e0:	080055a7 	.word	0x080055a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68b9      	ldr	r1, [r7, #8]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f000 f9d0 	bl	8005890 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699a      	ldr	r2, [r3, #24]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0208 	orr.w	r2, r2, #8
 80054fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	699a      	ldr	r2, [r3, #24]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f022 0204 	bic.w	r2, r2, #4
 800550e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6999      	ldr	r1, [r3, #24]
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	691a      	ldr	r2, [r3, #16]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	619a      	str	r2, [r3, #24]
      break;
 8005522:	e064      	b.n	80055ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68b9      	ldr	r1, [r7, #8]
 800552a:	4618      	mov	r0, r3
 800552c:	f000 fa16 	bl	800595c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	699a      	ldr	r2, [r3, #24]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800553e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	699a      	ldr	r2, [r3, #24]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800554e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6999      	ldr	r1, [r3, #24]
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	021a      	lsls	r2, r3, #8
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	430a      	orrs	r2, r1
 8005562:	619a      	str	r2, [r3, #24]
      break;
 8005564:	e043      	b.n	80055ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68b9      	ldr	r1, [r7, #8]
 800556c:	4618      	mov	r0, r3
 800556e:	f000 fa61 	bl	8005a34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69da      	ldr	r2, [r3, #28]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f042 0208 	orr.w	r2, r2, #8
 8005580:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	69da      	ldr	r2, [r3, #28]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0204 	bic.w	r2, r2, #4
 8005590:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	69d9      	ldr	r1, [r3, #28]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	691a      	ldr	r2, [r3, #16]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	61da      	str	r2, [r3, #28]
      break;
 80055a4:	e023      	b.n	80055ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68b9      	ldr	r1, [r7, #8]
 80055ac:	4618      	mov	r0, r3
 80055ae:	f000 faab 	bl	8005b08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	69da      	ldr	r2, [r3, #28]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	69da      	ldr	r2, [r3, #28]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	69d9      	ldr	r1, [r3, #28]
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	021a      	lsls	r2, r3, #8
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	61da      	str	r2, [r3, #28]
      break;
 80055e6:	e002      	b.n	80055ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	75fb      	strb	r3, [r7, #23]
      break;
 80055ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3718      	adds	r7, #24
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b084      	sub	sp, #16
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800560a:	2300      	movs	r3, #0
 800560c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005614:	2b01      	cmp	r3, #1
 8005616:	d101      	bne.n	800561c <HAL_TIM_ConfigClockSource+0x1c>
 8005618:	2302      	movs	r3, #2
 800561a:	e0b4      	b.n	8005786 <HAL_TIM_ConfigClockSource+0x186>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800563a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005642:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005654:	d03e      	beq.n	80056d4 <HAL_TIM_ConfigClockSource+0xd4>
 8005656:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800565a:	f200 8087 	bhi.w	800576c <HAL_TIM_ConfigClockSource+0x16c>
 800565e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005662:	f000 8086 	beq.w	8005772 <HAL_TIM_ConfigClockSource+0x172>
 8005666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800566a:	d87f      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x16c>
 800566c:	2b70      	cmp	r3, #112	; 0x70
 800566e:	d01a      	beq.n	80056a6 <HAL_TIM_ConfigClockSource+0xa6>
 8005670:	2b70      	cmp	r3, #112	; 0x70
 8005672:	d87b      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x16c>
 8005674:	2b60      	cmp	r3, #96	; 0x60
 8005676:	d050      	beq.n	800571a <HAL_TIM_ConfigClockSource+0x11a>
 8005678:	2b60      	cmp	r3, #96	; 0x60
 800567a:	d877      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x16c>
 800567c:	2b50      	cmp	r3, #80	; 0x50
 800567e:	d03c      	beq.n	80056fa <HAL_TIM_ConfigClockSource+0xfa>
 8005680:	2b50      	cmp	r3, #80	; 0x50
 8005682:	d873      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x16c>
 8005684:	2b40      	cmp	r3, #64	; 0x40
 8005686:	d058      	beq.n	800573a <HAL_TIM_ConfigClockSource+0x13a>
 8005688:	2b40      	cmp	r3, #64	; 0x40
 800568a:	d86f      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x16c>
 800568c:	2b30      	cmp	r3, #48	; 0x30
 800568e:	d064      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x15a>
 8005690:	2b30      	cmp	r3, #48	; 0x30
 8005692:	d86b      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x16c>
 8005694:	2b20      	cmp	r3, #32
 8005696:	d060      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x15a>
 8005698:	2b20      	cmp	r3, #32
 800569a:	d867      	bhi.n	800576c <HAL_TIM_ConfigClockSource+0x16c>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d05c      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x15a>
 80056a0:	2b10      	cmp	r3, #16
 80056a2:	d05a      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x15a>
 80056a4:	e062      	b.n	800576c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6818      	ldr	r0, [r3, #0]
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	6899      	ldr	r1, [r3, #8]
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f000 faf1 	bl	8005c9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	609a      	str	r2, [r3, #8]
      break;
 80056d2:	e04f      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6818      	ldr	r0, [r3, #0]
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	6899      	ldr	r1, [r3, #8]
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	f000 fada 	bl	8005c9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689a      	ldr	r2, [r3, #8]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056f6:	609a      	str	r2, [r3, #8]
      break;
 80056f8:	e03c      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6818      	ldr	r0, [r3, #0]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	6859      	ldr	r1, [r3, #4]
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	461a      	mov	r2, r3
 8005708:	f000 fa4e 	bl	8005ba8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2150      	movs	r1, #80	; 0x50
 8005712:	4618      	mov	r0, r3
 8005714:	f000 faa7 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 8005718:	e02c      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6818      	ldr	r0, [r3, #0]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	6859      	ldr	r1, [r3, #4]
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	461a      	mov	r2, r3
 8005728:	f000 fa6d 	bl	8005c06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2160      	movs	r1, #96	; 0x60
 8005732:	4618      	mov	r0, r3
 8005734:	f000 fa97 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 8005738:	e01c      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6818      	ldr	r0, [r3, #0]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	6859      	ldr	r1, [r3, #4]
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	461a      	mov	r2, r3
 8005748:	f000 fa2e 	bl	8005ba8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2140      	movs	r1, #64	; 0x40
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fa87 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 8005758:	e00c      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4619      	mov	r1, r3
 8005764:	4610      	mov	r0, r2
 8005766:	f000 fa7e 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 800576a:	e003      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	73fb      	strb	r3, [r7, #15]
      break;
 8005770:	e000      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005772:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005784:	7bfb      	ldrb	r3, [r7, #15]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a34      	ldr	r2, [pc, #208]	; (8005874 <TIM_Base_SetConfig+0xe4>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d00f      	beq.n	80057c8 <TIM_Base_SetConfig+0x38>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ae:	d00b      	beq.n	80057c8 <TIM_Base_SetConfig+0x38>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a31      	ldr	r2, [pc, #196]	; (8005878 <TIM_Base_SetConfig+0xe8>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d007      	beq.n	80057c8 <TIM_Base_SetConfig+0x38>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a30      	ldr	r2, [pc, #192]	; (800587c <TIM_Base_SetConfig+0xec>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d003      	beq.n	80057c8 <TIM_Base_SetConfig+0x38>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a2f      	ldr	r2, [pc, #188]	; (8005880 <TIM_Base_SetConfig+0xf0>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d108      	bne.n	80057da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a25      	ldr	r2, [pc, #148]	; (8005874 <TIM_Base_SetConfig+0xe4>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d01b      	beq.n	800581a <TIM_Base_SetConfig+0x8a>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057e8:	d017      	beq.n	800581a <TIM_Base_SetConfig+0x8a>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a22      	ldr	r2, [pc, #136]	; (8005878 <TIM_Base_SetConfig+0xe8>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d013      	beq.n	800581a <TIM_Base_SetConfig+0x8a>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a21      	ldr	r2, [pc, #132]	; (800587c <TIM_Base_SetConfig+0xec>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d00f      	beq.n	800581a <TIM_Base_SetConfig+0x8a>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a20      	ldr	r2, [pc, #128]	; (8005880 <TIM_Base_SetConfig+0xf0>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d00b      	beq.n	800581a <TIM_Base_SetConfig+0x8a>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a1f      	ldr	r2, [pc, #124]	; (8005884 <TIM_Base_SetConfig+0xf4>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d007      	beq.n	800581a <TIM_Base_SetConfig+0x8a>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a1e      	ldr	r2, [pc, #120]	; (8005888 <TIM_Base_SetConfig+0xf8>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d003      	beq.n	800581a <TIM_Base_SetConfig+0x8a>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a1d      	ldr	r2, [pc, #116]	; (800588c <TIM_Base_SetConfig+0xfc>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d108      	bne.n	800582c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005820:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	4313      	orrs	r3, r2
 800582a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	4313      	orrs	r3, r2
 8005838:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	689a      	ldr	r2, [r3, #8]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a08      	ldr	r2, [pc, #32]	; (8005874 <TIM_Base_SetConfig+0xe4>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d103      	bne.n	8005860 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	691a      	ldr	r2, [r3, #16]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	615a      	str	r2, [r3, #20]
}
 8005866:	bf00      	nop
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	40010000 	.word	0x40010000
 8005878:	40000400 	.word	0x40000400
 800587c:	40000800 	.word	0x40000800
 8005880:	40000c00 	.word	0x40000c00
 8005884:	40014000 	.word	0x40014000
 8005888:	40014400 	.word	0x40014400
 800588c:	40014800 	.word	0x40014800

08005890 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005890:	b480      	push	{r7}
 8005892:	b087      	sub	sp, #28
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a1b      	ldr	r3, [r3, #32]
 800589e:	f023 0201 	bic.w	r2, r3, #1
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	699b      	ldr	r3, [r3, #24]
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f023 0303 	bic.w	r3, r3, #3
 80058c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f023 0302 	bic.w	r3, r3, #2
 80058d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a1c      	ldr	r2, [pc, #112]	; (8005958 <TIM_OC1_SetConfig+0xc8>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d10c      	bne.n	8005906 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f023 0308 	bic.w	r3, r3, #8
 80058f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f023 0304 	bic.w	r3, r3, #4
 8005904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a13      	ldr	r2, [pc, #76]	; (8005958 <TIM_OC1_SetConfig+0xc8>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d111      	bne.n	8005932 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800591c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	4313      	orrs	r3, r2
 8005926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	621a      	str	r2, [r3, #32]
}
 800594c:	bf00      	nop
 800594e:	371c      	adds	r7, #28
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	40010000 	.word	0x40010000

0800595c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800595c:	b480      	push	{r7}
 800595e:	b087      	sub	sp, #28
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	f023 0210 	bic.w	r2, r3, #16
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800598a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005992:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	021b      	lsls	r3, r3, #8
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	4313      	orrs	r3, r2
 800599e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f023 0320 	bic.w	r3, r3, #32
 80059a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	011b      	lsls	r3, r3, #4
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a1e      	ldr	r2, [pc, #120]	; (8005a30 <TIM_OC2_SetConfig+0xd4>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d10d      	bne.n	80059d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	011b      	lsls	r3, r3, #4
 80059ca:	697a      	ldr	r2, [r7, #20]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a15      	ldr	r2, [pc, #84]	; (8005a30 <TIM_OC2_SetConfig+0xd4>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d113      	bne.n	8005a08 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	693a      	ldr	r2, [r7, #16]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	621a      	str	r2, [r3, #32]
}
 8005a22:	bf00      	nop
 8005a24:	371c      	adds	r7, #28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40010000 	.word	0x40010000

08005a34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b087      	sub	sp, #28
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a1b      	ldr	r3, [r3, #32]
 8005a42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 0303 	bic.w	r3, r3, #3
 8005a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	021b      	lsls	r3, r3, #8
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a1d      	ldr	r2, [pc, #116]	; (8005b04 <TIM_OC3_SetConfig+0xd0>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d10d      	bne.n	8005aae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	021b      	lsls	r3, r3, #8
 8005aa0:	697a      	ldr	r2, [r7, #20]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005aac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a14      	ldr	r2, [pc, #80]	; (8005b04 <TIM_OC3_SetConfig+0xd0>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d113      	bne.n	8005ade <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	011b      	lsls	r3, r3, #4
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	011b      	lsls	r3, r3, #4
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685a      	ldr	r2, [r3, #4]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	697a      	ldr	r2, [r7, #20]
 8005af6:	621a      	str	r2, [r3, #32]
}
 8005af8:	bf00      	nop
 8005afa:	371c      	adds	r7, #28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr
 8005b04:	40010000 	.word	0x40010000

08005b08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	021b      	lsls	r3, r3, #8
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	031b      	lsls	r3, r3, #12
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a10      	ldr	r2, [pc, #64]	; (8005ba4 <TIM_OC4_SetConfig+0x9c>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d109      	bne.n	8005b7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	019b      	lsls	r3, r3, #6
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	621a      	str	r2, [r3, #32]
}
 8005b96:	bf00      	nop
 8005b98:	371c      	adds	r7, #28
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	40010000 	.word	0x40010000

08005ba8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b087      	sub	sp, #28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a1b      	ldr	r3, [r3, #32]
 8005bb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
 8005bbe:	f023 0201 	bic.w	r2, r3, #1
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	011b      	lsls	r3, r3, #4
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f023 030a 	bic.w	r3, r3, #10
 8005be4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	621a      	str	r2, [r3, #32]
}
 8005bfa:	bf00      	nop
 8005bfc:	371c      	adds	r7, #28
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c06:	b480      	push	{r7}
 8005c08:	b087      	sub	sp, #28
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	60f8      	str	r0, [r7, #12]
 8005c0e:	60b9      	str	r1, [r7, #8]
 8005c10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	f023 0210 	bic.w	r2, r3, #16
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	031b      	lsls	r3, r3, #12
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	621a      	str	r2, [r3, #32]
}
 8005c5a:	bf00      	nop
 8005c5c:	371c      	adds	r7, #28
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b085      	sub	sp, #20
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
 8005c6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c7e:	683a      	ldr	r2, [r7, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	f043 0307 	orr.w	r3, r3, #7
 8005c88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	609a      	str	r2, [r3, #8]
}
 8005c90:	bf00      	nop
 8005c92:	3714      	adds	r7, #20
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b087      	sub	sp, #28
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
 8005ca8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	021a      	lsls	r2, r3, #8
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	431a      	orrs	r2, r3
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	609a      	str	r2, [r3, #8]
}
 8005cd0:	bf00      	nop
 8005cd2:	371c      	adds	r7, #28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b087      	sub	sp, #28
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f003 031f 	and.w	r3, r3, #31
 8005cee:	2201      	movs	r2, #1
 8005cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6a1a      	ldr	r2, [r3, #32]
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	43db      	mvns	r3, r3
 8005cfe:	401a      	ands	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6a1a      	ldr	r2, [r3, #32]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	f003 031f 	and.w	r3, r3, #31
 8005d0e:	6879      	ldr	r1, [r7, #4]
 8005d10:	fa01 f303 	lsl.w	r3, r1, r3
 8005d14:	431a      	orrs	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	621a      	str	r2, [r3, #32]
}
 8005d1a:	bf00      	nop
 8005d1c:	371c      	adds	r7, #28
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr
	...

08005d28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d101      	bne.n	8005d40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d3c:	2302      	movs	r3, #2
 8005d3e:	e050      	b.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a1c      	ldr	r2, [pc, #112]	; (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d018      	beq.n	8005db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d8c:	d013      	beq.n	8005db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a18      	ldr	r2, [pc, #96]	; (8005df4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d00e      	beq.n	8005db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a16      	ldr	r2, [pc, #88]	; (8005df8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d009      	beq.n	8005db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a15      	ldr	r2, [pc, #84]	; (8005dfc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d004      	beq.n	8005db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a13      	ldr	r2, [pc, #76]	; (8005e00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d10c      	bne.n	8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68ba      	ldr	r2, [r7, #8]
 8005dce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3714      	adds	r7, #20
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop
 8005df0:	40010000 	.word	0x40010000
 8005df4:	40000400 	.word	0x40000400
 8005df8:	40000800 	.word	0x40000800
 8005dfc:	40000c00 	.word	0x40000c00
 8005e00:	40014000 	.word	0x40014000

08005e04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e04:	b084      	sub	sp, #16
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b084      	sub	sp, #16
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	6078      	str	r0, [r7, #4]
 8005e0e:	f107 001c 	add.w	r0, r7, #28
 8005e12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d122      	bne.n	8005e62 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005e30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d105      	bne.n	8005e56 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f001 fbee 	bl	8007638 <USB_CoreReset>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	73fb      	strb	r3, [r7, #15]
 8005e60:	e01a      	b.n	8005e98 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f001 fbe2 	bl	8007638 <USB_CoreReset>
 8005e74:	4603      	mov	r3, r0
 8005e76:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005e78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d106      	bne.n	8005e8c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e82:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	639a      	str	r2, [r3, #56]	; 0x38
 8005e8a:	e005      	b.n	8005e98 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e90:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d10b      	bne.n	8005eb6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	f043 0206 	orr.w	r2, r3, #6
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f043 0220 	orr.w	r2, r3, #32
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3710      	adds	r7, #16
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ec2:	b004      	add	sp, #16
 8005ec4:	4770      	bx	lr
	...

08005ec8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b087      	sub	sp, #28
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005ed6:	79fb      	ldrb	r3, [r7, #7]
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	d165      	bne.n	8005fa8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	4a41      	ldr	r2, [pc, #260]	; (8005fe4 <USB_SetTurnaroundTime+0x11c>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d906      	bls.n	8005ef2 <USB_SetTurnaroundTime+0x2a>
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	4a40      	ldr	r2, [pc, #256]	; (8005fe8 <USB_SetTurnaroundTime+0x120>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d202      	bcs.n	8005ef2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005eec:	230f      	movs	r3, #15
 8005eee:	617b      	str	r3, [r7, #20]
 8005ef0:	e062      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	4a3c      	ldr	r2, [pc, #240]	; (8005fe8 <USB_SetTurnaroundTime+0x120>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d306      	bcc.n	8005f08 <USB_SetTurnaroundTime+0x40>
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	4a3b      	ldr	r2, [pc, #236]	; (8005fec <USB_SetTurnaroundTime+0x124>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d202      	bcs.n	8005f08 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005f02:	230e      	movs	r3, #14
 8005f04:	617b      	str	r3, [r7, #20]
 8005f06:	e057      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	4a38      	ldr	r2, [pc, #224]	; (8005fec <USB_SetTurnaroundTime+0x124>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d306      	bcc.n	8005f1e <USB_SetTurnaroundTime+0x56>
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	4a37      	ldr	r2, [pc, #220]	; (8005ff0 <USB_SetTurnaroundTime+0x128>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d202      	bcs.n	8005f1e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005f18:	230d      	movs	r3, #13
 8005f1a:	617b      	str	r3, [r7, #20]
 8005f1c:	e04c      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	4a33      	ldr	r2, [pc, #204]	; (8005ff0 <USB_SetTurnaroundTime+0x128>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d306      	bcc.n	8005f34 <USB_SetTurnaroundTime+0x6c>
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	4a32      	ldr	r2, [pc, #200]	; (8005ff4 <USB_SetTurnaroundTime+0x12c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d802      	bhi.n	8005f34 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005f2e:	230c      	movs	r3, #12
 8005f30:	617b      	str	r3, [r7, #20]
 8005f32:	e041      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	4a2f      	ldr	r2, [pc, #188]	; (8005ff4 <USB_SetTurnaroundTime+0x12c>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d906      	bls.n	8005f4a <USB_SetTurnaroundTime+0x82>
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	4a2e      	ldr	r2, [pc, #184]	; (8005ff8 <USB_SetTurnaroundTime+0x130>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d802      	bhi.n	8005f4a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005f44:	230b      	movs	r3, #11
 8005f46:	617b      	str	r3, [r7, #20]
 8005f48:	e036      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	4a2a      	ldr	r2, [pc, #168]	; (8005ff8 <USB_SetTurnaroundTime+0x130>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d906      	bls.n	8005f60 <USB_SetTurnaroundTime+0x98>
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	4a29      	ldr	r2, [pc, #164]	; (8005ffc <USB_SetTurnaroundTime+0x134>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d802      	bhi.n	8005f60 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005f5a:	230a      	movs	r3, #10
 8005f5c:	617b      	str	r3, [r7, #20]
 8005f5e:	e02b      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	4a26      	ldr	r2, [pc, #152]	; (8005ffc <USB_SetTurnaroundTime+0x134>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d906      	bls.n	8005f76 <USB_SetTurnaroundTime+0xae>
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	4a25      	ldr	r2, [pc, #148]	; (8006000 <USB_SetTurnaroundTime+0x138>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d202      	bcs.n	8005f76 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005f70:	2309      	movs	r3, #9
 8005f72:	617b      	str	r3, [r7, #20]
 8005f74:	e020      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	4a21      	ldr	r2, [pc, #132]	; (8006000 <USB_SetTurnaroundTime+0x138>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d306      	bcc.n	8005f8c <USB_SetTurnaroundTime+0xc4>
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	4a20      	ldr	r2, [pc, #128]	; (8006004 <USB_SetTurnaroundTime+0x13c>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d802      	bhi.n	8005f8c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005f86:	2308      	movs	r3, #8
 8005f88:	617b      	str	r3, [r7, #20]
 8005f8a:	e015      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	4a1d      	ldr	r2, [pc, #116]	; (8006004 <USB_SetTurnaroundTime+0x13c>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d906      	bls.n	8005fa2 <USB_SetTurnaroundTime+0xda>
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	4a1c      	ldr	r2, [pc, #112]	; (8006008 <USB_SetTurnaroundTime+0x140>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d202      	bcs.n	8005fa2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005f9c:	2307      	movs	r3, #7
 8005f9e:	617b      	str	r3, [r7, #20]
 8005fa0:	e00a      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005fa2:	2306      	movs	r3, #6
 8005fa4:	617b      	str	r3, [r7, #20]
 8005fa6:	e007      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005fa8:	79fb      	ldrb	r3, [r7, #7]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d102      	bne.n	8005fb4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005fae:	2309      	movs	r3, #9
 8005fb0:	617b      	str	r3, [r7, #20]
 8005fb2:	e001      	b.n	8005fb8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005fb4:	2309      	movs	r3, #9
 8005fb6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	68da      	ldr	r2, [r3, #12]
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	029b      	lsls	r3, r3, #10
 8005fcc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005fd0:	431a      	orrs	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	371c      	adds	r7, #28
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr
 8005fe4:	00d8acbf 	.word	0x00d8acbf
 8005fe8:	00e4e1c0 	.word	0x00e4e1c0
 8005fec:	00f42400 	.word	0x00f42400
 8005ff0:	01067380 	.word	0x01067380
 8005ff4:	011a499f 	.word	0x011a499f
 8005ff8:	01312cff 	.word	0x01312cff
 8005ffc:	014ca43f 	.word	0x014ca43f
 8006000:	016e3600 	.word	0x016e3600
 8006004:	01a6ab1f 	.word	0x01a6ab1f
 8006008:	01e84800 	.word	0x01e84800

0800600c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f043 0201 	orr.w	r2, r3, #1
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	370c      	adds	r7, #12
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800602e:	b480      	push	{r7}
 8006030:	b083      	sub	sp, #12
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f023 0201 	bic.w	r2, r3, #1
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	460b      	mov	r3, r1
 800605a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800606c:	78fb      	ldrb	r3, [r7, #3]
 800606e:	2b01      	cmp	r3, #1
 8006070:	d115      	bne.n	800609e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800607e:	2001      	movs	r0, #1
 8006080:	f7fb fee8 	bl	8001e54 <HAL_Delay>
      ms++;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	3301      	adds	r3, #1
 8006088:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f001 fa45 	bl	800751a <USB_GetMode>
 8006090:	4603      	mov	r3, r0
 8006092:	2b01      	cmp	r3, #1
 8006094:	d01e      	beq.n	80060d4 <USB_SetCurrentMode+0x84>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2b31      	cmp	r3, #49	; 0x31
 800609a:	d9f0      	bls.n	800607e <USB_SetCurrentMode+0x2e>
 800609c:	e01a      	b.n	80060d4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800609e:	78fb      	ldrb	r3, [r7, #3]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d115      	bne.n	80060d0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80060b0:	2001      	movs	r0, #1
 80060b2:	f7fb fecf 	bl	8001e54 <HAL_Delay>
      ms++;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	3301      	adds	r3, #1
 80060ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f001 fa2c 	bl	800751a <USB_GetMode>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d005      	beq.n	80060d4 <USB_SetCurrentMode+0x84>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2b31      	cmp	r3, #49	; 0x31
 80060cc:	d9f0      	bls.n	80060b0 <USB_SetCurrentMode+0x60>
 80060ce:	e001      	b.n	80060d4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e005      	b.n	80060e0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2b32      	cmp	r3, #50	; 0x32
 80060d8:	d101      	bne.n	80060de <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e000      	b.n	80060e0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3710      	adds	r7, #16
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80060e8:	b084      	sub	sp, #16
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b086      	sub	sp, #24
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
 80060f2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80060f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80060fa:	2300      	movs	r3, #0
 80060fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006102:	2300      	movs	r3, #0
 8006104:	613b      	str	r3, [r7, #16]
 8006106:	e009      	b.n	800611c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	3340      	adds	r3, #64	; 0x40
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	4413      	add	r3, r2
 8006112:	2200      	movs	r2, #0
 8006114:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	3301      	adds	r3, #1
 800611a:	613b      	str	r3, [r7, #16]
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	2b0e      	cmp	r3, #14
 8006120:	d9f2      	bls.n	8006108 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006122:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006124:	2b00      	cmp	r3, #0
 8006126:	d11c      	bne.n	8006162 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006136:	f043 0302 	orr.w	r3, r3, #2
 800613a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006140:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800614c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006158:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	639a      	str	r2, [r3, #56]	; 0x38
 8006160:	e00b      	b.n	800617a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006166:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006172:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006180:	461a      	mov	r2, r3
 8006182:	2300      	movs	r3, #0
 8006184:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800618c:	4619      	mov	r1, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006194:	461a      	mov	r2, r3
 8006196:	680b      	ldr	r3, [r1, #0]
 8006198:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800619a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619c:	2b01      	cmp	r3, #1
 800619e:	d10c      	bne.n	80061ba <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80061a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d104      	bne.n	80061b0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80061a6:	2100      	movs	r1, #0
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 f965 	bl	8006478 <USB_SetDevSpeed>
 80061ae:	e008      	b.n	80061c2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80061b0:	2101      	movs	r1, #1
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 f960 	bl	8006478 <USB_SetDevSpeed>
 80061b8:	e003      	b.n	80061c2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80061ba:	2103      	movs	r1, #3
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 f95b 	bl	8006478 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80061c2:	2110      	movs	r1, #16
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f8f3 	bl	80063b0 <USB_FlushTxFifo>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d001      	beq.n	80061d4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 f91f 	bl	8006418 <USB_FlushRxFifo>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d001      	beq.n	80061e4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061ea:	461a      	mov	r2, r3
 80061ec:	2300      	movs	r3, #0
 80061ee:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061f6:	461a      	mov	r2, r3
 80061f8:	2300      	movs	r3, #0
 80061fa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006202:	461a      	mov	r2, r3
 8006204:	2300      	movs	r3, #0
 8006206:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006208:	2300      	movs	r3, #0
 800620a:	613b      	str	r3, [r7, #16]
 800620c:	e043      	b.n	8006296 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	015a      	lsls	r2, r3, #5
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	4413      	add	r3, r2
 8006216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006220:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006224:	d118      	bne.n	8006258 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d10a      	bne.n	8006242 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	015a      	lsls	r2, r3, #5
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	4413      	add	r3, r2
 8006234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006238:	461a      	mov	r2, r3
 800623a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800623e:	6013      	str	r3, [r2, #0]
 8006240:	e013      	b.n	800626a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	015a      	lsls	r2, r3, #5
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	4413      	add	r3, r2
 800624a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800624e:	461a      	mov	r2, r3
 8006250:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006254:	6013      	str	r3, [r2, #0]
 8006256:	e008      	b.n	800626a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	015a      	lsls	r2, r3, #5
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	4413      	add	r3, r2
 8006260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006264:	461a      	mov	r2, r3
 8006266:	2300      	movs	r3, #0
 8006268:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	015a      	lsls	r2, r3, #5
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	4413      	add	r3, r2
 8006272:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006276:	461a      	mov	r2, r3
 8006278:	2300      	movs	r3, #0
 800627a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	015a      	lsls	r2, r3, #5
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	4413      	add	r3, r2
 8006284:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006288:	461a      	mov	r2, r3
 800628a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800628e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	3301      	adds	r3, #1
 8006294:	613b      	str	r3, [r7, #16]
 8006296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	429a      	cmp	r2, r3
 800629c:	d3b7      	bcc.n	800620e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800629e:	2300      	movs	r3, #0
 80062a0:	613b      	str	r3, [r7, #16]
 80062a2:	e043      	b.n	800632c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	015a      	lsls	r2, r3, #5
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062ba:	d118      	bne.n	80062ee <USB_DevInit+0x206>
    {
      if (i == 0U)
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10a      	bne.n	80062d8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	015a      	lsls	r2, r3, #5
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	4413      	add	r3, r2
 80062ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062ce:	461a      	mov	r2, r3
 80062d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80062d4:	6013      	str	r3, [r2, #0]
 80062d6:	e013      	b.n	8006300 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	015a      	lsls	r2, r3, #5
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	4413      	add	r3, r2
 80062e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062e4:	461a      	mov	r2, r3
 80062e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	e008      	b.n	8006300 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	015a      	lsls	r2, r3, #5
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	4413      	add	r3, r2
 80062f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062fa:	461a      	mov	r2, r3
 80062fc:	2300      	movs	r3, #0
 80062fe:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	015a      	lsls	r2, r3, #5
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	4413      	add	r3, r2
 8006308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800630c:	461a      	mov	r2, r3
 800630e:	2300      	movs	r3, #0
 8006310:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	015a      	lsls	r2, r3, #5
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	4413      	add	r3, r2
 800631a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800631e:	461a      	mov	r2, r3
 8006320:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006324:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	3301      	adds	r3, #1
 800632a:	613b      	str	r3, [r7, #16]
 800632c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	429a      	cmp	r2, r3
 8006332:	d3b7      	bcc.n	80062a4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800633a:	691b      	ldr	r3, [r3, #16]
 800633c:	68fa      	ldr	r2, [r7, #12]
 800633e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006342:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006346:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006354:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006358:	2b00      	cmp	r3, #0
 800635a:	d105      	bne.n	8006368 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	699b      	ldr	r3, [r3, #24]
 8006360:	f043 0210 	orr.w	r2, r3, #16
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	699a      	ldr	r2, [r3, #24]
 800636c:	4b0f      	ldr	r3, [pc, #60]	; (80063ac <USB_DevInit+0x2c4>)
 800636e:	4313      	orrs	r3, r2
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006376:	2b00      	cmp	r3, #0
 8006378:	d005      	beq.n	8006386 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	f043 0208 	orr.w	r2, r3, #8
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006386:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006388:	2b01      	cmp	r3, #1
 800638a:	d107      	bne.n	800639c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006394:	f043 0304 	orr.w	r3, r3, #4
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800639c:	7dfb      	ldrb	r3, [r7, #23]
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3718      	adds	r7, #24
 80063a2:	46bd      	mov	sp, r7
 80063a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063a8:	b004      	add	sp, #16
 80063aa:	4770      	bx	lr
 80063ac:	803c3800 	.word	0x803c3800

080063b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b085      	sub	sp, #20
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	3301      	adds	r3, #1
 80063c2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	4a13      	ldr	r2, [pc, #76]	; (8006414 <USB_FlushTxFifo+0x64>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d901      	bls.n	80063d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e01b      	b.n	8006408 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	691b      	ldr	r3, [r3, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	daf2      	bge.n	80063be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80063d8:	2300      	movs	r3, #0
 80063da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	019b      	lsls	r3, r3, #6
 80063e0:	f043 0220 	orr.w	r2, r3, #32
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	3301      	adds	r3, #1
 80063ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	4a08      	ldr	r2, [pc, #32]	; (8006414 <USB_FlushTxFifo+0x64>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d901      	bls.n	80063fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e006      	b.n	8006408 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	f003 0320 	and.w	r3, r3, #32
 8006402:	2b20      	cmp	r3, #32
 8006404:	d0f0      	beq.n	80063e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006406:	2300      	movs	r3, #0
}
 8006408:	4618      	mov	r0, r3
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr
 8006414:	00030d40 	.word	0x00030d40

08006418 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006420:	2300      	movs	r3, #0
 8006422:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	3301      	adds	r3, #1
 8006428:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	4a11      	ldr	r2, [pc, #68]	; (8006474 <USB_FlushRxFifo+0x5c>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d901      	bls.n	8006436 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e018      	b.n	8006468 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	2b00      	cmp	r3, #0
 800643c:	daf2      	bge.n	8006424 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800643e:	2300      	movs	r3, #0
 8006440:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2210      	movs	r2, #16
 8006446:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	3301      	adds	r3, #1
 800644c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	4a08      	ldr	r2, [pc, #32]	; (8006474 <USB_FlushRxFifo+0x5c>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d901      	bls.n	800645a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e006      	b.n	8006468 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	f003 0310 	and.w	r3, r3, #16
 8006462:	2b10      	cmp	r3, #16
 8006464:	d0f0      	beq.n	8006448 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3714      	adds	r7, #20
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr
 8006474:	00030d40 	.word	0x00030d40

08006478 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006478:	b480      	push	{r7}
 800647a:	b085      	sub	sp, #20
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	460b      	mov	r3, r1
 8006482:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	78fb      	ldrb	r3, [r7, #3]
 8006492:	68f9      	ldr	r1, [r7, #12]
 8006494:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006498:	4313      	orrs	r3, r2
 800649a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3714      	adds	r7, #20
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr

080064aa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80064aa:	b480      	push	{r7}
 80064ac:	b087      	sub	sp, #28
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	f003 0306 	and.w	r3, r3, #6
 80064c2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d102      	bne.n	80064d0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80064ca:	2300      	movs	r3, #0
 80064cc:	75fb      	strb	r3, [r7, #23]
 80064ce:	e00a      	b.n	80064e6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d002      	beq.n	80064dc <USB_GetDevSpeed+0x32>
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2b06      	cmp	r3, #6
 80064da:	d102      	bne.n	80064e2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80064dc:	2302      	movs	r3, #2
 80064de:	75fb      	strb	r3, [r7, #23]
 80064e0:	e001      	b.n	80064e6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80064e2:	230f      	movs	r3, #15
 80064e4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80064e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	371c      	adds	r7, #28
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	785b      	ldrb	r3, [r3, #1]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d13a      	bne.n	8006586 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006516:	69da      	ldr	r2, [r3, #28]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	f003 030f 	and.w	r3, r3, #15
 8006520:	2101      	movs	r1, #1
 8006522:	fa01 f303 	lsl.w	r3, r1, r3
 8006526:	b29b      	uxth	r3, r3
 8006528:	68f9      	ldr	r1, [r7, #12]
 800652a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800652e:	4313      	orrs	r3, r2
 8006530:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	015a      	lsls	r2, r3, #5
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4413      	add	r3, r2
 800653a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d155      	bne.n	80065f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	791b      	ldrb	r3, [r3, #4]
 8006562:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006564:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	059b      	lsls	r3, r3, #22
 800656a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800656c:	4313      	orrs	r3, r2
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	0151      	lsls	r1, r2, #5
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	440a      	add	r2, r1
 8006576:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800657a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800657e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006582:	6013      	str	r3, [r2, #0]
 8006584:	e036      	b.n	80065f4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800658c:	69da      	ldr	r2, [r3, #28]
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	f003 030f 	and.w	r3, r3, #15
 8006596:	2101      	movs	r1, #1
 8006598:	fa01 f303 	lsl.w	r3, r1, r3
 800659c:	041b      	lsls	r3, r3, #16
 800659e:	68f9      	ldr	r1, [r7, #12]
 80065a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065a4:	4313      	orrs	r3, r2
 80065a6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d11a      	bne.n	80065f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	015a      	lsls	r2, r3, #5
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	791b      	ldrb	r3, [r3, #4]
 80065d8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80065da:	430b      	orrs	r3, r1
 80065dc:	4313      	orrs	r3, r2
 80065de:	68ba      	ldr	r2, [r7, #8]
 80065e0:	0151      	lsls	r1, r2, #5
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	440a      	add	r2, r1
 80065e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065f2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
	...

08006604 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	785b      	ldrb	r3, [r3, #1]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d161      	bne.n	80066e4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	015a      	lsls	r2, r3, #5
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	4413      	add	r3, r2
 8006628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006632:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006636:	d11f      	bne.n	8006678 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	015a      	lsls	r2, r3, #5
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	4413      	add	r3, r2
 8006640:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	0151      	lsls	r1, r2, #5
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	440a      	add	r2, r1
 800664e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006652:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006656:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	015a      	lsls	r2, r3, #5
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	4413      	add	r3, r2
 8006660:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	0151      	lsls	r1, r2, #5
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	440a      	add	r2, r1
 800666e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006672:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006676:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800667e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	f003 030f 	and.w	r3, r3, #15
 8006688:	2101      	movs	r1, #1
 800668a:	fa01 f303 	lsl.w	r3, r1, r3
 800668e:	b29b      	uxth	r3, r3
 8006690:	43db      	mvns	r3, r3
 8006692:	68f9      	ldr	r1, [r7, #12]
 8006694:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006698:	4013      	ands	r3, r2
 800669a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	f003 030f 	and.w	r3, r3, #15
 80066ac:	2101      	movs	r1, #1
 80066ae:	fa01 f303 	lsl.w	r3, r1, r3
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	43db      	mvns	r3, r3
 80066b6:	68f9      	ldr	r1, [r7, #12]
 80066b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066bc:	4013      	ands	r3, r2
 80066be:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	0159      	lsls	r1, r3, #5
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	440b      	add	r3, r1
 80066d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066da:	4619      	mov	r1, r3
 80066dc:	4b35      	ldr	r3, [pc, #212]	; (80067b4 <USB_DeactivateEndpoint+0x1b0>)
 80066de:	4013      	ands	r3, r2
 80066e0:	600b      	str	r3, [r1, #0]
 80066e2:	e060      	b.n	80067a6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	015a      	lsls	r2, r3, #5
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	4413      	add	r3, r2
 80066ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80066f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066fa:	d11f      	bne.n	800673c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	015a      	lsls	r2, r3, #5
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	4413      	add	r3, r2
 8006704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	0151      	lsls	r1, r2, #5
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	440a      	add	r2, r1
 8006712:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006716:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800671a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	015a      	lsls	r2, r3, #5
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	4413      	add	r3, r2
 8006724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68ba      	ldr	r2, [r7, #8]
 800672c:	0151      	lsls	r1, r2, #5
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	440a      	add	r2, r1
 8006732:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006736:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800673a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006742:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	f003 030f 	and.w	r3, r3, #15
 800674c:	2101      	movs	r1, #1
 800674e:	fa01 f303 	lsl.w	r3, r1, r3
 8006752:	041b      	lsls	r3, r3, #16
 8006754:	43db      	mvns	r3, r3
 8006756:	68f9      	ldr	r1, [r7, #12]
 8006758:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800675c:	4013      	ands	r3, r2
 800675e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006766:	69da      	ldr	r2, [r3, #28]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	781b      	ldrb	r3, [r3, #0]
 800676c:	f003 030f 	and.w	r3, r3, #15
 8006770:	2101      	movs	r1, #1
 8006772:	fa01 f303 	lsl.w	r3, r1, r3
 8006776:	041b      	lsls	r3, r3, #16
 8006778:	43db      	mvns	r3, r3
 800677a:	68f9      	ldr	r1, [r7, #12]
 800677c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006780:	4013      	ands	r3, r2
 8006782:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	015a      	lsls	r2, r3, #5
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4413      	add	r3, r2
 800678c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	0159      	lsls	r1, r3, #5
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	440b      	add	r3, r1
 800679a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800679e:	4619      	mov	r1, r3
 80067a0:	4b05      	ldr	r3, [pc, #20]	; (80067b8 <USB_DeactivateEndpoint+0x1b4>)
 80067a2:	4013      	ands	r3, r2
 80067a4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3714      	adds	r7, #20
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr
 80067b4:	ec337800 	.word	0xec337800
 80067b8:	eff37800 	.word	0xeff37800

080067bc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b08a      	sub	sp, #40	; 0x28
 80067c0:	af02      	add	r7, sp, #8
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	4613      	mov	r3, r2
 80067c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	785b      	ldrb	r3, [r3, #1]
 80067d8:	2b01      	cmp	r3, #1
 80067da:	f040 815c 	bne.w	8006a96 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d132      	bne.n	800684c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	69ba      	ldr	r2, [r7, #24]
 80067f6:	0151      	lsls	r1, r2, #5
 80067f8:	69fa      	ldr	r2, [r7, #28]
 80067fa:	440a      	add	r2, r1
 80067fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006800:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006804:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006808:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	015a      	lsls	r2, r3, #5
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	4413      	add	r3, r2
 8006812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	69ba      	ldr	r2, [r7, #24]
 800681a:	0151      	lsls	r1, r2, #5
 800681c:	69fa      	ldr	r2, [r7, #28]
 800681e:	440a      	add	r2, r1
 8006820:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006824:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006828:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	015a      	lsls	r2, r3, #5
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	4413      	add	r3, r2
 8006832:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	69ba      	ldr	r2, [r7, #24]
 800683a:	0151      	lsls	r1, r2, #5
 800683c:	69fa      	ldr	r2, [r7, #28]
 800683e:	440a      	add	r2, r1
 8006840:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006844:	0cdb      	lsrs	r3, r3, #19
 8006846:	04db      	lsls	r3, r3, #19
 8006848:	6113      	str	r3, [r2, #16]
 800684a:	e074      	b.n	8006936 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	015a      	lsls	r2, r3, #5
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	4413      	add	r3, r2
 8006854:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	69ba      	ldr	r2, [r7, #24]
 800685c:	0151      	lsls	r1, r2, #5
 800685e:	69fa      	ldr	r2, [r7, #28]
 8006860:	440a      	add	r2, r1
 8006862:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006866:	0cdb      	lsrs	r3, r3, #19
 8006868:	04db      	lsls	r3, r3, #19
 800686a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	015a      	lsls	r2, r3, #5
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	4413      	add	r3, r2
 8006874:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	69ba      	ldr	r2, [r7, #24]
 800687c:	0151      	lsls	r1, r2, #5
 800687e:	69fa      	ldr	r2, [r7, #28]
 8006880:	440a      	add	r2, r1
 8006882:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006886:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800688a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800688e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	015a      	lsls	r2, r3, #5
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	4413      	add	r3, r2
 8006898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800689c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	6999      	ldr	r1, [r3, #24]
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	440b      	add	r3, r1
 80068a8:	1e59      	subs	r1, r3, #1
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80068b2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80068b4:	4b9d      	ldr	r3, [pc, #628]	; (8006b2c <USB_EPStartXfer+0x370>)
 80068b6:	400b      	ands	r3, r1
 80068b8:	69b9      	ldr	r1, [r7, #24]
 80068ba:	0148      	lsls	r0, r1, #5
 80068bc:	69f9      	ldr	r1, [r7, #28]
 80068be:	4401      	add	r1, r0
 80068c0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80068c4:	4313      	orrs	r3, r2
 80068c6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	015a      	lsls	r2, r3, #5
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	4413      	add	r3, r2
 80068d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068d4:	691a      	ldr	r2, [r3, #16]
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068de:	69b9      	ldr	r1, [r7, #24]
 80068e0:	0148      	lsls	r0, r1, #5
 80068e2:	69f9      	ldr	r1, [r7, #28]
 80068e4:	4401      	add	r1, r0
 80068e6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80068ea:	4313      	orrs	r3, r2
 80068ec:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	791b      	ldrb	r3, [r3, #4]
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d11f      	bne.n	8006936 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	015a      	lsls	r2, r3, #5
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	4413      	add	r3, r2
 80068fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	69ba      	ldr	r2, [r7, #24]
 8006906:	0151      	lsls	r1, r2, #5
 8006908:	69fa      	ldr	r2, [r7, #28]
 800690a:	440a      	add	r2, r1
 800690c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006910:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006914:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	015a      	lsls	r2, r3, #5
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	4413      	add	r3, r2
 800691e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006922:	691b      	ldr	r3, [r3, #16]
 8006924:	69ba      	ldr	r2, [r7, #24]
 8006926:	0151      	lsls	r1, r2, #5
 8006928:	69fa      	ldr	r2, [r7, #28]
 800692a:	440a      	add	r2, r1
 800692c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006930:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006934:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006936:	79fb      	ldrb	r3, [r7, #7]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d14b      	bne.n	80069d4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d009      	beq.n	8006958 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	015a      	lsls	r2, r3, #5
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	4413      	add	r3, r2
 800694c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006950:	461a      	mov	r2, r3
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	695b      	ldr	r3, [r3, #20]
 8006956:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	791b      	ldrb	r3, [r3, #4]
 800695c:	2b01      	cmp	r3, #1
 800695e:	d128      	bne.n	80069b2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800696c:	2b00      	cmp	r3, #0
 800696e:	d110      	bne.n	8006992 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	015a      	lsls	r2, r3, #5
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	4413      	add	r3, r2
 8006978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69ba      	ldr	r2, [r7, #24]
 8006980:	0151      	lsls	r1, r2, #5
 8006982:	69fa      	ldr	r2, [r7, #28]
 8006984:	440a      	add	r2, r1
 8006986:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800698a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800698e:	6013      	str	r3, [r2, #0]
 8006990:	e00f      	b.n	80069b2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	015a      	lsls	r2, r3, #5
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	4413      	add	r3, r2
 800699a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	69ba      	ldr	r2, [r7, #24]
 80069a2:	0151      	lsls	r1, r2, #5
 80069a4:	69fa      	ldr	r2, [r7, #28]
 80069a6:	440a      	add	r2, r1
 80069a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069b0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	015a      	lsls	r2, r3, #5
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	4413      	add	r3, r2
 80069ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	0151      	lsls	r1, r2, #5
 80069c4:	69fa      	ldr	r2, [r7, #28]
 80069c6:	440a      	add	r2, r1
 80069c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80069d0:	6013      	str	r3, [r2, #0]
 80069d2:	e133      	b.n	8006c3c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	015a      	lsls	r2, r3, #5
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	4413      	add	r3, r2
 80069dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69ba      	ldr	r2, [r7, #24]
 80069e4:	0151      	lsls	r1, r2, #5
 80069e6:	69fa      	ldr	r2, [r7, #28]
 80069e8:	440a      	add	r2, r1
 80069ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069ee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80069f2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	791b      	ldrb	r3, [r3, #4]
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d015      	beq.n	8006a28 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f000 811b 	beq.w	8006c3c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	f003 030f 	and.w	r3, r3, #15
 8006a16:	2101      	movs	r1, #1
 8006a18:	fa01 f303 	lsl.w	r3, r1, r3
 8006a1c:	69f9      	ldr	r1, [r7, #28]
 8006a1e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006a22:	4313      	orrs	r3, r2
 8006a24:	634b      	str	r3, [r1, #52]	; 0x34
 8006a26:	e109      	b.n	8006c3c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d110      	bne.n	8006a5a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	015a      	lsls	r2, r3, #5
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	4413      	add	r3, r2
 8006a40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	69ba      	ldr	r2, [r7, #24]
 8006a48:	0151      	lsls	r1, r2, #5
 8006a4a:	69fa      	ldr	r2, [r7, #28]
 8006a4c:	440a      	add	r2, r1
 8006a4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a52:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a56:	6013      	str	r3, [r2, #0]
 8006a58:	e00f      	b.n	8006a7a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	015a      	lsls	r2, r3, #5
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	4413      	add	r3, r2
 8006a62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	69ba      	ldr	r2, [r7, #24]
 8006a6a:	0151      	lsls	r1, r2, #5
 8006a6c:	69fa      	ldr	r2, [r7, #28]
 8006a6e:	440a      	add	r2, r1
 8006a70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a78:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	6919      	ldr	r1, [r3, #16]
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	781a      	ldrb	r2, [r3, #0]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	b298      	uxth	r0, r3
 8006a88:	79fb      	ldrb	r3, [r7, #7]
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f000 fade 	bl	8007050 <USB_WritePacket>
 8006a94:	e0d2      	b.n	8006c3c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	015a      	lsls	r2, r3, #5
 8006a9a:	69fb      	ldr	r3, [r7, #28]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	69ba      	ldr	r2, [r7, #24]
 8006aa6:	0151      	lsls	r1, r2, #5
 8006aa8:	69fa      	ldr	r2, [r7, #28]
 8006aaa:	440a      	add	r2, r1
 8006aac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ab0:	0cdb      	lsrs	r3, r3, #19
 8006ab2:	04db      	lsls	r3, r3, #19
 8006ab4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	015a      	lsls	r2, r3, #5
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	4413      	add	r3, r2
 8006abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	0151      	lsls	r1, r2, #5
 8006ac8:	69fa      	ldr	r2, [r7, #28]
 8006aca:	440a      	add	r2, r1
 8006acc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ad0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006ad4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006ad8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d126      	bne.n	8006b30 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	015a      	lsls	r2, r3, #5
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	4413      	add	r3, r2
 8006aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aee:	691a      	ldr	r2, [r3, #16]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006af8:	69b9      	ldr	r1, [r7, #24]
 8006afa:	0148      	lsls	r0, r1, #5
 8006afc:	69f9      	ldr	r1, [r7, #28]
 8006afe:	4401      	add	r1, r0
 8006b00:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b04:	4313      	orrs	r3, r2
 8006b06:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	015a      	lsls	r2, r3, #5
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	4413      	add	r3, r2
 8006b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	0151      	lsls	r1, r2, #5
 8006b1a:	69fa      	ldr	r2, [r7, #28]
 8006b1c:	440a      	add	r2, r1
 8006b1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b22:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006b26:	6113      	str	r3, [r2, #16]
 8006b28:	e03a      	b.n	8006ba0 <USB_EPStartXfer+0x3e4>
 8006b2a:	bf00      	nop
 8006b2c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	699a      	ldr	r2, [r3, #24]
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	4413      	add	r3, r2
 8006b3a:	1e5a      	subs	r2, r3, #1
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b44:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	8afa      	ldrh	r2, [r7, #22]
 8006b4c:	fb03 f202 	mul.w	r2, r3, r2
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	015a      	lsls	r2, r3, #5
 8006b58:	69fb      	ldr	r3, [r7, #28]
 8006b5a:	4413      	add	r3, r2
 8006b5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b60:	691a      	ldr	r2, [r3, #16]
 8006b62:	8afb      	ldrh	r3, [r7, #22]
 8006b64:	04d9      	lsls	r1, r3, #19
 8006b66:	4b38      	ldr	r3, [pc, #224]	; (8006c48 <USB_EPStartXfer+0x48c>)
 8006b68:	400b      	ands	r3, r1
 8006b6a:	69b9      	ldr	r1, [r7, #24]
 8006b6c:	0148      	lsls	r0, r1, #5
 8006b6e:	69f9      	ldr	r1, [r7, #28]
 8006b70:	4401      	add	r1, r0
 8006b72:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b76:	4313      	orrs	r3, r2
 8006b78:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	015a      	lsls	r2, r3, #5
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	4413      	add	r3, r2
 8006b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b86:	691a      	ldr	r2, [r3, #16]
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b90:	69b9      	ldr	r1, [r7, #24]
 8006b92:	0148      	lsls	r0, r1, #5
 8006b94:	69f9      	ldr	r1, [r7, #28]
 8006b96:	4401      	add	r1, r0
 8006b98:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006ba0:	79fb      	ldrb	r3, [r7, #7]
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d10d      	bne.n	8006bc2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d009      	beq.n	8006bc2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	6919      	ldr	r1, [r3, #16]
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	015a      	lsls	r2, r3, #5
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	4413      	add	r3, r2
 8006bba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bbe:	460a      	mov	r2, r1
 8006bc0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	791b      	ldrb	r3, [r3, #4]
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d128      	bne.n	8006c1c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d110      	bne.n	8006bfc <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006bda:	69bb      	ldr	r3, [r7, #24]
 8006bdc:	015a      	lsls	r2, r3, #5
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	4413      	add	r3, r2
 8006be2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	69ba      	ldr	r2, [r7, #24]
 8006bea:	0151      	lsls	r1, r2, #5
 8006bec:	69fa      	ldr	r2, [r7, #28]
 8006bee:	440a      	add	r2, r1
 8006bf0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bf4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006bf8:	6013      	str	r3, [r2, #0]
 8006bfa:	e00f      	b.n	8006c1c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	015a      	lsls	r2, r3, #5
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	4413      	add	r3, r2
 8006c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	69ba      	ldr	r2, [r7, #24]
 8006c0c:	0151      	lsls	r1, r2, #5
 8006c0e:	69fa      	ldr	r2, [r7, #28]
 8006c10:	440a      	add	r2, r1
 8006c12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c1a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	69ba      	ldr	r2, [r7, #24]
 8006c2c:	0151      	lsls	r1, r2, #5
 8006c2e:	69fa      	ldr	r2, [r7, #28]
 8006c30:	440a      	add	r2, r1
 8006c32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c36:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006c3a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3720      	adds	r7, #32
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	1ff80000 	.word	0x1ff80000

08006c4c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b087      	sub	sp, #28
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	60f8      	str	r0, [r7, #12]
 8006c54:	60b9      	str	r1, [r7, #8]
 8006c56:	4613      	mov	r3, r2
 8006c58:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	785b      	ldrb	r3, [r3, #1]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	f040 80ce 	bne.w	8006e0a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d132      	bne.n	8006cdc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	015a      	lsls	r2, r3, #5
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	0151      	lsls	r1, r2, #5
 8006c88:	697a      	ldr	r2, [r7, #20]
 8006c8a:	440a      	add	r2, r1
 8006c8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c90:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c94:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	015a      	lsls	r2, r3, #5
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	0151      	lsls	r1, r2, #5
 8006cac:	697a      	ldr	r2, [r7, #20]
 8006cae:	440a      	add	r2, r1
 8006cb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006cb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	015a      	lsls	r2, r3, #5
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	4413      	add	r3, r2
 8006cc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	0151      	lsls	r1, r2, #5
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	440a      	add	r2, r1
 8006cd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cd4:	0cdb      	lsrs	r3, r3, #19
 8006cd6:	04db      	lsls	r3, r3, #19
 8006cd8:	6113      	str	r3, [r2, #16]
 8006cda:	e04e      	b.n	8006d7a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	015a      	lsls	r2, r3, #5
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	0151      	lsls	r1, r2, #5
 8006cee:	697a      	ldr	r2, [r7, #20]
 8006cf0:	440a      	add	r2, r1
 8006cf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cf6:	0cdb      	lsrs	r3, r3, #19
 8006cf8:	04db      	lsls	r3, r3, #19
 8006cfa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	015a      	lsls	r2, r3, #5
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	4413      	add	r3, r2
 8006d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	693a      	ldr	r2, [r7, #16]
 8006d0c:	0151      	lsls	r1, r2, #5
 8006d0e:	697a      	ldr	r2, [r7, #20]
 8006d10:	440a      	add	r2, r1
 8006d12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d16:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d1a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d1e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	699a      	ldr	r2, [r3, #24]
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d903      	bls.n	8006d34 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	68da      	ldr	r2, [r3, #12]
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	015a      	lsls	r2, r3, #5
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	0151      	lsls	r1, r2, #5
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	440a      	add	r2, r1
 8006d4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	015a      	lsls	r2, r3, #5
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d60:	691a      	ldr	r2, [r3, #16]
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d6a:	6939      	ldr	r1, [r7, #16]
 8006d6c:	0148      	lsls	r0, r1, #5
 8006d6e:	6979      	ldr	r1, [r7, #20]
 8006d70:	4401      	add	r1, r0
 8006d72:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006d76:	4313      	orrs	r3, r2
 8006d78:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006d7a:	79fb      	ldrb	r3, [r7, #7]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d11e      	bne.n	8006dbe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	695b      	ldr	r3, [r3, #20]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d009      	beq.n	8006d9c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d94:	461a      	mov	r2, r3
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	695b      	ldr	r3, [r3, #20]
 8006d9a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	015a      	lsls	r2, r3, #5
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	4413      	add	r3, r2
 8006da4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	693a      	ldr	r2, [r7, #16]
 8006dac:	0151      	lsls	r1, r2, #5
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	440a      	add	r2, r1
 8006db2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006db6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006dba:	6013      	str	r3, [r2, #0]
 8006dbc:	e097      	b.n	8006eee <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	015a      	lsls	r2, r3, #5
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	0151      	lsls	r1, r2, #5
 8006dd0:	697a      	ldr	r2, [r7, #20]
 8006dd2:	440a      	add	r2, r1
 8006dd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dd8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ddc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	f000 8083 	beq.w	8006eee <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	f003 030f 	and.w	r3, r3, #15
 8006df8:	2101      	movs	r1, #1
 8006dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8006dfe:	6979      	ldr	r1, [r7, #20]
 8006e00:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e04:	4313      	orrs	r3, r2
 8006e06:	634b      	str	r3, [r1, #52]	; 0x34
 8006e08:	e071      	b.n	8006eee <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	015a      	lsls	r2, r3, #5
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	4413      	add	r3, r2
 8006e12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	693a      	ldr	r2, [r7, #16]
 8006e1a:	0151      	lsls	r1, r2, #5
 8006e1c:	697a      	ldr	r2, [r7, #20]
 8006e1e:	440a      	add	r2, r1
 8006e20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e24:	0cdb      	lsrs	r3, r3, #19
 8006e26:	04db      	lsls	r3, r3, #19
 8006e28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	015a      	lsls	r2, r3, #5
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	4413      	add	r3, r2
 8006e32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	0151      	lsls	r1, r2, #5
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	440a      	add	r2, r1
 8006e40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e44:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e48:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e4c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d003      	beq.n	8006e5e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	68da      	ldr	r2, [r3, #12]
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	68da      	ldr	r2, [r3, #12]
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	015a      	lsls	r2, r3, #5
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	4413      	add	r3, r2
 8006e6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	0151      	lsls	r1, r2, #5
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	440a      	add	r2, r1
 8006e7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e80:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e84:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	015a      	lsls	r2, r3, #5
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	4413      	add	r3, r2
 8006e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e92:	691a      	ldr	r2, [r3, #16]
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	69db      	ldr	r3, [r3, #28]
 8006e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e9c:	6939      	ldr	r1, [r7, #16]
 8006e9e:	0148      	lsls	r0, r1, #5
 8006ea0:	6979      	ldr	r1, [r7, #20]
 8006ea2:	4401      	add	r1, r0
 8006ea4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006eac:	79fb      	ldrb	r3, [r7, #7]
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d10d      	bne.n	8006ece <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d009      	beq.n	8006ece <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	6919      	ldr	r1, [r3, #16]
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	015a      	lsls	r2, r3, #5
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eca:	460a      	mov	r2, r1
 8006ecc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	015a      	lsls	r2, r3, #5
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	0151      	lsls	r1, r2, #5
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	440a      	add	r2, r1
 8006ee4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ee8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006eec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006eee:	2300      	movs	r3, #0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	371c      	adds	r7, #28
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b087      	sub	sp, #28
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006f06:	2300      	movs	r3, #0
 8006f08:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	785b      	ldrb	r3, [r3, #1]
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d14a      	bne.n	8006fb0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	015a      	lsls	r2, r3, #5
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	4413      	add	r3, r2
 8006f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f32:	f040 8086 	bne.w	8007042 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	015a      	lsls	r2, r3, #5
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	4413      	add	r3, r2
 8006f40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	683a      	ldr	r2, [r7, #0]
 8006f48:	7812      	ldrb	r2, [r2, #0]
 8006f4a:	0151      	lsls	r1, r2, #5
 8006f4c:	693a      	ldr	r2, [r7, #16]
 8006f4e:	440a      	add	r2, r1
 8006f50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f54:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006f58:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	7812      	ldrb	r2, [r2, #0]
 8006f6e:	0151      	lsls	r1, r2, #5
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	440a      	add	r2, r1
 8006f74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	3301      	adds	r3, #1
 8006f82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f242 7210 	movw	r2, #10000	; 0x2710
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d902      	bls.n	8006f94 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	75fb      	strb	r3, [r7, #23]
          break;
 8006f92:	e056      	b.n	8007042 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	015a      	lsls	r2, r3, #5
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	4413      	add	r3, r2
 8006f9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fac:	d0e7      	beq.n	8006f7e <USB_EPStopXfer+0x82>
 8006fae:	e048      	b.n	8007042 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	781b      	ldrb	r3, [r3, #0]
 8006fb4:	015a      	lsls	r2, r3, #5
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	4413      	add	r3, r2
 8006fba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fc4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fc8:	d13b      	bne.n	8007042 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	015a      	lsls	r2, r3, #5
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	683a      	ldr	r2, [r7, #0]
 8006fdc:	7812      	ldrb	r2, [r2, #0]
 8006fde:	0151      	lsls	r1, r2, #5
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	440a      	add	r2, r1
 8006fe4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fe8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006fec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	015a      	lsls	r2, r3, #5
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	4413      	add	r3, r2
 8006ff8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	683a      	ldr	r2, [r7, #0]
 8007000:	7812      	ldrb	r2, [r2, #0]
 8007002:	0151      	lsls	r1, r2, #5
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	440a      	add	r2, r1
 8007008:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800700c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007010:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	3301      	adds	r3, #1
 8007016:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f242 7210 	movw	r2, #10000	; 0x2710
 800701e:	4293      	cmp	r3, r2
 8007020:	d902      	bls.n	8007028 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	75fb      	strb	r3, [r7, #23]
          break;
 8007026:	e00c      	b.n	8007042 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	015a      	lsls	r2, r3, #5
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	4413      	add	r3, r2
 8007032:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800703c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007040:	d0e7      	beq.n	8007012 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007042:	7dfb      	ldrb	r3, [r7, #23]
}
 8007044:	4618      	mov	r0, r3
 8007046:	371c      	adds	r7, #28
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr

08007050 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007050:	b480      	push	{r7}
 8007052:	b089      	sub	sp, #36	; 0x24
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	4611      	mov	r1, r2
 800705c:	461a      	mov	r2, r3
 800705e:	460b      	mov	r3, r1
 8007060:	71fb      	strb	r3, [r7, #7]
 8007062:	4613      	mov	r3, r2
 8007064:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800706e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007072:	2b00      	cmp	r3, #0
 8007074:	d123      	bne.n	80070be <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007076:	88bb      	ldrh	r3, [r7, #4]
 8007078:	3303      	adds	r3, #3
 800707a:	089b      	lsrs	r3, r3, #2
 800707c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800707e:	2300      	movs	r3, #0
 8007080:	61bb      	str	r3, [r7, #24]
 8007082:	e018      	b.n	80070b6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007084:	79fb      	ldrb	r3, [r7, #7]
 8007086:	031a      	lsls	r2, r3, #12
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	4413      	add	r3, r2
 800708c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007090:	461a      	mov	r2, r3
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	3301      	adds	r3, #1
 800709c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	3301      	adds	r3, #1
 80070a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	3301      	adds	r3, #1
 80070a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	3301      	adds	r3, #1
 80070ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	3301      	adds	r3, #1
 80070b4:	61bb      	str	r3, [r7, #24]
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d3e2      	bcc.n	8007084 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80070be:	2300      	movs	r3, #0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3724      	adds	r7, #36	; 0x24
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b08b      	sub	sp, #44	; 0x2c
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	4613      	mov	r3, r2
 80070d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80070e2:	88fb      	ldrh	r3, [r7, #6]
 80070e4:	089b      	lsrs	r3, r3, #2
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80070ea:	88fb      	ldrh	r3, [r7, #6]
 80070ec:	f003 0303 	and.w	r3, r3, #3
 80070f0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80070f2:	2300      	movs	r3, #0
 80070f4:	623b      	str	r3, [r7, #32]
 80070f6:	e014      	b.n	8007122 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007102:	601a      	str	r2, [r3, #0]
    pDest++;
 8007104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007106:	3301      	adds	r3, #1
 8007108:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800710a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710c:	3301      	adds	r3, #1
 800710e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007112:	3301      	adds	r3, #1
 8007114:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007118:	3301      	adds	r3, #1
 800711a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800711c:	6a3b      	ldr	r3, [r7, #32]
 800711e:	3301      	adds	r3, #1
 8007120:	623b      	str	r3, [r7, #32]
 8007122:	6a3a      	ldr	r2, [r7, #32]
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	429a      	cmp	r2, r3
 8007128:	d3e6      	bcc.n	80070f8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800712a:	8bfb      	ldrh	r3, [r7, #30]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d01e      	beq.n	800716e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007130:	2300      	movs	r3, #0
 8007132:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800713a:	461a      	mov	r2, r3
 800713c:	f107 0310 	add.w	r3, r7, #16
 8007140:	6812      	ldr	r2, [r2, #0]
 8007142:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007144:	693a      	ldr	r2, [r7, #16]
 8007146:	6a3b      	ldr	r3, [r7, #32]
 8007148:	b2db      	uxtb	r3, r3
 800714a:	00db      	lsls	r3, r3, #3
 800714c:	fa22 f303 	lsr.w	r3, r2, r3
 8007150:	b2da      	uxtb	r2, r3
 8007152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007154:	701a      	strb	r2, [r3, #0]
      i++;
 8007156:	6a3b      	ldr	r3, [r7, #32]
 8007158:	3301      	adds	r3, #1
 800715a:	623b      	str	r3, [r7, #32]
      pDest++;
 800715c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715e:	3301      	adds	r3, #1
 8007160:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007162:	8bfb      	ldrh	r3, [r7, #30]
 8007164:	3b01      	subs	r3, #1
 8007166:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007168:	8bfb      	ldrh	r3, [r7, #30]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1ea      	bne.n	8007144 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800716e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007170:	4618      	mov	r0, r3
 8007172:	372c      	adds	r7, #44	; 0x2c
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800717c:	b480      	push	{r7}
 800717e:	b085      	sub	sp, #20
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	781b      	ldrb	r3, [r3, #0]
 800718e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	785b      	ldrb	r3, [r3, #1]
 8007194:	2b01      	cmp	r3, #1
 8007196:	d12c      	bne.n	80071f2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	015a      	lsls	r2, r3, #5
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	4413      	add	r3, r2
 80071a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	db12      	blt.n	80071d0 <USB_EPSetStall+0x54>
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00f      	beq.n	80071d0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	015a      	lsls	r2, r3, #5
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	4413      	add	r3, r2
 80071b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	0151      	lsls	r1, r2, #5
 80071c2:	68fa      	ldr	r2, [r7, #12]
 80071c4:	440a      	add	r2, r1
 80071c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071ca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80071ce:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	015a      	lsls	r2, r3, #5
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	4413      	add	r3, r2
 80071d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	68ba      	ldr	r2, [r7, #8]
 80071e0:	0151      	lsls	r1, r2, #5
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	440a      	add	r2, r1
 80071e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80071ee:	6013      	str	r3, [r2, #0]
 80071f0:	e02b      	b.n	800724a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	015a      	lsls	r2, r3, #5
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4413      	add	r3, r2
 80071fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	db12      	blt.n	800722a <USB_EPSetStall+0xae>
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00f      	beq.n	800722a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	015a      	lsls	r2, r3, #5
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	4413      	add	r3, r2
 8007212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	0151      	lsls	r1, r2, #5
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	440a      	add	r2, r1
 8007220:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007224:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007228:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	015a      	lsls	r2, r3, #5
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	4413      	add	r3, r2
 8007232:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	68ba      	ldr	r2, [r7, #8]
 800723a:	0151      	lsls	r1, r2, #5
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	440a      	add	r2, r1
 8007240:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007244:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007248:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3714      	adds	r7, #20
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	785b      	ldrb	r3, [r3, #1]
 8007270:	2b01      	cmp	r3, #1
 8007272:	d128      	bne.n	80072c6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	015a      	lsls	r2, r3, #5
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	4413      	add	r3, r2
 800727c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68ba      	ldr	r2, [r7, #8]
 8007284:	0151      	lsls	r1, r2, #5
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	440a      	add	r2, r1
 800728a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800728e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007292:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	791b      	ldrb	r3, [r3, #4]
 8007298:	2b03      	cmp	r3, #3
 800729a:	d003      	beq.n	80072a4 <USB_EPClearStall+0x4c>
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	791b      	ldrb	r3, [r3, #4]
 80072a0:	2b02      	cmp	r3, #2
 80072a2:	d138      	bne.n	8007316 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	015a      	lsls	r2, r3, #5
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4413      	add	r3, r2
 80072ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68ba      	ldr	r2, [r7, #8]
 80072b4:	0151      	lsls	r1, r2, #5
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	440a      	add	r2, r1
 80072ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072c2:	6013      	str	r3, [r2, #0]
 80072c4:	e027      	b.n	8007316 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	015a      	lsls	r2, r3, #5
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68ba      	ldr	r2, [r7, #8]
 80072d6:	0151      	lsls	r1, r2, #5
 80072d8:	68fa      	ldr	r2, [r7, #12]
 80072da:	440a      	add	r2, r1
 80072dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80072e4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	791b      	ldrb	r3, [r3, #4]
 80072ea:	2b03      	cmp	r3, #3
 80072ec:	d003      	beq.n	80072f6 <USB_EPClearStall+0x9e>
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	791b      	ldrb	r3, [r3, #4]
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d10f      	bne.n	8007316 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	015a      	lsls	r2, r3, #5
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	4413      	add	r3, r2
 80072fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68ba      	ldr	r2, [r7, #8]
 8007306:	0151      	lsls	r1, r2, #5
 8007308:	68fa      	ldr	r2, [r7, #12]
 800730a:	440a      	add	r2, r1
 800730c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007314:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3714      	adds	r7, #20
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007324:	b480      	push	{r7}
 8007326:	b085      	sub	sp, #20
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	460b      	mov	r3, r1
 800732e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	68fa      	ldr	r2, [r7, #12]
 800733e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007342:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007346:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	78fb      	ldrb	r3, [r7, #3]
 8007352:	011b      	lsls	r3, r3, #4
 8007354:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007358:	68f9      	ldr	r1, [r7, #12]
 800735a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800735e:	4313      	orrs	r3, r2
 8007360:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	3714      	adds	r7, #20
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800738a:	f023 0303 	bic.w	r3, r3, #3
 800738e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800739e:	f023 0302 	bic.w	r3, r3, #2
 80073a2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073a4:	2300      	movs	r3, #0
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3714      	adds	r7, #20
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr

080073b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80073b2:	b480      	push	{r7}
 80073b4:	b085      	sub	sp, #20
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80073cc:	f023 0303 	bic.w	r3, r3, #3
 80073d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073e0:	f043 0302 	orr.w	r3, r3, #2
 80073e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073e6:	2300      	movs	r3, #0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3714      	adds	r7, #20
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	699b      	ldr	r3, [r3, #24]
 8007406:	68fa      	ldr	r2, [r7, #12]
 8007408:	4013      	ands	r3, r2
 800740a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800740c:	68fb      	ldr	r3, [r7, #12]
}
 800740e:	4618      	mov	r0, r3
 8007410:	3714      	adds	r7, #20
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr

0800741a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800741a:	b480      	push	{r7}
 800741c:	b085      	sub	sp, #20
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800742c:	699b      	ldr	r3, [r3, #24]
 800742e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007436:	69db      	ldr	r3, [r3, #28]
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	4013      	ands	r3, r2
 800743c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	0c1b      	lsrs	r3, r3, #16
}
 8007442:	4618      	mov	r0, r3
 8007444:	3714      	adds	r7, #20
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr

0800744e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800744e:	b480      	push	{r7}
 8007450:	b085      	sub	sp, #20
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800746a:	69db      	ldr	r3, [r3, #28]
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	4013      	ands	r3, r2
 8007470:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	b29b      	uxth	r3, r3
}
 8007476:	4618      	mov	r0, r3
 8007478:	3714      	adds	r7, #20
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr

08007482 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007482:	b480      	push	{r7}
 8007484:	b085      	sub	sp, #20
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
 800748a:	460b      	mov	r3, r1
 800748c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007492:	78fb      	ldrb	r3, [r7, #3]
 8007494:	015a      	lsls	r2, r3, #5
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4413      	add	r3, r2
 800749a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074a8:	695b      	ldr	r3, [r3, #20]
 80074aa:	68ba      	ldr	r2, [r7, #8]
 80074ac:	4013      	ands	r3, r2
 80074ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80074b0:	68bb      	ldr	r3, [r7, #8]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3714      	adds	r7, #20
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr

080074be <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80074be:	b480      	push	{r7}
 80074c0:	b087      	sub	sp, #28
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	460b      	mov	r3, r1
 80074c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074e0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80074e2:	78fb      	ldrb	r3, [r7, #3]
 80074e4:	f003 030f 	and.w	r3, r3, #15
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	fa22 f303 	lsr.w	r3, r2, r3
 80074ee:	01db      	lsls	r3, r3, #7
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	693a      	ldr	r2, [r7, #16]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80074f8:	78fb      	ldrb	r3, [r7, #3]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	693a      	ldr	r2, [r7, #16]
 8007508:	4013      	ands	r3, r2
 800750a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800750c:	68bb      	ldr	r3, [r7, #8]
}
 800750e:	4618      	mov	r0, r3
 8007510:	371c      	adds	r7, #28
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr

0800751a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800751a:	b480      	push	{r7}
 800751c:	b083      	sub	sp, #12
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	f003 0301 	and.w	r3, r3, #1
}
 800752a:	4618      	mov	r0, r3
 800752c:	370c      	adds	r7, #12
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr

08007536 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007536:	b480      	push	{r7}
 8007538:	b085      	sub	sp, #20
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007550:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007554:	f023 0307 	bic.w	r3, r3, #7
 8007558:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	68fa      	ldr	r2, [r7, #12]
 8007564:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800756c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3714      	adds	r7, #20
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800757c:	b480      	push	{r7}
 800757e:	b087      	sub	sp, #28
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	460b      	mov	r3, r1
 8007586:	607a      	str	r2, [r7, #4]
 8007588:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	333c      	adds	r3, #60	; 0x3c
 8007592:	3304      	adds	r3, #4
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	4a26      	ldr	r2, [pc, #152]	; (8007634 <USB_EP0_OutStart+0xb8>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d90a      	bls.n	80075b6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80075ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80075b0:	d101      	bne.n	80075b6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80075b2:	2300      	movs	r3, #0
 80075b4:	e037      	b.n	8007626 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075bc:	461a      	mov	r2, r3
 80075be:	2300      	movs	r3, #0
 80075c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80075d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	697a      	ldr	r2, [r7, #20]
 80075e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075e4:	f043 0318 	orr.w	r3, r3, #24
 80075e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075f8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80075fc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80075fe:	7afb      	ldrb	r3, [r7, #11]
 8007600:	2b01      	cmp	r3, #1
 8007602:	d10f      	bne.n	8007624 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800760a:	461a      	mov	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	697a      	ldr	r2, [r7, #20]
 800761a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800761e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007622:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	371c      	adds	r7, #28
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	4f54300a 	.word	0x4f54300a

08007638 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007640:	2300      	movs	r3, #0
 8007642:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	3301      	adds	r3, #1
 8007648:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	4a13      	ldr	r2, [pc, #76]	; (800769c <USB_CoreReset+0x64>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d901      	bls.n	8007656 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007652:	2303      	movs	r3, #3
 8007654:	e01b      	b.n	800768e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	2b00      	cmp	r3, #0
 800765c:	daf2      	bge.n	8007644 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800765e:	2300      	movs	r3, #0
 8007660:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	f043 0201 	orr.w	r2, r3, #1
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	3301      	adds	r3, #1
 8007672:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	4a09      	ldr	r2, [pc, #36]	; (800769c <USB_CoreReset+0x64>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d901      	bls.n	8007680 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800767c:	2303      	movs	r3, #3
 800767e:	e006      	b.n	800768e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	f003 0301 	and.w	r3, r3, #1
 8007688:	2b01      	cmp	r3, #1
 800768a:	d0f0      	beq.n	800766e <USB_CoreReset+0x36>

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	00030d40 	.word	0x00030d40

080076a0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	460b      	mov	r3, r1
 80076aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80076ac:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80076b0:	f006 fe78 	bl	800e3a4 <USBD_static_malloc>
 80076b4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d109      	bne.n	80076d0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	32b0      	adds	r2, #176	; 0xb0
 80076c6:	2100      	movs	r1, #0
 80076c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80076cc:	2302      	movs	r3, #2
 80076ce:	e0d4      	b.n	800787a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80076d0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80076d4:	2100      	movs	r1, #0
 80076d6:	68f8      	ldr	r0, [r7, #12]
 80076d8:	f007 feaa 	bl	800f430 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	32b0      	adds	r2, #176	; 0xb0
 80076e6:	68f9      	ldr	r1, [r7, #12]
 80076e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	32b0      	adds	r2, #176	; 0xb0
 80076f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	7c1b      	ldrb	r3, [r3, #16]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d138      	bne.n	800777a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007708:	4b5e      	ldr	r3, [pc, #376]	; (8007884 <USBD_CDC_Init+0x1e4>)
 800770a:	7819      	ldrb	r1, [r3, #0]
 800770c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007710:	2202      	movs	r2, #2
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f006 fd23 	bl	800e15e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007718:	4b5a      	ldr	r3, [pc, #360]	; (8007884 <USBD_CDC_Init+0x1e4>)
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	f003 020f 	and.w	r2, r3, #15
 8007720:	6879      	ldr	r1, [r7, #4]
 8007722:	4613      	mov	r3, r2
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	4413      	add	r3, r2
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	440b      	add	r3, r1
 800772c:	3324      	adds	r3, #36	; 0x24
 800772e:	2201      	movs	r2, #1
 8007730:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007732:	4b55      	ldr	r3, [pc, #340]	; (8007888 <USBD_CDC_Init+0x1e8>)
 8007734:	7819      	ldrb	r1, [r3, #0]
 8007736:	f44f 7300 	mov.w	r3, #512	; 0x200
 800773a:	2202      	movs	r2, #2
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f006 fd0e 	bl	800e15e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007742:	4b51      	ldr	r3, [pc, #324]	; (8007888 <USBD_CDC_Init+0x1e8>)
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	f003 020f 	and.w	r2, r3, #15
 800774a:	6879      	ldr	r1, [r7, #4]
 800774c:	4613      	mov	r3, r2
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4413      	add	r3, r2
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	440b      	add	r3, r1
 8007756:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800775a:	2201      	movs	r2, #1
 800775c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800775e:	4b4b      	ldr	r3, [pc, #300]	; (800788c <USBD_CDC_Init+0x1ec>)
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	f003 020f 	and.w	r2, r3, #15
 8007766:	6879      	ldr	r1, [r7, #4]
 8007768:	4613      	mov	r3, r2
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	4413      	add	r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	440b      	add	r3, r1
 8007772:	3326      	adds	r3, #38	; 0x26
 8007774:	2210      	movs	r2, #16
 8007776:	801a      	strh	r2, [r3, #0]
 8007778:	e035      	b.n	80077e6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800777a:	4b42      	ldr	r3, [pc, #264]	; (8007884 <USBD_CDC_Init+0x1e4>)
 800777c:	7819      	ldrb	r1, [r3, #0]
 800777e:	2340      	movs	r3, #64	; 0x40
 8007780:	2202      	movs	r2, #2
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f006 fceb 	bl	800e15e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007788:	4b3e      	ldr	r3, [pc, #248]	; (8007884 <USBD_CDC_Init+0x1e4>)
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	f003 020f 	and.w	r2, r3, #15
 8007790:	6879      	ldr	r1, [r7, #4]
 8007792:	4613      	mov	r3, r2
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4413      	add	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	440b      	add	r3, r1
 800779c:	3324      	adds	r3, #36	; 0x24
 800779e:	2201      	movs	r2, #1
 80077a0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80077a2:	4b39      	ldr	r3, [pc, #228]	; (8007888 <USBD_CDC_Init+0x1e8>)
 80077a4:	7819      	ldrb	r1, [r3, #0]
 80077a6:	2340      	movs	r3, #64	; 0x40
 80077a8:	2202      	movs	r2, #2
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f006 fcd7 	bl	800e15e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80077b0:	4b35      	ldr	r3, [pc, #212]	; (8007888 <USBD_CDC_Init+0x1e8>)
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	f003 020f 	and.w	r2, r3, #15
 80077b8:	6879      	ldr	r1, [r7, #4]
 80077ba:	4613      	mov	r3, r2
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4413      	add	r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	440b      	add	r3, r1
 80077c4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80077c8:	2201      	movs	r2, #1
 80077ca:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80077cc:	4b2f      	ldr	r3, [pc, #188]	; (800788c <USBD_CDC_Init+0x1ec>)
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	f003 020f 	and.w	r2, r3, #15
 80077d4:	6879      	ldr	r1, [r7, #4]
 80077d6:	4613      	mov	r3, r2
 80077d8:	009b      	lsls	r3, r3, #2
 80077da:	4413      	add	r3, r2
 80077dc:	009b      	lsls	r3, r3, #2
 80077de:	440b      	add	r3, r1
 80077e0:	3326      	adds	r3, #38	; 0x26
 80077e2:	2210      	movs	r2, #16
 80077e4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80077e6:	4b29      	ldr	r3, [pc, #164]	; (800788c <USBD_CDC_Init+0x1ec>)
 80077e8:	7819      	ldrb	r1, [r3, #0]
 80077ea:	2308      	movs	r3, #8
 80077ec:	2203      	movs	r2, #3
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f006 fcb5 	bl	800e15e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80077f4:	4b25      	ldr	r3, [pc, #148]	; (800788c <USBD_CDC_Init+0x1ec>)
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	f003 020f 	and.w	r2, r3, #15
 80077fc:	6879      	ldr	r1, [r7, #4]
 80077fe:	4613      	mov	r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	4413      	add	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	440b      	add	r3, r1
 8007808:	3324      	adds	r3, #36	; 0x24
 800780a:	2201      	movs	r2, #1
 800780c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2200      	movs	r2, #0
 8007812:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	33b0      	adds	r3, #176	; 0xb0
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	4413      	add	r3, r2
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007840:	2b00      	cmp	r3, #0
 8007842:	d101      	bne.n	8007848 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007844:	2302      	movs	r3, #2
 8007846:	e018      	b.n	800787a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	7c1b      	ldrb	r3, [r3, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10a      	bne.n	8007866 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007850:	4b0d      	ldr	r3, [pc, #52]	; (8007888 <USBD_CDC_Init+0x1e8>)
 8007852:	7819      	ldrb	r1, [r3, #0]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800785a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f006 fd6c 	bl	800e33c <USBD_LL_PrepareReceive>
 8007864:	e008      	b.n	8007878 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007866:	4b08      	ldr	r3, [pc, #32]	; (8007888 <USBD_CDC_Init+0x1e8>)
 8007868:	7819      	ldrb	r1, [r3, #0]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007870:	2340      	movs	r3, #64	; 0x40
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f006 fd62 	bl	800e33c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3710      	adds	r7, #16
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	2000009f 	.word	0x2000009f
 8007888:	200000a0 	.word	0x200000a0
 800788c:	200000a1 	.word	0x200000a1

08007890 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	460b      	mov	r3, r1
 800789a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800789c:	4b3a      	ldr	r3, [pc, #232]	; (8007988 <USBD_CDC_DeInit+0xf8>)
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	4619      	mov	r1, r3
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f006 fc81 	bl	800e1aa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80078a8:	4b37      	ldr	r3, [pc, #220]	; (8007988 <USBD_CDC_DeInit+0xf8>)
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	f003 020f 	and.w	r2, r3, #15
 80078b0:	6879      	ldr	r1, [r7, #4]
 80078b2:	4613      	mov	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	4413      	add	r3, r2
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	440b      	add	r3, r1
 80078bc:	3324      	adds	r3, #36	; 0x24
 80078be:	2200      	movs	r2, #0
 80078c0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80078c2:	4b32      	ldr	r3, [pc, #200]	; (800798c <USBD_CDC_DeInit+0xfc>)
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	4619      	mov	r1, r3
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f006 fc6e 	bl	800e1aa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80078ce:	4b2f      	ldr	r3, [pc, #188]	; (800798c <USBD_CDC_DeInit+0xfc>)
 80078d0:	781b      	ldrb	r3, [r3, #0]
 80078d2:	f003 020f 	and.w	r2, r3, #15
 80078d6:	6879      	ldr	r1, [r7, #4]
 80078d8:	4613      	mov	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	4413      	add	r3, r2
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	440b      	add	r3, r1
 80078e2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80078e6:	2200      	movs	r2, #0
 80078e8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80078ea:	4b29      	ldr	r3, [pc, #164]	; (8007990 <USBD_CDC_DeInit+0x100>)
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	4619      	mov	r1, r3
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f006 fc5a 	bl	800e1aa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80078f6:	4b26      	ldr	r3, [pc, #152]	; (8007990 <USBD_CDC_DeInit+0x100>)
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	f003 020f 	and.w	r2, r3, #15
 80078fe:	6879      	ldr	r1, [r7, #4]
 8007900:	4613      	mov	r3, r2
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	4413      	add	r3, r2
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	440b      	add	r3, r1
 800790a:	3324      	adds	r3, #36	; 0x24
 800790c:	2200      	movs	r2, #0
 800790e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007910:	4b1f      	ldr	r3, [pc, #124]	; (8007990 <USBD_CDC_DeInit+0x100>)
 8007912:	781b      	ldrb	r3, [r3, #0]
 8007914:	f003 020f 	and.w	r2, r3, #15
 8007918:	6879      	ldr	r1, [r7, #4]
 800791a:	4613      	mov	r3, r2
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	4413      	add	r3, r2
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	440b      	add	r3, r1
 8007924:	3326      	adds	r3, #38	; 0x26
 8007926:	2200      	movs	r2, #0
 8007928:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	32b0      	adds	r2, #176	; 0xb0
 8007934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d01f      	beq.n	800797c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	33b0      	adds	r3, #176	; 0xb0
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	4413      	add	r3, r2
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	32b0      	adds	r2, #176	; 0xb0
 800795a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800795e:	4618      	mov	r0, r3
 8007960:	f006 fd2e 	bl	800e3c0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	32b0      	adds	r2, #176	; 0xb0
 800796e:	2100      	movs	r1, #0
 8007970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3708      	adds	r7, #8
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
 8007986:	bf00      	nop
 8007988:	2000009f 	.word	0x2000009f
 800798c:	200000a0 	.word	0x200000a0
 8007990:	200000a1 	.word	0x200000a1

08007994 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b086      	sub	sp, #24
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	32b0      	adds	r2, #176	; 0xb0
 80079a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079ac:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80079ae:	2300      	movs	r3, #0
 80079b0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80079b2:	2300      	movs	r3, #0
 80079b4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80079b6:	2300      	movs	r3, #0
 80079b8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d101      	bne.n	80079c4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e0bf      	b.n	8007b44 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d050      	beq.n	8007a72 <USBD_CDC_Setup+0xde>
 80079d0:	2b20      	cmp	r3, #32
 80079d2:	f040 80af 	bne.w	8007b34 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	88db      	ldrh	r3, [r3, #6]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d03a      	beq.n	8007a54 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	b25b      	sxtb	r3, r3
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	da1b      	bge.n	8007a20 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	33b0      	adds	r3, #176	; 0xb0
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	4413      	add	r3, r2
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	683a      	ldr	r2, [r7, #0]
 80079fc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80079fe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a00:	683a      	ldr	r2, [r7, #0]
 8007a02:	88d2      	ldrh	r2, [r2, #6]
 8007a04:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	88db      	ldrh	r3, [r3, #6]
 8007a0a:	2b07      	cmp	r3, #7
 8007a0c:	bf28      	it	cs
 8007a0e:	2307      	movcs	r3, #7
 8007a10:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	89fa      	ldrh	r2, [r7, #14]
 8007a16:	4619      	mov	r1, r3
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f001 fd89 	bl	8009530 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007a1e:	e090      	b.n	8007b42 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	785a      	ldrb	r2, [r3, #1]
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	88db      	ldrh	r3, [r3, #6]
 8007a2e:	2b3f      	cmp	r3, #63	; 0x3f
 8007a30:	d803      	bhi.n	8007a3a <USBD_CDC_Setup+0xa6>
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	88db      	ldrh	r3, [r3, #6]
 8007a36:	b2da      	uxtb	r2, r3
 8007a38:	e000      	b.n	8007a3c <USBD_CDC_Setup+0xa8>
 8007a3a:	2240      	movs	r2, #64	; 0x40
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007a42:	6939      	ldr	r1, [r7, #16]
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f001 fd9b 	bl	8009588 <USBD_CtlPrepareRx>
      break;
 8007a52:	e076      	b.n	8007b42 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	33b0      	adds	r3, #176	; 0xb0
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	4413      	add	r3, r2
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	683a      	ldr	r2, [r7, #0]
 8007a68:	7850      	ldrb	r0, [r2, #1]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	6839      	ldr	r1, [r7, #0]
 8007a6e:	4798      	blx	r3
      break;
 8007a70:	e067      	b.n	8007b42 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	785b      	ldrb	r3, [r3, #1]
 8007a76:	2b0b      	cmp	r3, #11
 8007a78:	d851      	bhi.n	8007b1e <USBD_CDC_Setup+0x18a>
 8007a7a:	a201      	add	r2, pc, #4	; (adr r2, 8007a80 <USBD_CDC_Setup+0xec>)
 8007a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a80:	08007ab1 	.word	0x08007ab1
 8007a84:	08007b2d 	.word	0x08007b2d
 8007a88:	08007b1f 	.word	0x08007b1f
 8007a8c:	08007b1f 	.word	0x08007b1f
 8007a90:	08007b1f 	.word	0x08007b1f
 8007a94:	08007b1f 	.word	0x08007b1f
 8007a98:	08007b1f 	.word	0x08007b1f
 8007a9c:	08007b1f 	.word	0x08007b1f
 8007aa0:	08007b1f 	.word	0x08007b1f
 8007aa4:	08007b1f 	.word	0x08007b1f
 8007aa8:	08007adb 	.word	0x08007adb
 8007aac:	08007b05 	.word	0x08007b05
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	2b03      	cmp	r3, #3
 8007aba:	d107      	bne.n	8007acc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007abc:	f107 030a 	add.w	r3, r7, #10
 8007ac0:	2202      	movs	r2, #2
 8007ac2:	4619      	mov	r1, r3
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f001 fd33 	bl	8009530 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007aca:	e032      	b.n	8007b32 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007acc:	6839      	ldr	r1, [r7, #0]
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f001 fcbd 	bl	800944e <USBD_CtlError>
            ret = USBD_FAIL;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	75fb      	strb	r3, [r7, #23]
          break;
 8007ad8:	e02b      	b.n	8007b32 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b03      	cmp	r3, #3
 8007ae4:	d107      	bne.n	8007af6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007ae6:	f107 030d 	add.w	r3, r7, #13
 8007aea:	2201      	movs	r2, #1
 8007aec:	4619      	mov	r1, r3
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f001 fd1e 	bl	8009530 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007af4:	e01d      	b.n	8007b32 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007af6:	6839      	ldr	r1, [r7, #0]
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f001 fca8 	bl	800944e <USBD_CtlError>
            ret = USBD_FAIL;
 8007afe:	2303      	movs	r3, #3
 8007b00:	75fb      	strb	r3, [r7, #23]
          break;
 8007b02:	e016      	b.n	8007b32 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	2b03      	cmp	r3, #3
 8007b0e:	d00f      	beq.n	8007b30 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007b10:	6839      	ldr	r1, [r7, #0]
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f001 fc9b 	bl	800944e <USBD_CtlError>
            ret = USBD_FAIL;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007b1c:	e008      	b.n	8007b30 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007b1e:	6839      	ldr	r1, [r7, #0]
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f001 fc94 	bl	800944e <USBD_CtlError>
          ret = USBD_FAIL;
 8007b26:	2303      	movs	r3, #3
 8007b28:	75fb      	strb	r3, [r7, #23]
          break;
 8007b2a:	e002      	b.n	8007b32 <USBD_CDC_Setup+0x19e>
          break;
 8007b2c:	bf00      	nop
 8007b2e:	e008      	b.n	8007b42 <USBD_CDC_Setup+0x1ae>
          break;
 8007b30:	bf00      	nop
      }
      break;
 8007b32:	e006      	b.n	8007b42 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007b34:	6839      	ldr	r1, [r7, #0]
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f001 fc89 	bl	800944e <USBD_CtlError>
      ret = USBD_FAIL;
 8007b3c:	2303      	movs	r3, #3
 8007b3e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b40:	bf00      	nop
  }

  return (uint8_t)ret;
 8007b42:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3718      	adds	r7, #24
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	460b      	mov	r3, r1
 8007b56:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007b5e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	32b0      	adds	r2, #176	; 0xb0
 8007b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d101      	bne.n	8007b76 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e065      	b.n	8007c42 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	32b0      	adds	r2, #176	; 0xb0
 8007b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b84:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007b86:	78fb      	ldrb	r3, [r7, #3]
 8007b88:	f003 020f 	and.w	r2, r3, #15
 8007b8c:	6879      	ldr	r1, [r7, #4]
 8007b8e:	4613      	mov	r3, r2
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	4413      	add	r3, r2
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	440b      	add	r3, r1
 8007b98:	3318      	adds	r3, #24
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d02f      	beq.n	8007c00 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007ba0:	78fb      	ldrb	r3, [r7, #3]
 8007ba2:	f003 020f 	and.w	r2, r3, #15
 8007ba6:	6879      	ldr	r1, [r7, #4]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4413      	add	r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	440b      	add	r3, r1
 8007bb2:	3318      	adds	r3, #24
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	78fb      	ldrb	r3, [r7, #3]
 8007bb8:	f003 010f 	and.w	r1, r3, #15
 8007bbc:	68f8      	ldr	r0, [r7, #12]
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	00db      	lsls	r3, r3, #3
 8007bc2:	440b      	add	r3, r1
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	4403      	add	r3, r0
 8007bc8:	3348      	adds	r3, #72	; 0x48
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	fbb2 f1f3 	udiv	r1, r2, r3
 8007bd0:	fb01 f303 	mul.w	r3, r1, r3
 8007bd4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d112      	bne.n	8007c00 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007bda:	78fb      	ldrb	r3, [r7, #3]
 8007bdc:	f003 020f 	and.w	r2, r3, #15
 8007be0:	6879      	ldr	r1, [r7, #4]
 8007be2:	4613      	mov	r3, r2
 8007be4:	009b      	lsls	r3, r3, #2
 8007be6:	4413      	add	r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	440b      	add	r3, r1
 8007bec:	3318      	adds	r3, #24
 8007bee:	2200      	movs	r2, #0
 8007bf0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007bf2:	78f9      	ldrb	r1, [r7, #3]
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f006 fb7e 	bl	800e2fa <USBD_LL_Transmit>
 8007bfe:	e01f      	b.n	8007c40 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	33b0      	adds	r3, #176	; 0xb0
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	691b      	ldr	r3, [r3, #16]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d010      	beq.n	8007c40 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	33b0      	adds	r3, #176	; 0xb0
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	4413      	add	r3, r2
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	691b      	ldr	r3, [r3, #16]
 8007c30:	68ba      	ldr	r2, [r7, #8]
 8007c32:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007c36:	68ba      	ldr	r2, [r7, #8]
 8007c38:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007c3c:	78fa      	ldrb	r2, [r7, #3]
 8007c3e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007c40:	2300      	movs	r3, #0
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b084      	sub	sp, #16
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
 8007c52:	460b      	mov	r3, r1
 8007c54:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	32b0      	adds	r2, #176	; 0xb0
 8007c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c64:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	32b0      	adds	r2, #176	; 0xb0
 8007c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d101      	bne.n	8007c7c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007c78:	2303      	movs	r3, #3
 8007c7a:	e01a      	b.n	8007cb2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007c7c:	78fb      	ldrb	r3, [r7, #3]
 8007c7e:	4619      	mov	r1, r3
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f006 fb7c 	bl	800e37e <USBD_LL_GetRxDataSize>
 8007c86:	4602      	mov	r2, r0
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	33b0      	adds	r3, #176	; 0xb0
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	4413      	add	r3, r2
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007ca6:	68fa      	ldr	r2, [r7, #12]
 8007ca8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007cac:	4611      	mov	r1, r2
 8007cae:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b084      	sub	sp, #16
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	32b0      	adds	r2, #176	; 0xb0
 8007ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cd0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d101      	bne.n	8007cdc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	e025      	b.n	8007d28 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	33b0      	adds	r3, #176	; 0xb0
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d01a      	beq.n	8007d26 <USBD_CDC_EP0_RxReady+0x6c>
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007cf6:	2bff      	cmp	r3, #255	; 0xff
 8007cf8:	d015      	beq.n	8007d26 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	33b0      	adds	r3, #176	; 0xb0
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	4413      	add	r3, r2
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007d12:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d1a:	b292      	uxth	r2, r2
 8007d1c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	22ff      	movs	r2, #255	; 0xff
 8007d22:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b086      	sub	sp, #24
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007d38:	2182      	movs	r1, #130	; 0x82
 8007d3a:	4818      	ldr	r0, [pc, #96]	; (8007d9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007d3c:	f000 fd4f 	bl	80087de <USBD_GetEpDesc>
 8007d40:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007d42:	2101      	movs	r1, #1
 8007d44:	4815      	ldr	r0, [pc, #84]	; (8007d9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007d46:	f000 fd4a 	bl	80087de <USBD_GetEpDesc>
 8007d4a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007d4c:	2181      	movs	r1, #129	; 0x81
 8007d4e:	4813      	ldr	r0, [pc, #76]	; (8007d9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007d50:	f000 fd45 	bl	80087de <USBD_GetEpDesc>
 8007d54:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d002      	beq.n	8007d62 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	2210      	movs	r2, #16
 8007d60:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d006      	beq.n	8007d76 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d70:	711a      	strb	r2, [r3, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d006      	beq.n	8007d8a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d84:	711a      	strb	r2, [r3, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2243      	movs	r2, #67	; 0x43
 8007d8e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007d90:	4b02      	ldr	r3, [pc, #8]	; (8007d9c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3718      	adds	r7, #24
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
 8007d9a:	bf00      	nop
 8007d9c:	2000005c 	.word	0x2000005c

08007da0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007da8:	2182      	movs	r1, #130	; 0x82
 8007daa:	4818      	ldr	r0, [pc, #96]	; (8007e0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007dac:	f000 fd17 	bl	80087de <USBD_GetEpDesc>
 8007db0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007db2:	2101      	movs	r1, #1
 8007db4:	4815      	ldr	r0, [pc, #84]	; (8007e0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007db6:	f000 fd12 	bl	80087de <USBD_GetEpDesc>
 8007dba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007dbc:	2181      	movs	r1, #129	; 0x81
 8007dbe:	4813      	ldr	r0, [pc, #76]	; (8007e0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007dc0:	f000 fd0d 	bl	80087de <USBD_GetEpDesc>
 8007dc4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d002      	beq.n	8007dd2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	2210      	movs	r2, #16
 8007dd0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d006      	beq.n	8007de6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	711a      	strb	r2, [r3, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	f042 0202 	orr.w	r2, r2, #2
 8007de4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d006      	beq.n	8007dfa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2200      	movs	r2, #0
 8007df0:	711a      	strb	r2, [r3, #4]
 8007df2:	2200      	movs	r2, #0
 8007df4:	f042 0202 	orr.w	r2, r2, #2
 8007df8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2243      	movs	r2, #67	; 0x43
 8007dfe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e00:	4b02      	ldr	r3, [pc, #8]	; (8007e0c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3718      	adds	r7, #24
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	2000005c 	.word	0x2000005c

08007e10 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e18:	2182      	movs	r1, #130	; 0x82
 8007e1a:	4818      	ldr	r0, [pc, #96]	; (8007e7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e1c:	f000 fcdf 	bl	80087de <USBD_GetEpDesc>
 8007e20:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e22:	2101      	movs	r1, #1
 8007e24:	4815      	ldr	r0, [pc, #84]	; (8007e7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e26:	f000 fcda 	bl	80087de <USBD_GetEpDesc>
 8007e2a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e2c:	2181      	movs	r1, #129	; 0x81
 8007e2e:	4813      	ldr	r0, [pc, #76]	; (8007e7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e30:	f000 fcd5 	bl	80087de <USBD_GetEpDesc>
 8007e34:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d002      	beq.n	8007e42 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	2210      	movs	r2, #16
 8007e40:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d006      	beq.n	8007e56 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e50:	711a      	strb	r2, [r3, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d006      	beq.n	8007e6a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e64:	711a      	strb	r2, [r3, #4]
 8007e66:	2200      	movs	r2, #0
 8007e68:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2243      	movs	r2, #67	; 0x43
 8007e6e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e70:	4b02      	ldr	r3, [pc, #8]	; (8007e7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3718      	adds	r7, #24
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	2000005c 	.word	0x2000005c

08007e80 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	220a      	movs	r2, #10
 8007e8c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007e8e:	4b03      	ldr	r3, [pc, #12]	; (8007e9c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr
 8007e9c:	20000018 	.word	0x20000018

08007ea0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
 8007ea8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d101      	bne.n	8007eb4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007eb0:	2303      	movs	r3, #3
 8007eb2:	e009      	b.n	8007ec8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	33b0      	adds	r3, #176	; 0xb0
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4413      	add	r3, r2
 8007ec2:	683a      	ldr	r2, [r7, #0]
 8007ec4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007ec6:	2300      	movs	r3, #0
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr

08007ed4 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b087      	sub	sp, #28
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	32b0      	adds	r2, #176	; 0xb0
 8007eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eee:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d101      	bne.n	8007efa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e008      	b.n	8007f0c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	371c      	adds	r7, #28
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	32b0      	adds	r2, #176	; 0xb0
 8007f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f30:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d101      	bne.n	8007f3c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007f38:	2303      	movs	r3, #3
 8007f3a:	e004      	b.n	8007f46 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	683a      	ldr	r2, [r7, #0]
 8007f40:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3714      	adds	r7, #20
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
	...

08007f54 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	32b0      	adds	r2, #176	; 0xb0
 8007f66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f6a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	32b0      	adds	r2, #176	; 0xb0
 8007f7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d101      	bne.n	8007f86 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007f82:	2303      	movs	r3, #3
 8007f84:	e025      	b.n	8007fd2 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d11f      	bne.n	8007fd0 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	2201      	movs	r2, #1
 8007f94:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007f98:	4b10      	ldr	r3, [pc, #64]	; (8007fdc <USBD_CDC_TransmitPacket+0x88>)
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	f003 020f 	and.w	r2, r3, #15
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	4613      	mov	r3, r2
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	4413      	add	r3, r2
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	4403      	add	r3, r0
 8007fb2:	3318      	adds	r3, #24
 8007fb4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007fb6:	4b09      	ldr	r3, [pc, #36]	; (8007fdc <USBD_CDC_TransmitPacket+0x88>)
 8007fb8:	7819      	ldrb	r1, [r3, #0]
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f006 f997 	bl	800e2fa <USBD_LL_Transmit>

    ret = USBD_OK;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3710      	adds	r7, #16
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	2000009f 	.word	0x2000009f

08007fe0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	32b0      	adds	r2, #176	; 0xb0
 8007ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ff6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	32b0      	adds	r2, #176	; 0xb0
 8008002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d101      	bne.n	800800e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800800a:	2303      	movs	r3, #3
 800800c:	e018      	b.n	8008040 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	7c1b      	ldrb	r3, [r3, #16]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10a      	bne.n	800802c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008016:	4b0c      	ldr	r3, [pc, #48]	; (8008048 <USBD_CDC_ReceivePacket+0x68>)
 8008018:	7819      	ldrb	r1, [r3, #0]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008020:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f006 f989 	bl	800e33c <USBD_LL_PrepareReceive>
 800802a:	e008      	b.n	800803e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800802c:	4b06      	ldr	r3, [pc, #24]	; (8008048 <USBD_CDC_ReceivePacket+0x68>)
 800802e:	7819      	ldrb	r1, [r3, #0]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008036:	2340      	movs	r3, #64	; 0x40
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f006 f97f 	bl	800e33c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800803e:	2300      	movs	r3, #0
}
 8008040:	4618      	mov	r0, r3
 8008042:	3710      	adds	r7, #16
 8008044:	46bd      	mov	sp, r7
 8008046:	bd80      	pop	{r7, pc}
 8008048:	200000a0 	.word	0x200000a0

0800804c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b086      	sub	sp, #24
 8008050:	af00      	add	r7, sp, #0
 8008052:	60f8      	str	r0, [r7, #12]
 8008054:	60b9      	str	r1, [r7, #8]
 8008056:	4613      	mov	r3, r2
 8008058:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008060:	2303      	movs	r3, #3
 8008062:	e01f      	b.n	80080a4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2200      	movs	r2, #0
 8008070:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d003      	beq.n	800808a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	68ba      	ldr	r2, [r7, #8]
 8008086:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2201      	movs	r2, #1
 800808e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	79fa      	ldrb	r2, [r7, #7]
 8008096:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008098:	68f8      	ldr	r0, [r7, #12]
 800809a:	f005 fff9 	bl	800e090 <USBD_LL_Init>
 800809e:	4603      	mov	r3, r0
 80080a0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80080a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3718      	adds	r7, #24
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}

080080ac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80080b6:	2300      	movs	r3, #0
 80080b8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d101      	bne.n	80080c4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80080c0:	2303      	movs	r3, #3
 80080c2:	e025      	b.n	8008110 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	683a      	ldr	r2, [r7, #0]
 80080c8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	32ae      	adds	r2, #174	; 0xae
 80080d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00f      	beq.n	8008100 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	32ae      	adds	r2, #174	; 0xae
 80080ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f0:	f107 020e 	add.w	r2, r7, #14
 80080f4:	4610      	mov	r0, r2
 80080f6:	4798      	blx	r3
 80080f8:	4602      	mov	r2, r0
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8008106:	1c5a      	adds	r2, r3, #1
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800810e:	2300      	movs	r3, #0
}
 8008110:	4618      	mov	r0, r3
 8008112:	3710      	adds	r7, #16
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f006 f801 	bl	800e128 <USBD_LL_Start>
 8008126:	4603      	mov	r3, r0
}
 8008128:	4618      	mov	r0, r3
 800812a:	3708      	adds	r7, #8
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008138:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800813a:	4618      	mov	r0, r3
 800813c:	370c      	adds	r7, #12
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr

08008146 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008146:	b580      	push	{r7, lr}
 8008148:	b084      	sub	sp, #16
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
 800814e:	460b      	mov	r3, r1
 8008150:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008152:	2300      	movs	r3, #0
 8008154:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800815c:	2b00      	cmp	r3, #0
 800815e:	d009      	beq.n	8008174 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	78fa      	ldrb	r2, [r7, #3]
 800816a:	4611      	mov	r1, r2
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	4798      	blx	r3
 8008170:	4603      	mov	r3, r0
 8008172:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008174:	7bfb      	ldrb	r3, [r7, #15]
}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b084      	sub	sp, #16
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
 8008186:	460b      	mov	r3, r1
 8008188:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800818a:	2300      	movs	r3, #0
 800818c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	78fa      	ldrb	r2, [r7, #3]
 8008198:	4611      	mov	r1, r2
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	4798      	blx	r3
 800819e:	4603      	mov	r3, r0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d001      	beq.n	80081a8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80081a4:	2303      	movs	r3, #3
 80081a6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80081a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3710      	adds	r7, #16
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}

080081b2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80081b2:	b580      	push	{r7, lr}
 80081b4:	b084      	sub	sp, #16
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
 80081ba:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80081c2:	6839      	ldr	r1, [r7, #0]
 80081c4:	4618      	mov	r0, r3
 80081c6:	f001 f908 	bl	80093da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80081d8:	461a      	mov	r2, r3
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	d01a      	beq.n	8008224 <USBD_LL_SetupStage+0x72>
 80081ee:	2b02      	cmp	r3, #2
 80081f0:	d822      	bhi.n	8008238 <USBD_LL_SetupStage+0x86>
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d002      	beq.n	80081fc <USBD_LL_SetupStage+0x4a>
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d00a      	beq.n	8008210 <USBD_LL_SetupStage+0x5e>
 80081fa:	e01d      	b.n	8008238 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008202:	4619      	mov	r1, r3
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 fb5f 	bl	80088c8 <USBD_StdDevReq>
 800820a:	4603      	mov	r3, r0
 800820c:	73fb      	strb	r3, [r7, #15]
      break;
 800820e:	e020      	b.n	8008252 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008216:	4619      	mov	r1, r3
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 fbc7 	bl	80089ac <USBD_StdItfReq>
 800821e:	4603      	mov	r3, r0
 8008220:	73fb      	strb	r3, [r7, #15]
      break;
 8008222:	e016      	b.n	8008252 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800822a:	4619      	mov	r1, r3
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 fc29 	bl	8008a84 <USBD_StdEPReq>
 8008232:	4603      	mov	r3, r0
 8008234:	73fb      	strb	r3, [r7, #15]
      break;
 8008236:	e00c      	b.n	8008252 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800823e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008242:	b2db      	uxtb	r3, r3
 8008244:	4619      	mov	r1, r3
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f005 ffce 	bl	800e1e8 <USBD_LL_StallEP>
 800824c:	4603      	mov	r3, r0
 800824e:	73fb      	strb	r3, [r7, #15]
      break;
 8008250:	bf00      	nop
  }

  return ret;
 8008252:	7bfb      	ldrb	r3, [r7, #15]
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b086      	sub	sp, #24
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	460b      	mov	r3, r1
 8008266:	607a      	str	r2, [r7, #4]
 8008268:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800826a:	2300      	movs	r3, #0
 800826c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800826e:	7afb      	ldrb	r3, [r7, #11]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d16e      	bne.n	8008352 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800827a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008282:	2b03      	cmp	r3, #3
 8008284:	f040 8098 	bne.w	80083b8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	689a      	ldr	r2, [r3, #8]
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	429a      	cmp	r2, r3
 8008292:	d913      	bls.n	80082bc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	689a      	ldr	r2, [r3, #8]
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	1ad2      	subs	r2, r2, r3
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	68da      	ldr	r2, [r3, #12]
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	4293      	cmp	r3, r2
 80082ac:	bf28      	it	cs
 80082ae:	4613      	movcs	r3, r2
 80082b0:	461a      	mov	r2, r3
 80082b2:	6879      	ldr	r1, [r7, #4]
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f001 f984 	bl	80095c2 <USBD_CtlContinueRx>
 80082ba:	e07d      	b.n	80083b8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80082c2:	f003 031f 	and.w	r3, r3, #31
 80082c6:	2b02      	cmp	r3, #2
 80082c8:	d014      	beq.n	80082f4 <USBD_LL_DataOutStage+0x98>
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	d81d      	bhi.n	800830a <USBD_LL_DataOutStage+0xae>
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d002      	beq.n	80082d8 <USBD_LL_DataOutStage+0x7c>
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d003      	beq.n	80082de <USBD_LL_DataOutStage+0x82>
 80082d6:	e018      	b.n	800830a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80082d8:	2300      	movs	r3, #0
 80082da:	75bb      	strb	r3, [r7, #22]
            break;
 80082dc:	e018      	b.n	8008310 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	4619      	mov	r1, r3
 80082e8:	68f8      	ldr	r0, [r7, #12]
 80082ea:	f000 fa5e 	bl	80087aa <USBD_CoreFindIF>
 80082ee:	4603      	mov	r3, r0
 80082f0:	75bb      	strb	r3, [r7, #22]
            break;
 80082f2:	e00d      	b.n	8008310 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	4619      	mov	r1, r3
 80082fe:	68f8      	ldr	r0, [r7, #12]
 8008300:	f000 fa60 	bl	80087c4 <USBD_CoreFindEP>
 8008304:	4603      	mov	r3, r0
 8008306:	75bb      	strb	r3, [r7, #22]
            break;
 8008308:	e002      	b.n	8008310 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800830a:	2300      	movs	r3, #0
 800830c:	75bb      	strb	r3, [r7, #22]
            break;
 800830e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008310:	7dbb      	ldrb	r3, [r7, #22]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d119      	bne.n	800834a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800831c:	b2db      	uxtb	r3, r3
 800831e:	2b03      	cmp	r3, #3
 8008320:	d113      	bne.n	800834a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008322:	7dba      	ldrb	r2, [r7, #22]
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	32ae      	adds	r2, #174	; 0xae
 8008328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d00b      	beq.n	800834a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008332:	7dba      	ldrb	r2, [r7, #22]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800833a:	7dba      	ldrb	r2, [r7, #22]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	32ae      	adds	r2, #174	; 0xae
 8008340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	68f8      	ldr	r0, [r7, #12]
 8008348:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f001 f94a 	bl	80095e4 <USBD_CtlSendStatus>
 8008350:	e032      	b.n	80083b8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008352:	7afb      	ldrb	r3, [r7, #11]
 8008354:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008358:	b2db      	uxtb	r3, r3
 800835a:	4619      	mov	r1, r3
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f000 fa31 	bl	80087c4 <USBD_CoreFindEP>
 8008362:	4603      	mov	r3, r0
 8008364:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008366:	7dbb      	ldrb	r3, [r7, #22]
 8008368:	2bff      	cmp	r3, #255	; 0xff
 800836a:	d025      	beq.n	80083b8 <USBD_LL_DataOutStage+0x15c>
 800836c:	7dbb      	ldrb	r3, [r7, #22]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d122      	bne.n	80083b8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008378:	b2db      	uxtb	r3, r3
 800837a:	2b03      	cmp	r3, #3
 800837c:	d117      	bne.n	80083ae <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800837e:	7dba      	ldrb	r2, [r7, #22]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	32ae      	adds	r2, #174	; 0xae
 8008384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00f      	beq.n	80083ae <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800838e:	7dba      	ldrb	r2, [r7, #22]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008396:	7dba      	ldrb	r2, [r7, #22]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	32ae      	adds	r2, #174	; 0xae
 800839c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083a0:	699b      	ldr	r3, [r3, #24]
 80083a2:	7afa      	ldrb	r2, [r7, #11]
 80083a4:	4611      	mov	r1, r2
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	4798      	blx	r3
 80083aa:	4603      	mov	r3, r0
 80083ac:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80083ae:	7dfb      	ldrb	r3, [r7, #23]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d001      	beq.n	80083b8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80083b4:	7dfb      	ldrb	r3, [r7, #23]
 80083b6:	e000      	b.n	80083ba <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3718      	adds	r7, #24
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}

080083c2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b086      	sub	sp, #24
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	60f8      	str	r0, [r7, #12]
 80083ca:	460b      	mov	r3, r1
 80083cc:	607a      	str	r2, [r7, #4]
 80083ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80083d0:	7afb      	ldrb	r3, [r7, #11]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d16f      	bne.n	80084b6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	3314      	adds	r3, #20
 80083da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80083e2:	2b02      	cmp	r3, #2
 80083e4:	d15a      	bne.n	800849c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	689a      	ldr	r2, [r3, #8]
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d914      	bls.n	800841c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	689a      	ldr	r2, [r3, #8]
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	1ad2      	subs	r2, r2, r3
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	461a      	mov	r2, r3
 8008406:	6879      	ldr	r1, [r7, #4]
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f001 f8ac 	bl	8009566 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800840e:	2300      	movs	r3, #0
 8008410:	2200      	movs	r2, #0
 8008412:	2100      	movs	r1, #0
 8008414:	68f8      	ldr	r0, [r7, #12]
 8008416:	f005 ff91 	bl	800e33c <USBD_LL_PrepareReceive>
 800841a:	e03f      	b.n	800849c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	68da      	ldr	r2, [r3, #12]
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	429a      	cmp	r2, r3
 8008426:	d11c      	bne.n	8008462 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	685a      	ldr	r2, [r3, #4]
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008430:	429a      	cmp	r2, r3
 8008432:	d316      	bcc.n	8008462 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	685a      	ldr	r2, [r3, #4]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800843e:	429a      	cmp	r2, r3
 8008440:	d20f      	bcs.n	8008462 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008442:	2200      	movs	r2, #0
 8008444:	2100      	movs	r1, #0
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f001 f88d 	bl	8009566 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2200      	movs	r2, #0
 8008450:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008454:	2300      	movs	r3, #0
 8008456:	2200      	movs	r2, #0
 8008458:	2100      	movs	r1, #0
 800845a:	68f8      	ldr	r0, [r7, #12]
 800845c:	f005 ff6e 	bl	800e33c <USBD_LL_PrepareReceive>
 8008460:	e01c      	b.n	800849c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008468:	b2db      	uxtb	r3, r3
 800846a:	2b03      	cmp	r3, #3
 800846c:	d10f      	bne.n	800848e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008474:	68db      	ldr	r3, [r3, #12]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d009      	beq.n	800848e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2200      	movs	r2, #0
 800847e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800848e:	2180      	movs	r1, #128	; 0x80
 8008490:	68f8      	ldr	r0, [r7, #12]
 8008492:	f005 fea9 	bl	800e1e8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008496:	68f8      	ldr	r0, [r7, #12]
 8008498:	f001 f8b7 	bl	800960a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d03a      	beq.n	800851c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f7ff fe42 	bl	8008130 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2200      	movs	r2, #0
 80084b0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80084b4:	e032      	b.n	800851c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80084b6:	7afb      	ldrb	r3, [r7, #11]
 80084b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	4619      	mov	r1, r3
 80084c0:	68f8      	ldr	r0, [r7, #12]
 80084c2:	f000 f97f 	bl	80087c4 <USBD_CoreFindEP>
 80084c6:	4603      	mov	r3, r0
 80084c8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084ca:	7dfb      	ldrb	r3, [r7, #23]
 80084cc:	2bff      	cmp	r3, #255	; 0xff
 80084ce:	d025      	beq.n	800851c <USBD_LL_DataInStage+0x15a>
 80084d0:	7dfb      	ldrb	r3, [r7, #23]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d122      	bne.n	800851c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b03      	cmp	r3, #3
 80084e0:	d11c      	bne.n	800851c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80084e2:	7dfa      	ldrb	r2, [r7, #23]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	32ae      	adds	r2, #174	; 0xae
 80084e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ec:	695b      	ldr	r3, [r3, #20]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d014      	beq.n	800851c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80084f2:	7dfa      	ldrb	r2, [r7, #23]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80084fa:	7dfa      	ldrb	r2, [r7, #23]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	32ae      	adds	r2, #174	; 0xae
 8008500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008504:	695b      	ldr	r3, [r3, #20]
 8008506:	7afa      	ldrb	r2, [r7, #11]
 8008508:	4611      	mov	r1, r2
 800850a:	68f8      	ldr	r0, [r7, #12]
 800850c:	4798      	blx	r3
 800850e:	4603      	mov	r3, r0
 8008510:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008512:	7dbb      	ldrb	r3, [r7, #22]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d001      	beq.n	800851c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008518:	7dbb      	ldrb	r3, [r7, #22]
 800851a:	e000      	b.n	800851e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800851c:	2300      	movs	r3, #0
}
 800851e:	4618      	mov	r0, r3
 8008520:	3718      	adds	r7, #24
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008526:	b580      	push	{r7, lr}
 8008528:	b084      	sub	sp, #16
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800852e:	2300      	movs	r3, #0
 8008530:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2201      	movs	r2, #1
 8008536:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2200      	movs	r2, #0
 800854c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800855e:	2b00      	cmp	r3, #0
 8008560:	d014      	beq.n	800858c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00e      	beq.n	800858c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	6852      	ldr	r2, [r2, #4]
 800857a:	b2d2      	uxtb	r2, r2
 800857c:	4611      	mov	r1, r2
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	4798      	blx	r3
 8008582:	4603      	mov	r3, r0
 8008584:	2b00      	cmp	r3, #0
 8008586:	d001      	beq.n	800858c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008588:	2303      	movs	r3, #3
 800858a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800858c:	2340      	movs	r3, #64	; 0x40
 800858e:	2200      	movs	r2, #0
 8008590:	2100      	movs	r1, #0
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f005 fde3 	bl	800e15e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2240      	movs	r2, #64	; 0x40
 80085a4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80085a8:	2340      	movs	r3, #64	; 0x40
 80085aa:	2200      	movs	r2, #0
 80085ac:	2180      	movs	r1, #128	; 0x80
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f005 fdd5 	bl	800e15e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2240      	movs	r2, #64	; 0x40
 80085be:	621a      	str	r2, [r3, #32]

  return ret;
 80085c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}

080085ca <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80085ca:	b480      	push	{r7}
 80085cc:	b083      	sub	sp, #12
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
 80085d2:	460b      	mov	r3, r1
 80085d4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	78fa      	ldrb	r2, [r7, #3]
 80085da:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	370c      	adds	r7, #12
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80085ea:	b480      	push	{r7}
 80085ec:	b083      	sub	sp, #12
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085f8:	b2da      	uxtb	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2204      	movs	r2, #4
 8008604:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	370c      	adds	r7, #12
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr

08008616 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008616:	b480      	push	{r7}
 8008618:	b083      	sub	sp, #12
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008624:	b2db      	uxtb	r3, r3
 8008626:	2b04      	cmp	r3, #4
 8008628:	d106      	bne.n	8008638 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008630:	b2da      	uxtb	r2, r3
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	370c      	adds	r7, #12
 800863e:	46bd      	mov	sp, r7
 8008640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008644:	4770      	bx	lr

08008646 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008646:	b580      	push	{r7, lr}
 8008648:	b082      	sub	sp, #8
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008654:	b2db      	uxtb	r3, r3
 8008656:	2b03      	cmp	r3, #3
 8008658:	d110      	bne.n	800867c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008660:	2b00      	cmp	r3, #0
 8008662:	d00b      	beq.n	800867c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800866a:	69db      	ldr	r3, [r3, #28]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d005      	beq.n	800867c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008676:	69db      	ldr	r3, [r3, #28]
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3708      	adds	r7, #8
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}

08008686 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008686:	b580      	push	{r7, lr}
 8008688:	b082      	sub	sp, #8
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
 800868e:	460b      	mov	r3, r1
 8008690:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	32ae      	adds	r2, #174	; 0xae
 800869c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d101      	bne.n	80086a8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80086a4:	2303      	movs	r3, #3
 80086a6:	e01c      	b.n	80086e2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	2b03      	cmp	r3, #3
 80086b2:	d115      	bne.n	80086e0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	32ae      	adds	r2, #174	; 0xae
 80086be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00b      	beq.n	80086e0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	32ae      	adds	r2, #174	; 0xae
 80086d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086d6:	6a1b      	ldr	r3, [r3, #32]
 80086d8:	78fa      	ldrb	r2, [r7, #3]
 80086da:	4611      	mov	r1, r2
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80086e0:	2300      	movs	r3, #0
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3708      	adds	r7, #8
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}

080086ea <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b082      	sub	sp, #8
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
 80086f2:	460b      	mov	r3, r1
 80086f4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	32ae      	adds	r2, #174	; 0xae
 8008700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d101      	bne.n	800870c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008708:	2303      	movs	r3, #3
 800870a:	e01c      	b.n	8008746 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008712:	b2db      	uxtb	r3, r3
 8008714:	2b03      	cmp	r3, #3
 8008716:	d115      	bne.n	8008744 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	32ae      	adds	r2, #174	; 0xae
 8008722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008728:	2b00      	cmp	r3, #0
 800872a:	d00b      	beq.n	8008744 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	32ae      	adds	r2, #174	; 0xae
 8008736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800873a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800873c:	78fa      	ldrb	r2, [r7, #3]
 800873e:	4611      	mov	r1, r2
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3708      	adds	r7, #8
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}

0800874e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800874e:	b480      	push	{r7}
 8008750:	b083      	sub	sp, #12
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008756:	2300      	movs	r3, #0
}
 8008758:	4618      	mov	r0, r3
 800875a:	370c      	adds	r7, #12
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800876c:	2300      	movs	r3, #0
 800876e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00e      	beq.n	80087a0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	687a      	ldr	r2, [r7, #4]
 800878c:	6852      	ldr	r2, [r2, #4]
 800878e:	b2d2      	uxtb	r2, r2
 8008790:	4611      	mov	r1, r2
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	4798      	blx	r3
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d001      	beq.n	80087a0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800879c:	2303      	movs	r3, #3
 800879e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80087a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3710      	adds	r7, #16
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}

080087aa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80087aa:	b480      	push	{r7}
 80087ac:	b083      	sub	sp, #12
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
 80087b2:	460b      	mov	r3, r1
 80087b4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80087b6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b083      	sub	sp, #12
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	460b      	mov	r3, r1
 80087ce:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80087d0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	370c      	adds	r7, #12
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr

080087de <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80087de:	b580      	push	{r7, lr}
 80087e0:	b086      	sub	sp, #24
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	6078      	str	r0, [r7, #4]
 80087e6:	460b      	mov	r3, r1
 80087e8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80087f2:	2300      	movs	r3, #0
 80087f4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	885b      	ldrh	r3, [r3, #2]
 80087fa:	b29a      	uxth	r2, r3
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	b29b      	uxth	r3, r3
 8008802:	429a      	cmp	r2, r3
 8008804:	d920      	bls.n	8008848 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	b29b      	uxth	r3, r3
 800880c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800880e:	e013      	b.n	8008838 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008810:	f107 030a 	add.w	r3, r7, #10
 8008814:	4619      	mov	r1, r3
 8008816:	6978      	ldr	r0, [r7, #20]
 8008818:	f000 f81b 	bl	8008852 <USBD_GetNextDesc>
 800881c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	785b      	ldrb	r3, [r3, #1]
 8008822:	2b05      	cmp	r3, #5
 8008824:	d108      	bne.n	8008838 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	789b      	ldrb	r3, [r3, #2]
 800882e:	78fa      	ldrb	r2, [r7, #3]
 8008830:	429a      	cmp	r2, r3
 8008832:	d008      	beq.n	8008846 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008834:	2300      	movs	r3, #0
 8008836:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	885b      	ldrh	r3, [r3, #2]
 800883c:	b29a      	uxth	r2, r3
 800883e:	897b      	ldrh	r3, [r7, #10]
 8008840:	429a      	cmp	r2, r3
 8008842:	d8e5      	bhi.n	8008810 <USBD_GetEpDesc+0x32>
 8008844:	e000      	b.n	8008848 <USBD_GetEpDesc+0x6a>
          break;
 8008846:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008848:	693b      	ldr	r3, [r7, #16]
}
 800884a:	4618      	mov	r0, r3
 800884c:	3718      	adds	r7, #24
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008852:	b480      	push	{r7}
 8008854:	b085      	sub	sp, #20
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
 800885a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	881a      	ldrh	r2, [r3, #0]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	b29b      	uxth	r3, r3
 800886a:	4413      	add	r3, r2
 800886c:	b29a      	uxth	r2, r3
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	781b      	ldrb	r3, [r3, #0]
 8008876:	461a      	mov	r2, r3
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	4413      	add	r3, r2
 800887c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800887e:	68fb      	ldr	r3, [r7, #12]
}
 8008880:	4618      	mov	r0, r3
 8008882:	3714      	adds	r7, #20
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800888c:	b480      	push	{r7}
 800888e:	b087      	sub	sp, #28
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	3301      	adds	r3, #1
 80088a2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80088aa:	8a3b      	ldrh	r3, [r7, #16]
 80088ac:	021b      	lsls	r3, r3, #8
 80088ae:	b21a      	sxth	r2, r3
 80088b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80088b4:	4313      	orrs	r3, r2
 80088b6:	b21b      	sxth	r3, r3
 80088b8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80088ba:	89fb      	ldrh	r3, [r7, #14]
}
 80088bc:	4618      	mov	r0, r3
 80088be:	371c      	adds	r7, #28
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80088d2:	2300      	movs	r3, #0
 80088d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80088de:	2b40      	cmp	r3, #64	; 0x40
 80088e0:	d005      	beq.n	80088ee <USBD_StdDevReq+0x26>
 80088e2:	2b40      	cmp	r3, #64	; 0x40
 80088e4:	d857      	bhi.n	8008996 <USBD_StdDevReq+0xce>
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d00f      	beq.n	800890a <USBD_StdDevReq+0x42>
 80088ea:	2b20      	cmp	r3, #32
 80088ec:	d153      	bne.n	8008996 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	32ae      	adds	r2, #174	; 0xae
 80088f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	6839      	ldr	r1, [r7, #0]
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	4798      	blx	r3
 8008904:	4603      	mov	r3, r0
 8008906:	73fb      	strb	r3, [r7, #15]
      break;
 8008908:	e04a      	b.n	80089a0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	785b      	ldrb	r3, [r3, #1]
 800890e:	2b09      	cmp	r3, #9
 8008910:	d83b      	bhi.n	800898a <USBD_StdDevReq+0xc2>
 8008912:	a201      	add	r2, pc, #4	; (adr r2, 8008918 <USBD_StdDevReq+0x50>)
 8008914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008918:	0800896d 	.word	0x0800896d
 800891c:	08008981 	.word	0x08008981
 8008920:	0800898b 	.word	0x0800898b
 8008924:	08008977 	.word	0x08008977
 8008928:	0800898b 	.word	0x0800898b
 800892c:	0800894b 	.word	0x0800894b
 8008930:	08008941 	.word	0x08008941
 8008934:	0800898b 	.word	0x0800898b
 8008938:	08008963 	.word	0x08008963
 800893c:	08008955 	.word	0x08008955
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008940:	6839      	ldr	r1, [r7, #0]
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 fa3c 	bl	8008dc0 <USBD_GetDescriptor>
          break;
 8008948:	e024      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800894a:	6839      	ldr	r1, [r7, #0]
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 fba1 	bl	8009094 <USBD_SetAddress>
          break;
 8008952:	e01f      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008954:	6839      	ldr	r1, [r7, #0]
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 fbe0 	bl	800911c <USBD_SetConfig>
 800895c:	4603      	mov	r3, r0
 800895e:	73fb      	strb	r3, [r7, #15]
          break;
 8008960:	e018      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008962:	6839      	ldr	r1, [r7, #0]
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 fc83 	bl	8009270 <USBD_GetConfig>
          break;
 800896a:	e013      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800896c:	6839      	ldr	r1, [r7, #0]
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 fcb4 	bl	80092dc <USBD_GetStatus>
          break;
 8008974:	e00e      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008976:	6839      	ldr	r1, [r7, #0]
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 fce3 	bl	8009344 <USBD_SetFeature>
          break;
 800897e:	e009      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008980:	6839      	ldr	r1, [r7, #0]
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 fd07 	bl	8009396 <USBD_ClrFeature>
          break;
 8008988:	e004      	b.n	8008994 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800898a:	6839      	ldr	r1, [r7, #0]
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 fd5e 	bl	800944e <USBD_CtlError>
          break;
 8008992:	bf00      	nop
      }
      break;
 8008994:	e004      	b.n	80089a0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008996:	6839      	ldr	r1, [r7, #0]
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f000 fd58 	bl	800944e <USBD_CtlError>
      break;
 800899e:	bf00      	nop
  }

  return ret;
 80089a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3710      	adds	r7, #16
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop

080089ac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b084      	sub	sp, #16
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089b6:	2300      	movs	r3, #0
 80089b8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089c2:	2b40      	cmp	r3, #64	; 0x40
 80089c4:	d005      	beq.n	80089d2 <USBD_StdItfReq+0x26>
 80089c6:	2b40      	cmp	r3, #64	; 0x40
 80089c8:	d852      	bhi.n	8008a70 <USBD_StdItfReq+0xc4>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d001      	beq.n	80089d2 <USBD_StdItfReq+0x26>
 80089ce:	2b20      	cmp	r3, #32
 80089d0:	d14e      	bne.n	8008a70 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	3b01      	subs	r3, #1
 80089dc:	2b02      	cmp	r3, #2
 80089de:	d840      	bhi.n	8008a62 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	889b      	ldrh	r3, [r3, #4]
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d836      	bhi.n	8008a58 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	889b      	ldrh	r3, [r3, #4]
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	4619      	mov	r1, r3
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7ff fed9 	bl	80087aa <USBD_CoreFindIF>
 80089f8:	4603      	mov	r3, r0
 80089fa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089fc:	7bbb      	ldrb	r3, [r7, #14]
 80089fe:	2bff      	cmp	r3, #255	; 0xff
 8008a00:	d01d      	beq.n	8008a3e <USBD_StdItfReq+0x92>
 8008a02:	7bbb      	ldrb	r3, [r7, #14]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d11a      	bne.n	8008a3e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008a08:	7bba      	ldrb	r2, [r7, #14]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	32ae      	adds	r2, #174	; 0xae
 8008a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00f      	beq.n	8008a38 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008a18:	7bba      	ldrb	r2, [r7, #14]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008a20:	7bba      	ldrb	r2, [r7, #14]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	32ae      	adds	r2, #174	; 0xae
 8008a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	6839      	ldr	r1, [r7, #0]
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	4798      	blx	r3
 8008a32:	4603      	mov	r3, r0
 8008a34:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008a36:	e004      	b.n	8008a42 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008a38:	2303      	movs	r3, #3
 8008a3a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008a3c:	e001      	b.n	8008a42 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008a3e:	2303      	movs	r3, #3
 8008a40:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	88db      	ldrh	r3, [r3, #6]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d110      	bne.n	8008a6c <USBD_StdItfReq+0xc0>
 8008a4a:	7bfb      	ldrb	r3, [r7, #15]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10d      	bne.n	8008a6c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 fdc7 	bl	80095e4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008a56:	e009      	b.n	8008a6c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008a58:	6839      	ldr	r1, [r7, #0]
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fcf7 	bl	800944e <USBD_CtlError>
          break;
 8008a60:	e004      	b.n	8008a6c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008a62:	6839      	ldr	r1, [r7, #0]
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 fcf2 	bl	800944e <USBD_CtlError>
          break;
 8008a6a:	e000      	b.n	8008a6e <USBD_StdItfReq+0xc2>
          break;
 8008a6c:	bf00      	nop
      }
      break;
 8008a6e:	e004      	b.n	8008a7a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fceb 	bl	800944e <USBD_CtlError>
      break;
 8008a78:	bf00      	nop
  }

  return ret;
 8008a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3710      	adds	r7, #16
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	889b      	ldrh	r3, [r3, #4]
 8008a96:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008aa0:	2b40      	cmp	r3, #64	; 0x40
 8008aa2:	d007      	beq.n	8008ab4 <USBD_StdEPReq+0x30>
 8008aa4:	2b40      	cmp	r3, #64	; 0x40
 8008aa6:	f200 817f 	bhi.w	8008da8 <USBD_StdEPReq+0x324>
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d02a      	beq.n	8008b04 <USBD_StdEPReq+0x80>
 8008aae:	2b20      	cmp	r3, #32
 8008ab0:	f040 817a 	bne.w	8008da8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ab4:	7bbb      	ldrb	r3, [r7, #14]
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f7ff fe83 	bl	80087c4 <USBD_CoreFindEP>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ac2:	7b7b      	ldrb	r3, [r7, #13]
 8008ac4:	2bff      	cmp	r3, #255	; 0xff
 8008ac6:	f000 8174 	beq.w	8008db2 <USBD_StdEPReq+0x32e>
 8008aca:	7b7b      	ldrb	r3, [r7, #13]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f040 8170 	bne.w	8008db2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008ad2:	7b7a      	ldrb	r2, [r7, #13]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008ada:	7b7a      	ldrb	r2, [r7, #13]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	32ae      	adds	r2, #174	; 0xae
 8008ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	f000 8163 	beq.w	8008db2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008aec:	7b7a      	ldrb	r2, [r7, #13]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	32ae      	adds	r2, #174	; 0xae
 8008af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008af6:	689b      	ldr	r3, [r3, #8]
 8008af8:	6839      	ldr	r1, [r7, #0]
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	4798      	blx	r3
 8008afe:	4603      	mov	r3, r0
 8008b00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008b02:	e156      	b.n	8008db2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	785b      	ldrb	r3, [r3, #1]
 8008b08:	2b03      	cmp	r3, #3
 8008b0a:	d008      	beq.n	8008b1e <USBD_StdEPReq+0x9a>
 8008b0c:	2b03      	cmp	r3, #3
 8008b0e:	f300 8145 	bgt.w	8008d9c <USBD_StdEPReq+0x318>
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f000 809b 	beq.w	8008c4e <USBD_StdEPReq+0x1ca>
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d03c      	beq.n	8008b96 <USBD_StdEPReq+0x112>
 8008b1c:	e13e      	b.n	8008d9c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	2b02      	cmp	r3, #2
 8008b28:	d002      	beq.n	8008b30 <USBD_StdEPReq+0xac>
 8008b2a:	2b03      	cmp	r3, #3
 8008b2c:	d016      	beq.n	8008b5c <USBD_StdEPReq+0xd8>
 8008b2e:	e02c      	b.n	8008b8a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b30:	7bbb      	ldrb	r3, [r7, #14]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00d      	beq.n	8008b52 <USBD_StdEPReq+0xce>
 8008b36:	7bbb      	ldrb	r3, [r7, #14]
 8008b38:	2b80      	cmp	r3, #128	; 0x80
 8008b3a:	d00a      	beq.n	8008b52 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b3c:	7bbb      	ldrb	r3, [r7, #14]
 8008b3e:	4619      	mov	r1, r3
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f005 fb51 	bl	800e1e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b46:	2180      	movs	r1, #128	; 0x80
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f005 fb4d 	bl	800e1e8 <USBD_LL_StallEP>
 8008b4e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b50:	e020      	b.n	8008b94 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008b52:	6839      	ldr	r1, [r7, #0]
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 fc7a 	bl	800944e <USBD_CtlError>
              break;
 8008b5a:	e01b      	b.n	8008b94 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	885b      	ldrh	r3, [r3, #2]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d10e      	bne.n	8008b82 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008b64:	7bbb      	ldrb	r3, [r7, #14]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00b      	beq.n	8008b82 <USBD_StdEPReq+0xfe>
 8008b6a:	7bbb      	ldrb	r3, [r7, #14]
 8008b6c:	2b80      	cmp	r3, #128	; 0x80
 8008b6e:	d008      	beq.n	8008b82 <USBD_StdEPReq+0xfe>
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	88db      	ldrh	r3, [r3, #6]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d104      	bne.n	8008b82 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b78:	7bbb      	ldrb	r3, [r7, #14]
 8008b7a:	4619      	mov	r1, r3
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f005 fb33 	bl	800e1e8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f000 fd2e 	bl	80095e4 <USBD_CtlSendStatus>

              break;
 8008b88:	e004      	b.n	8008b94 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008b8a:	6839      	ldr	r1, [r7, #0]
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 fc5e 	bl	800944e <USBD_CtlError>
              break;
 8008b92:	bf00      	nop
          }
          break;
 8008b94:	e107      	b.n	8008da6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	d002      	beq.n	8008ba8 <USBD_StdEPReq+0x124>
 8008ba2:	2b03      	cmp	r3, #3
 8008ba4:	d016      	beq.n	8008bd4 <USBD_StdEPReq+0x150>
 8008ba6:	e04b      	b.n	8008c40 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ba8:	7bbb      	ldrb	r3, [r7, #14]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00d      	beq.n	8008bca <USBD_StdEPReq+0x146>
 8008bae:	7bbb      	ldrb	r3, [r7, #14]
 8008bb0:	2b80      	cmp	r3, #128	; 0x80
 8008bb2:	d00a      	beq.n	8008bca <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bb4:	7bbb      	ldrb	r3, [r7, #14]
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f005 fb15 	bl	800e1e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bbe:	2180      	movs	r1, #128	; 0x80
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f005 fb11 	bl	800e1e8 <USBD_LL_StallEP>
 8008bc6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008bc8:	e040      	b.n	8008c4c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008bca:	6839      	ldr	r1, [r7, #0]
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fc3e 	bl	800944e <USBD_CtlError>
              break;
 8008bd2:	e03b      	b.n	8008c4c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	885b      	ldrh	r3, [r3, #2]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d136      	bne.n	8008c4a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008bdc:	7bbb      	ldrb	r3, [r7, #14]
 8008bde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d004      	beq.n	8008bf0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008be6:	7bbb      	ldrb	r3, [r7, #14]
 8008be8:	4619      	mov	r1, r3
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f005 fb1b 	bl	800e226 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 fcf7 	bl	80095e4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008bf6:	7bbb      	ldrb	r3, [r7, #14]
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f7ff fde2 	bl	80087c4 <USBD_CoreFindEP>
 8008c00:	4603      	mov	r3, r0
 8008c02:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008c04:	7b7b      	ldrb	r3, [r7, #13]
 8008c06:	2bff      	cmp	r3, #255	; 0xff
 8008c08:	d01f      	beq.n	8008c4a <USBD_StdEPReq+0x1c6>
 8008c0a:	7b7b      	ldrb	r3, [r7, #13]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d11c      	bne.n	8008c4a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008c10:	7b7a      	ldrb	r2, [r7, #13]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008c18:	7b7a      	ldrb	r2, [r7, #13]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	32ae      	adds	r2, #174	; 0xae
 8008c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d010      	beq.n	8008c4a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008c28:	7b7a      	ldrb	r2, [r7, #13]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	32ae      	adds	r2, #174	; 0xae
 8008c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	6839      	ldr	r1, [r7, #0]
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	4798      	blx	r3
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008c3e:	e004      	b.n	8008c4a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008c40:	6839      	ldr	r1, [r7, #0]
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 fc03 	bl	800944e <USBD_CtlError>
              break;
 8008c48:	e000      	b.n	8008c4c <USBD_StdEPReq+0x1c8>
              break;
 8008c4a:	bf00      	nop
          }
          break;
 8008c4c:	e0ab      	b.n	8008da6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	2b02      	cmp	r3, #2
 8008c58:	d002      	beq.n	8008c60 <USBD_StdEPReq+0x1dc>
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d032      	beq.n	8008cc4 <USBD_StdEPReq+0x240>
 8008c5e:	e097      	b.n	8008d90 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c60:	7bbb      	ldrb	r3, [r7, #14]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d007      	beq.n	8008c76 <USBD_StdEPReq+0x1f2>
 8008c66:	7bbb      	ldrb	r3, [r7, #14]
 8008c68:	2b80      	cmp	r3, #128	; 0x80
 8008c6a:	d004      	beq.n	8008c76 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008c6c:	6839      	ldr	r1, [r7, #0]
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 fbed 	bl	800944e <USBD_CtlError>
                break;
 8008c74:	e091      	b.n	8008d9a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	da0b      	bge.n	8008c96 <USBD_StdEPReq+0x212>
 8008c7e:	7bbb      	ldrb	r3, [r7, #14]
 8008c80:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c84:	4613      	mov	r3, r2
 8008c86:	009b      	lsls	r3, r3, #2
 8008c88:	4413      	add	r3, r2
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	3310      	adds	r3, #16
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	4413      	add	r3, r2
 8008c92:	3304      	adds	r3, #4
 8008c94:	e00b      	b.n	8008cae <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c96:	7bbb      	ldrb	r3, [r7, #14]
 8008c98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	4413      	add	r3, r2
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	4413      	add	r3, r2
 8008cac:	3304      	adds	r3, #4
 8008cae:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	2202      	movs	r2, #2
 8008cba:	4619      	mov	r1, r3
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 fc37 	bl	8009530 <USBD_CtlSendData>
              break;
 8008cc2:	e06a      	b.n	8008d9a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008cc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	da11      	bge.n	8008cf0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008ccc:	7bbb      	ldrb	r3, [r7, #14]
 8008cce:	f003 020f 	and.w	r2, r3, #15
 8008cd2:	6879      	ldr	r1, [r7, #4]
 8008cd4:	4613      	mov	r3, r2
 8008cd6:	009b      	lsls	r3, r3, #2
 8008cd8:	4413      	add	r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	440b      	add	r3, r1
 8008cde:	3324      	adds	r3, #36	; 0x24
 8008ce0:	881b      	ldrh	r3, [r3, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d117      	bne.n	8008d16 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008ce6:	6839      	ldr	r1, [r7, #0]
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 fbb0 	bl	800944e <USBD_CtlError>
                  break;
 8008cee:	e054      	b.n	8008d9a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008cf0:	7bbb      	ldrb	r3, [r7, #14]
 8008cf2:	f003 020f 	and.w	r2, r3, #15
 8008cf6:	6879      	ldr	r1, [r7, #4]
 8008cf8:	4613      	mov	r3, r2
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	4413      	add	r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	440b      	add	r3, r1
 8008d02:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008d06:	881b      	ldrh	r3, [r3, #0]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d104      	bne.n	8008d16 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008d0c:	6839      	ldr	r1, [r7, #0]
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f000 fb9d 	bl	800944e <USBD_CtlError>
                  break;
 8008d14:	e041      	b.n	8008d9a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d16:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	da0b      	bge.n	8008d36 <USBD_StdEPReq+0x2b2>
 8008d1e:	7bbb      	ldrb	r3, [r7, #14]
 8008d20:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d24:	4613      	mov	r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	4413      	add	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	3310      	adds	r3, #16
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	4413      	add	r3, r2
 8008d32:	3304      	adds	r3, #4
 8008d34:	e00b      	b.n	8008d4e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d36:	7bbb      	ldrb	r3, [r7, #14]
 8008d38:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	4413      	add	r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	4413      	add	r3, r2
 8008d4c:	3304      	adds	r3, #4
 8008d4e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008d50:	7bbb      	ldrb	r3, [r7, #14]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d002      	beq.n	8008d5c <USBD_StdEPReq+0x2d8>
 8008d56:	7bbb      	ldrb	r3, [r7, #14]
 8008d58:	2b80      	cmp	r3, #128	; 0x80
 8008d5a:	d103      	bne.n	8008d64 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	601a      	str	r2, [r3, #0]
 8008d62:	e00e      	b.n	8008d82 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008d64:	7bbb      	ldrb	r3, [r7, #14]
 8008d66:	4619      	mov	r1, r3
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f005 fa7b 	bl	800e264 <USBD_LL_IsStallEP>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d003      	beq.n	8008d7c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	2201      	movs	r2, #1
 8008d78:	601a      	str	r2, [r3, #0]
 8008d7a:	e002      	b.n	8008d82 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	2202      	movs	r2, #2
 8008d86:	4619      	mov	r1, r3
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 fbd1 	bl	8009530 <USBD_CtlSendData>
              break;
 8008d8e:	e004      	b.n	8008d9a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008d90:	6839      	ldr	r1, [r7, #0]
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 fb5b 	bl	800944e <USBD_CtlError>
              break;
 8008d98:	bf00      	nop
          }
          break;
 8008d9a:	e004      	b.n	8008da6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008d9c:	6839      	ldr	r1, [r7, #0]
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 fb55 	bl	800944e <USBD_CtlError>
          break;
 8008da4:	bf00      	nop
      }
      break;
 8008da6:	e005      	b.n	8008db4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008da8:	6839      	ldr	r1, [r7, #0]
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 fb4f 	bl	800944e <USBD_CtlError>
      break;
 8008db0:	e000      	b.n	8008db4 <USBD_StdEPReq+0x330>
      break;
 8008db2:	bf00      	nop
  }

  return ret;
 8008db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3710      	adds	r7, #16
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}
	...

08008dc0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b084      	sub	sp, #16
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	885b      	ldrh	r3, [r3, #2]
 8008dda:	0a1b      	lsrs	r3, r3, #8
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	3b01      	subs	r3, #1
 8008de0:	2b06      	cmp	r3, #6
 8008de2:	f200 8128 	bhi.w	8009036 <USBD_GetDescriptor+0x276>
 8008de6:	a201      	add	r2, pc, #4	; (adr r2, 8008dec <USBD_GetDescriptor+0x2c>)
 8008de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dec:	08008e09 	.word	0x08008e09
 8008df0:	08008e21 	.word	0x08008e21
 8008df4:	08008e61 	.word	0x08008e61
 8008df8:	08009037 	.word	0x08009037
 8008dfc:	08009037 	.word	0x08009037
 8008e00:	08008fd7 	.word	0x08008fd7
 8008e04:	08009003 	.word	0x08009003
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	7c12      	ldrb	r2, [r2, #16]
 8008e14:	f107 0108 	add.w	r1, r7, #8
 8008e18:	4610      	mov	r0, r2
 8008e1a:	4798      	blx	r3
 8008e1c:	60f8      	str	r0, [r7, #12]
      break;
 8008e1e:	e112      	b.n	8009046 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	7c1b      	ldrb	r3, [r3, #16]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d10d      	bne.n	8008e44 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e30:	f107 0208 	add.w	r2, r7, #8
 8008e34:	4610      	mov	r0, r2
 8008e36:	4798      	blx	r3
 8008e38:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	2202      	movs	r2, #2
 8008e40:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008e42:	e100      	b.n	8009046 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e4c:	f107 0208 	add.w	r2, r7, #8
 8008e50:	4610      	mov	r0, r2
 8008e52:	4798      	blx	r3
 8008e54:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	3301      	adds	r3, #1
 8008e5a:	2202      	movs	r2, #2
 8008e5c:	701a      	strb	r2, [r3, #0]
      break;
 8008e5e:	e0f2      	b.n	8009046 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	885b      	ldrh	r3, [r3, #2]
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	2b05      	cmp	r3, #5
 8008e68:	f200 80ac 	bhi.w	8008fc4 <USBD_GetDescriptor+0x204>
 8008e6c:	a201      	add	r2, pc, #4	; (adr r2, 8008e74 <USBD_GetDescriptor+0xb4>)
 8008e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e72:	bf00      	nop
 8008e74:	08008e8d 	.word	0x08008e8d
 8008e78:	08008ec1 	.word	0x08008ec1
 8008e7c:	08008ef5 	.word	0x08008ef5
 8008e80:	08008f29 	.word	0x08008f29
 8008e84:	08008f5d 	.word	0x08008f5d
 8008e88:	08008f91 	.word	0x08008f91
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00b      	beq.n	8008eb0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	7c12      	ldrb	r2, [r2, #16]
 8008ea4:	f107 0108 	add.w	r1, r7, #8
 8008ea8:	4610      	mov	r0, r2
 8008eaa:	4798      	blx	r3
 8008eac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008eae:	e091      	b.n	8008fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008eb0:	6839      	ldr	r1, [r7, #0]
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 facb 	bl	800944e <USBD_CtlError>
            err++;
 8008eb8:	7afb      	ldrb	r3, [r7, #11]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	72fb      	strb	r3, [r7, #11]
          break;
 8008ebe:	e089      	b.n	8008fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ec6:	689b      	ldr	r3, [r3, #8]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d00b      	beq.n	8008ee4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	687a      	ldr	r2, [r7, #4]
 8008ed6:	7c12      	ldrb	r2, [r2, #16]
 8008ed8:	f107 0108 	add.w	r1, r7, #8
 8008edc:	4610      	mov	r0, r2
 8008ede:	4798      	blx	r3
 8008ee0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ee2:	e077      	b.n	8008fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ee4:	6839      	ldr	r1, [r7, #0]
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 fab1 	bl	800944e <USBD_CtlError>
            err++;
 8008eec:	7afb      	ldrb	r3, [r7, #11]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ef2:	e06f      	b.n	8008fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d00b      	beq.n	8008f18 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	7c12      	ldrb	r2, [r2, #16]
 8008f0c:	f107 0108 	add.w	r1, r7, #8
 8008f10:	4610      	mov	r0, r2
 8008f12:	4798      	blx	r3
 8008f14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f16:	e05d      	b.n	8008fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f18:	6839      	ldr	r1, [r7, #0]
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 fa97 	bl	800944e <USBD_CtlError>
            err++;
 8008f20:	7afb      	ldrb	r3, [r7, #11]
 8008f22:	3301      	adds	r3, #1
 8008f24:	72fb      	strb	r3, [r7, #11]
          break;
 8008f26:	e055      	b.n	8008fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d00b      	beq.n	8008f4c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f3a:	691b      	ldr	r3, [r3, #16]
 8008f3c:	687a      	ldr	r2, [r7, #4]
 8008f3e:	7c12      	ldrb	r2, [r2, #16]
 8008f40:	f107 0108 	add.w	r1, r7, #8
 8008f44:	4610      	mov	r0, r2
 8008f46:	4798      	blx	r3
 8008f48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f4a:	e043      	b.n	8008fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f4c:	6839      	ldr	r1, [r7, #0]
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 fa7d 	bl	800944e <USBD_CtlError>
            err++;
 8008f54:	7afb      	ldrb	r3, [r7, #11]
 8008f56:	3301      	adds	r3, #1
 8008f58:	72fb      	strb	r3, [r7, #11]
          break;
 8008f5a:	e03b      	b.n	8008fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f62:	695b      	ldr	r3, [r3, #20]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00b      	beq.n	8008f80 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f6e:	695b      	ldr	r3, [r3, #20]
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	7c12      	ldrb	r2, [r2, #16]
 8008f74:	f107 0108 	add.w	r1, r7, #8
 8008f78:	4610      	mov	r0, r2
 8008f7a:	4798      	blx	r3
 8008f7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f7e:	e029      	b.n	8008fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f80:	6839      	ldr	r1, [r7, #0]
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 fa63 	bl	800944e <USBD_CtlError>
            err++;
 8008f88:	7afb      	ldrb	r3, [r7, #11]
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	72fb      	strb	r3, [r7, #11]
          break;
 8008f8e:	e021      	b.n	8008fd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f96:	699b      	ldr	r3, [r3, #24]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d00b      	beq.n	8008fb4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fa2:	699b      	ldr	r3, [r3, #24]
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	7c12      	ldrb	r2, [r2, #16]
 8008fa8:	f107 0108 	add.w	r1, r7, #8
 8008fac:	4610      	mov	r0, r2
 8008fae:	4798      	blx	r3
 8008fb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fb2:	e00f      	b.n	8008fd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fb4:	6839      	ldr	r1, [r7, #0]
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 fa49 	bl	800944e <USBD_CtlError>
            err++;
 8008fbc:	7afb      	ldrb	r3, [r7, #11]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	72fb      	strb	r3, [r7, #11]
          break;
 8008fc2:	e007      	b.n	8008fd4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008fc4:	6839      	ldr	r1, [r7, #0]
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f000 fa41 	bl	800944e <USBD_CtlError>
          err++;
 8008fcc:	7afb      	ldrb	r3, [r7, #11]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008fd2:	bf00      	nop
      }
      break;
 8008fd4:	e037      	b.n	8009046 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	7c1b      	ldrb	r3, [r3, #16]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d109      	bne.n	8008ff2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fe6:	f107 0208 	add.w	r2, r7, #8
 8008fea:	4610      	mov	r0, r2
 8008fec:	4798      	blx	r3
 8008fee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ff0:	e029      	b.n	8009046 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ff2:	6839      	ldr	r1, [r7, #0]
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 fa2a 	bl	800944e <USBD_CtlError>
        err++;
 8008ffa:	7afb      	ldrb	r3, [r7, #11]
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	72fb      	strb	r3, [r7, #11]
      break;
 8009000:	e021      	b.n	8009046 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	7c1b      	ldrb	r3, [r3, #16]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d10d      	bne.n	8009026 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009012:	f107 0208 	add.w	r2, r7, #8
 8009016:	4610      	mov	r0, r2
 8009018:	4798      	blx	r3
 800901a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	3301      	adds	r3, #1
 8009020:	2207      	movs	r2, #7
 8009022:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009024:	e00f      	b.n	8009046 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009026:	6839      	ldr	r1, [r7, #0]
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 fa10 	bl	800944e <USBD_CtlError>
        err++;
 800902e:	7afb      	ldrb	r3, [r7, #11]
 8009030:	3301      	adds	r3, #1
 8009032:	72fb      	strb	r3, [r7, #11]
      break;
 8009034:	e007      	b.n	8009046 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009036:	6839      	ldr	r1, [r7, #0]
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f000 fa08 	bl	800944e <USBD_CtlError>
      err++;
 800903e:	7afb      	ldrb	r3, [r7, #11]
 8009040:	3301      	adds	r3, #1
 8009042:	72fb      	strb	r3, [r7, #11]
      break;
 8009044:	bf00      	nop
  }

  if (err != 0U)
 8009046:	7afb      	ldrb	r3, [r7, #11]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d11e      	bne.n	800908a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	88db      	ldrh	r3, [r3, #6]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d016      	beq.n	8009082 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009054:	893b      	ldrh	r3, [r7, #8]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d00e      	beq.n	8009078 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	88da      	ldrh	r2, [r3, #6]
 800905e:	893b      	ldrh	r3, [r7, #8]
 8009060:	4293      	cmp	r3, r2
 8009062:	bf28      	it	cs
 8009064:	4613      	movcs	r3, r2
 8009066:	b29b      	uxth	r3, r3
 8009068:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800906a:	893b      	ldrh	r3, [r7, #8]
 800906c:	461a      	mov	r2, r3
 800906e:	68f9      	ldr	r1, [r7, #12]
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 fa5d 	bl	8009530 <USBD_CtlSendData>
 8009076:	e009      	b.n	800908c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009078:	6839      	ldr	r1, [r7, #0]
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 f9e7 	bl	800944e <USBD_CtlError>
 8009080:	e004      	b.n	800908c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 faae 	bl	80095e4 <USBD_CtlSendStatus>
 8009088:	e000      	b.n	800908c <USBD_GetDescriptor+0x2cc>
    return;
 800908a:	bf00      	nop
  }
}
 800908c:	3710      	adds	r7, #16
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop

08009094 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	889b      	ldrh	r3, [r3, #4]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d131      	bne.n	800910a <USBD_SetAddress+0x76>
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	88db      	ldrh	r3, [r3, #6]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d12d      	bne.n	800910a <USBD_SetAddress+0x76>
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	885b      	ldrh	r3, [r3, #2]
 80090b2:	2b7f      	cmp	r3, #127	; 0x7f
 80090b4:	d829      	bhi.n	800910a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	885b      	ldrh	r3, [r3, #2]
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090c8:	b2db      	uxtb	r3, r3
 80090ca:	2b03      	cmp	r3, #3
 80090cc:	d104      	bne.n	80090d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 f9bc 	bl	800944e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090d6:	e01d      	b.n	8009114 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	7bfa      	ldrb	r2, [r7, #15]
 80090dc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80090e0:	7bfb      	ldrb	r3, [r7, #15]
 80090e2:	4619      	mov	r1, r3
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f005 f8e9 	bl	800e2bc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 fa7a 	bl	80095e4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80090f0:	7bfb      	ldrb	r3, [r7, #15]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d004      	beq.n	8009100 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2202      	movs	r2, #2
 80090fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090fe:	e009      	b.n	8009114 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2201      	movs	r2, #1
 8009104:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009108:	e004      	b.n	8009114 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 f99e 	bl	800944e <USBD_CtlError>
  }
}
 8009112:	bf00      	nop
 8009114:	bf00      	nop
 8009116:	3710      	adds	r7, #16
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009126:	2300      	movs	r3, #0
 8009128:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	885b      	ldrh	r3, [r3, #2]
 800912e:	b2da      	uxtb	r2, r3
 8009130:	4b4e      	ldr	r3, [pc, #312]	; (800926c <USBD_SetConfig+0x150>)
 8009132:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009134:	4b4d      	ldr	r3, [pc, #308]	; (800926c <USBD_SetConfig+0x150>)
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	2b01      	cmp	r3, #1
 800913a:	d905      	bls.n	8009148 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800913c:	6839      	ldr	r1, [r7, #0]
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 f985 	bl	800944e <USBD_CtlError>
    return USBD_FAIL;
 8009144:	2303      	movs	r3, #3
 8009146:	e08c      	b.n	8009262 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800914e:	b2db      	uxtb	r3, r3
 8009150:	2b02      	cmp	r3, #2
 8009152:	d002      	beq.n	800915a <USBD_SetConfig+0x3e>
 8009154:	2b03      	cmp	r3, #3
 8009156:	d029      	beq.n	80091ac <USBD_SetConfig+0x90>
 8009158:	e075      	b.n	8009246 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800915a:	4b44      	ldr	r3, [pc, #272]	; (800926c <USBD_SetConfig+0x150>)
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d020      	beq.n	80091a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009162:	4b42      	ldr	r3, [pc, #264]	; (800926c <USBD_SetConfig+0x150>)
 8009164:	781b      	ldrb	r3, [r3, #0]
 8009166:	461a      	mov	r2, r3
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800916c:	4b3f      	ldr	r3, [pc, #252]	; (800926c <USBD_SetConfig+0x150>)
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	4619      	mov	r1, r3
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f7fe ffe7 	bl	8008146 <USBD_SetClassConfig>
 8009178:	4603      	mov	r3, r0
 800917a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800917c:	7bfb      	ldrb	r3, [r7, #15]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d008      	beq.n	8009194 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009182:	6839      	ldr	r1, [r7, #0]
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 f962 	bl	800944e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2202      	movs	r2, #2
 800918e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009192:	e065      	b.n	8009260 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f000 fa25 	bl	80095e4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2203      	movs	r2, #3
 800919e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80091a2:	e05d      	b.n	8009260 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 fa1d 	bl	80095e4 <USBD_CtlSendStatus>
      break;
 80091aa:	e059      	b.n	8009260 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80091ac:	4b2f      	ldr	r3, [pc, #188]	; (800926c <USBD_SetConfig+0x150>)
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d112      	bne.n	80091da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2202      	movs	r2, #2
 80091b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80091bc:	4b2b      	ldr	r3, [pc, #172]	; (800926c <USBD_SetConfig+0x150>)
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	461a      	mov	r2, r3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80091c6:	4b29      	ldr	r3, [pc, #164]	; (800926c <USBD_SetConfig+0x150>)
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	4619      	mov	r1, r3
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f7fe ffd6 	bl	800817e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f000 fa06 	bl	80095e4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80091d8:	e042      	b.n	8009260 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80091da:	4b24      	ldr	r3, [pc, #144]	; (800926c <USBD_SetConfig+0x150>)
 80091dc:	781b      	ldrb	r3, [r3, #0]
 80091de:	461a      	mov	r2, r3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d02a      	beq.n	800923e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f7fe ffc4 	bl	800817e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80091f6:	4b1d      	ldr	r3, [pc, #116]	; (800926c <USBD_SetConfig+0x150>)
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	461a      	mov	r2, r3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009200:	4b1a      	ldr	r3, [pc, #104]	; (800926c <USBD_SetConfig+0x150>)
 8009202:	781b      	ldrb	r3, [r3, #0]
 8009204:	4619      	mov	r1, r3
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f7fe ff9d 	bl	8008146 <USBD_SetClassConfig>
 800920c:	4603      	mov	r3, r0
 800920e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009210:	7bfb      	ldrb	r3, [r7, #15]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00f      	beq.n	8009236 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009216:	6839      	ldr	r1, [r7, #0]
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 f918 	bl	800944e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	b2db      	uxtb	r3, r3
 8009224:	4619      	mov	r1, r3
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f7fe ffa9 	bl	800817e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2202      	movs	r2, #2
 8009230:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009234:	e014      	b.n	8009260 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 f9d4 	bl	80095e4 <USBD_CtlSendStatus>
      break;
 800923c:	e010      	b.n	8009260 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f000 f9d0 	bl	80095e4 <USBD_CtlSendStatus>
      break;
 8009244:	e00c      	b.n	8009260 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009246:	6839      	ldr	r1, [r7, #0]
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f000 f900 	bl	800944e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800924e:	4b07      	ldr	r3, [pc, #28]	; (800926c <USBD_SetConfig+0x150>)
 8009250:	781b      	ldrb	r3, [r3, #0]
 8009252:	4619      	mov	r1, r3
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f7fe ff92 	bl	800817e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800925a:	2303      	movs	r3, #3
 800925c:	73fb      	strb	r3, [r7, #15]
      break;
 800925e:	bf00      	nop
  }

  return ret;
 8009260:	7bfb      	ldrb	r3, [r7, #15]
}
 8009262:	4618      	mov	r0, r3
 8009264:	3710      	adds	r7, #16
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}
 800926a:	bf00      	nop
 800926c:	200010e8 	.word	0x200010e8

08009270 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b082      	sub	sp, #8
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
 8009278:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	88db      	ldrh	r3, [r3, #6]
 800927e:	2b01      	cmp	r3, #1
 8009280:	d004      	beq.n	800928c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009282:	6839      	ldr	r1, [r7, #0]
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 f8e2 	bl	800944e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800928a:	e023      	b.n	80092d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b02      	cmp	r3, #2
 8009296:	dc02      	bgt.n	800929e <USBD_GetConfig+0x2e>
 8009298:	2b00      	cmp	r3, #0
 800929a:	dc03      	bgt.n	80092a4 <USBD_GetConfig+0x34>
 800929c:	e015      	b.n	80092ca <USBD_GetConfig+0x5a>
 800929e:	2b03      	cmp	r3, #3
 80092a0:	d00b      	beq.n	80092ba <USBD_GetConfig+0x4a>
 80092a2:	e012      	b.n	80092ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	3308      	adds	r3, #8
 80092ae:	2201      	movs	r2, #1
 80092b0:	4619      	mov	r1, r3
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 f93c 	bl	8009530 <USBD_CtlSendData>
        break;
 80092b8:	e00c      	b.n	80092d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	3304      	adds	r3, #4
 80092be:	2201      	movs	r2, #1
 80092c0:	4619      	mov	r1, r3
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f000 f934 	bl	8009530 <USBD_CtlSendData>
        break;
 80092c8:	e004      	b.n	80092d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80092ca:	6839      	ldr	r1, [r7, #0]
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 f8be 	bl	800944e <USBD_CtlError>
        break;
 80092d2:	bf00      	nop
}
 80092d4:	bf00      	nop
 80092d6:	3708      	adds	r7, #8
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092ec:	b2db      	uxtb	r3, r3
 80092ee:	3b01      	subs	r3, #1
 80092f0:	2b02      	cmp	r3, #2
 80092f2:	d81e      	bhi.n	8009332 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	88db      	ldrh	r3, [r3, #6]
 80092f8:	2b02      	cmp	r3, #2
 80092fa:	d004      	beq.n	8009306 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80092fc:	6839      	ldr	r1, [r7, #0]
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f000 f8a5 	bl	800944e <USBD_CtlError>
        break;
 8009304:	e01a      	b.n	800933c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2201      	movs	r2, #1
 800930a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009312:	2b00      	cmp	r3, #0
 8009314:	d005      	beq.n	8009322 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	f043 0202 	orr.w	r2, r3, #2
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	330c      	adds	r3, #12
 8009326:	2202      	movs	r2, #2
 8009328:	4619      	mov	r1, r3
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f900 	bl	8009530 <USBD_CtlSendData>
      break;
 8009330:	e004      	b.n	800933c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009332:	6839      	ldr	r1, [r7, #0]
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f000 f88a 	bl	800944e <USBD_CtlError>
      break;
 800933a:	bf00      	nop
  }
}
 800933c:	bf00      	nop
 800933e:	3708      	adds	r7, #8
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	885b      	ldrh	r3, [r3, #2]
 8009352:	2b01      	cmp	r3, #1
 8009354:	d107      	bne.n	8009366 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2201      	movs	r2, #1
 800935a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 f940 	bl	80095e4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009364:	e013      	b.n	800938e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	885b      	ldrh	r3, [r3, #2]
 800936a:	2b02      	cmp	r3, #2
 800936c:	d10b      	bne.n	8009386 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	889b      	ldrh	r3, [r3, #4]
 8009372:	0a1b      	lsrs	r3, r3, #8
 8009374:	b29b      	uxth	r3, r3
 8009376:	b2da      	uxtb	r2, r3
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 f930 	bl	80095e4 <USBD_CtlSendStatus>
}
 8009384:	e003      	b.n	800938e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009386:	6839      	ldr	r1, [r7, #0]
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 f860 	bl	800944e <USBD_CtlError>
}
 800938e:	bf00      	nop
 8009390:	3708      	adds	r7, #8
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b082      	sub	sp, #8
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
 800939e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	3b01      	subs	r3, #1
 80093aa:	2b02      	cmp	r3, #2
 80093ac:	d80b      	bhi.n	80093c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	885b      	ldrh	r3, [r3, #2]
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	d10c      	bne.n	80093d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 f910 	bl	80095e4 <USBD_CtlSendStatus>
      }
      break;
 80093c4:	e004      	b.n	80093d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80093c6:	6839      	ldr	r1, [r7, #0]
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f000 f840 	bl	800944e <USBD_CtlError>
      break;
 80093ce:	e000      	b.n	80093d2 <USBD_ClrFeature+0x3c>
      break;
 80093d0:	bf00      	nop
  }
}
 80093d2:	bf00      	nop
 80093d4:	3708      	adds	r7, #8
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}

080093da <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80093da:	b580      	push	{r7, lr}
 80093dc:	b084      	sub	sp, #16
 80093de:	af00      	add	r7, sp, #0
 80093e0:	6078      	str	r0, [r7, #4]
 80093e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	781a      	ldrb	r2, [r3, #0]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	3301      	adds	r3, #1
 80093f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	781a      	ldrb	r2, [r3, #0]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	3301      	adds	r3, #1
 8009402:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009404:	68f8      	ldr	r0, [r7, #12]
 8009406:	f7ff fa41 	bl	800888c <SWAPBYTE>
 800940a:	4603      	mov	r3, r0
 800940c:	461a      	mov	r2, r3
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	3301      	adds	r3, #1
 8009416:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	3301      	adds	r3, #1
 800941c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f7ff fa34 	bl	800888c <SWAPBYTE>
 8009424:	4603      	mov	r3, r0
 8009426:	461a      	mov	r2, r3
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	3301      	adds	r3, #1
 8009430:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	3301      	adds	r3, #1
 8009436:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009438:	68f8      	ldr	r0, [r7, #12]
 800943a:	f7ff fa27 	bl	800888c <SWAPBYTE>
 800943e:	4603      	mov	r3, r0
 8009440:	461a      	mov	r2, r3
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	80da      	strh	r2, [r3, #6]
}
 8009446:	bf00      	nop
 8009448:	3710      	adds	r7, #16
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}

0800944e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800944e:	b580      	push	{r7, lr}
 8009450:	b082      	sub	sp, #8
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
 8009456:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009458:	2180      	movs	r1, #128	; 0x80
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f004 fec4 	bl	800e1e8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009460:	2100      	movs	r1, #0
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f004 fec0 	bl	800e1e8 <USBD_LL_StallEP>
}
 8009468:	bf00      	nop
 800946a:	3708      	adds	r7, #8
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b086      	sub	sp, #24
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800947c:	2300      	movs	r3, #0
 800947e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d036      	beq.n	80094f4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800948a:	6938      	ldr	r0, [r7, #16]
 800948c:	f000 f836 	bl	80094fc <USBD_GetLen>
 8009490:	4603      	mov	r3, r0
 8009492:	3301      	adds	r3, #1
 8009494:	b29b      	uxth	r3, r3
 8009496:	005b      	lsls	r3, r3, #1
 8009498:	b29a      	uxth	r2, r3
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800949e:	7dfb      	ldrb	r3, [r7, #23]
 80094a0:	68ba      	ldr	r2, [r7, #8]
 80094a2:	4413      	add	r3, r2
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	7812      	ldrb	r2, [r2, #0]
 80094a8:	701a      	strb	r2, [r3, #0]
  idx++;
 80094aa:	7dfb      	ldrb	r3, [r7, #23]
 80094ac:	3301      	adds	r3, #1
 80094ae:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80094b0:	7dfb      	ldrb	r3, [r7, #23]
 80094b2:	68ba      	ldr	r2, [r7, #8]
 80094b4:	4413      	add	r3, r2
 80094b6:	2203      	movs	r2, #3
 80094b8:	701a      	strb	r2, [r3, #0]
  idx++;
 80094ba:	7dfb      	ldrb	r3, [r7, #23]
 80094bc:	3301      	adds	r3, #1
 80094be:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80094c0:	e013      	b.n	80094ea <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80094c2:	7dfb      	ldrb	r3, [r7, #23]
 80094c4:	68ba      	ldr	r2, [r7, #8]
 80094c6:	4413      	add	r3, r2
 80094c8:	693a      	ldr	r2, [r7, #16]
 80094ca:	7812      	ldrb	r2, [r2, #0]
 80094cc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	3301      	adds	r3, #1
 80094d2:	613b      	str	r3, [r7, #16]
    idx++;
 80094d4:	7dfb      	ldrb	r3, [r7, #23]
 80094d6:	3301      	adds	r3, #1
 80094d8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80094da:	7dfb      	ldrb	r3, [r7, #23]
 80094dc:	68ba      	ldr	r2, [r7, #8]
 80094de:	4413      	add	r3, r2
 80094e0:	2200      	movs	r2, #0
 80094e2:	701a      	strb	r2, [r3, #0]
    idx++;
 80094e4:	7dfb      	ldrb	r3, [r7, #23]
 80094e6:	3301      	adds	r3, #1
 80094e8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1e7      	bne.n	80094c2 <USBD_GetString+0x52>
 80094f2:	e000      	b.n	80094f6 <USBD_GetString+0x86>
    return;
 80094f4:	bf00      	nop
  }
}
 80094f6:	3718      	adds	r7, #24
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b085      	sub	sp, #20
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009504:	2300      	movs	r3, #0
 8009506:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800950c:	e005      	b.n	800951a <USBD_GetLen+0x1e>
  {
    len++;
 800950e:	7bfb      	ldrb	r3, [r7, #15]
 8009510:	3301      	adds	r3, #1
 8009512:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	3301      	adds	r3, #1
 8009518:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d1f5      	bne.n	800950e <USBD_GetLen+0x12>
  }

  return len;
 8009522:	7bfb      	ldrb	r3, [r7, #15]
}
 8009524:	4618      	mov	r0, r3
 8009526:	3714      	adds	r7, #20
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr

08009530 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b084      	sub	sp, #16
 8009534:	af00      	add	r7, sp, #0
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	60b9      	str	r1, [r7, #8]
 800953a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2202      	movs	r2, #2
 8009540:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	687a      	ldr	r2, [r7, #4]
 800954e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	68ba      	ldr	r2, [r7, #8]
 8009554:	2100      	movs	r1, #0
 8009556:	68f8      	ldr	r0, [r7, #12]
 8009558:	f004 fecf 	bl	800e2fa <USBD_LL_Transmit>

  return USBD_OK;
 800955c:	2300      	movs	r3, #0
}
 800955e:	4618      	mov	r0, r3
 8009560:	3710      	adds	r7, #16
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b084      	sub	sp, #16
 800956a:	af00      	add	r7, sp, #0
 800956c:	60f8      	str	r0, [r7, #12]
 800956e:	60b9      	str	r1, [r7, #8]
 8009570:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	68ba      	ldr	r2, [r7, #8]
 8009576:	2100      	movs	r1, #0
 8009578:	68f8      	ldr	r0, [r7, #12]
 800957a:	f004 febe 	bl	800e2fa <USBD_LL_Transmit>

  return USBD_OK;
 800957e:	2300      	movs	r3, #0
}
 8009580:	4618      	mov	r0, r3
 8009582:	3710      	adds	r7, #16
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2203      	movs	r2, #3
 8009598:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	687a      	ldr	r2, [r7, #4]
 80095a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	687a      	ldr	r2, [r7, #4]
 80095a8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	68ba      	ldr	r2, [r7, #8]
 80095b0:	2100      	movs	r1, #0
 80095b2:	68f8      	ldr	r0, [r7, #12]
 80095b4:	f004 fec2 	bl	800e33c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095b8:	2300      	movs	r3, #0
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3710      	adds	r7, #16
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}

080095c2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80095c2:	b580      	push	{r7, lr}
 80095c4:	b084      	sub	sp, #16
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	60f8      	str	r0, [r7, #12]
 80095ca:	60b9      	str	r1, [r7, #8]
 80095cc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	68ba      	ldr	r2, [r7, #8]
 80095d2:	2100      	movs	r1, #0
 80095d4:	68f8      	ldr	r0, [r7, #12]
 80095d6:	f004 feb1 	bl	800e33c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095da:	2300      	movs	r3, #0
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3710      	adds	r7, #16
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b082      	sub	sp, #8
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2204      	movs	r2, #4
 80095f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80095f4:	2300      	movs	r3, #0
 80095f6:	2200      	movs	r2, #0
 80095f8:	2100      	movs	r1, #0
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f004 fe7d 	bl	800e2fa <USBD_LL_Transmit>

  return USBD_OK;
 8009600:	2300      	movs	r3, #0
}
 8009602:	4618      	mov	r0, r3
 8009604:	3708      	adds	r7, #8
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b082      	sub	sp, #8
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2205      	movs	r2, #5
 8009616:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800961a:	2300      	movs	r3, #0
 800961c:	2200      	movs	r2, #0
 800961e:	2100      	movs	r1, #0
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f004 fe8b 	bl	800e33c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	4618      	mov	r0, r3
 800962a:	3708      	adds	r7, #8
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <__NVIC_SetPriority>:
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	4603      	mov	r3, r0
 8009638:	6039      	str	r1, [r7, #0]
 800963a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800963c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009640:	2b00      	cmp	r3, #0
 8009642:	db0a      	blt.n	800965a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	b2da      	uxtb	r2, r3
 8009648:	490c      	ldr	r1, [pc, #48]	; (800967c <__NVIC_SetPriority+0x4c>)
 800964a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800964e:	0112      	lsls	r2, r2, #4
 8009650:	b2d2      	uxtb	r2, r2
 8009652:	440b      	add	r3, r1
 8009654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009658:	e00a      	b.n	8009670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	b2da      	uxtb	r2, r3
 800965e:	4908      	ldr	r1, [pc, #32]	; (8009680 <__NVIC_SetPriority+0x50>)
 8009660:	79fb      	ldrb	r3, [r7, #7]
 8009662:	f003 030f 	and.w	r3, r3, #15
 8009666:	3b04      	subs	r3, #4
 8009668:	0112      	lsls	r2, r2, #4
 800966a:	b2d2      	uxtb	r2, r2
 800966c:	440b      	add	r3, r1
 800966e:	761a      	strb	r2, [r3, #24]
}
 8009670:	bf00      	nop
 8009672:	370c      	adds	r7, #12
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr
 800967c:	e000e100 	.word	0xe000e100
 8009680:	e000ed00 	.word	0xe000ed00

08009684 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009684:	b580      	push	{r7, lr}
 8009686:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009688:	2100      	movs	r1, #0
 800968a:	f06f 0004 	mvn.w	r0, #4
 800968e:	f7ff ffcf 	bl	8009630 <__NVIC_SetPriority>
#endif
}
 8009692:	bf00      	nop
 8009694:	bd80      	pop	{r7, pc}
	...

08009698 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800969e:	f3ef 8305 	mrs	r3, IPSR
 80096a2:	603b      	str	r3, [r7, #0]
  return(result);
 80096a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d003      	beq.n	80096b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80096aa:	f06f 0305 	mvn.w	r3, #5
 80096ae:	607b      	str	r3, [r7, #4]
 80096b0:	e00c      	b.n	80096cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80096b2:	4b0a      	ldr	r3, [pc, #40]	; (80096dc <osKernelInitialize+0x44>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d105      	bne.n	80096c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80096ba:	4b08      	ldr	r3, [pc, #32]	; (80096dc <osKernelInitialize+0x44>)
 80096bc:	2201      	movs	r2, #1
 80096be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80096c0:	2300      	movs	r3, #0
 80096c2:	607b      	str	r3, [r7, #4]
 80096c4:	e002      	b.n	80096cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80096c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80096ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80096cc:	687b      	ldr	r3, [r7, #4]
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	370c      	adds	r7, #12
 80096d2:	46bd      	mov	sp, r7
 80096d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d8:	4770      	bx	lr
 80096da:	bf00      	nop
 80096dc:	200010ec 	.word	0x200010ec

080096e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b082      	sub	sp, #8
 80096e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096e6:	f3ef 8305 	mrs	r3, IPSR
 80096ea:	603b      	str	r3, [r7, #0]
  return(result);
 80096ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d003      	beq.n	80096fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80096f2:	f06f 0305 	mvn.w	r3, #5
 80096f6:	607b      	str	r3, [r7, #4]
 80096f8:	e010      	b.n	800971c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80096fa:	4b0b      	ldr	r3, [pc, #44]	; (8009728 <osKernelStart+0x48>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d109      	bne.n	8009716 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009702:	f7ff ffbf 	bl	8009684 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009706:	4b08      	ldr	r3, [pc, #32]	; (8009728 <osKernelStart+0x48>)
 8009708:	2202      	movs	r2, #2
 800970a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800970c:	f001 fdf2 	bl	800b2f4 <vTaskStartScheduler>
      stat = osOK;
 8009710:	2300      	movs	r3, #0
 8009712:	607b      	str	r3, [r7, #4]
 8009714:	e002      	b.n	800971c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009716:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800971a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800971c:	687b      	ldr	r3, [r7, #4]
}
 800971e:	4618      	mov	r0, r3
 8009720:	3708      	adds	r7, #8
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	200010ec 	.word	0x200010ec

0800972c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800972c:	b580      	push	{r7, lr}
 800972e:	b08e      	sub	sp, #56	; 0x38
 8009730:	af04      	add	r7, sp, #16
 8009732:	60f8      	str	r0, [r7, #12]
 8009734:	60b9      	str	r1, [r7, #8]
 8009736:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009738:	2300      	movs	r3, #0
 800973a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800973c:	f3ef 8305 	mrs	r3, IPSR
 8009740:	617b      	str	r3, [r7, #20]
  return(result);
 8009742:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009744:	2b00      	cmp	r3, #0
 8009746:	d17e      	bne.n	8009846 <osThreadNew+0x11a>
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d07b      	beq.n	8009846 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800974e:	2380      	movs	r3, #128	; 0x80
 8009750:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009752:	2318      	movs	r3, #24
 8009754:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009756:	2300      	movs	r3, #0
 8009758:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800975a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800975e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d045      	beq.n	80097f2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d002      	beq.n	8009774 <osThreadNew+0x48>
        name = attr->name;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	699b      	ldr	r3, [r3, #24]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d002      	beq.n	8009782 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	699b      	ldr	r3, [r3, #24]
 8009780:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009782:	69fb      	ldr	r3, [r7, #28]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d008      	beq.n	800979a <osThreadNew+0x6e>
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	2b38      	cmp	r3, #56	; 0x38
 800978c:	d805      	bhi.n	800979a <osThreadNew+0x6e>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	f003 0301 	and.w	r3, r3, #1
 8009796:	2b00      	cmp	r3, #0
 8009798:	d001      	beq.n	800979e <osThreadNew+0x72>
        return (NULL);
 800979a:	2300      	movs	r3, #0
 800979c:	e054      	b.n	8009848 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	695b      	ldr	r3, [r3, #20]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d003      	beq.n	80097ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	695b      	ldr	r3, [r3, #20]
 80097aa:	089b      	lsrs	r3, r3, #2
 80097ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d00e      	beq.n	80097d4 <osThreadNew+0xa8>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	68db      	ldr	r3, [r3, #12]
 80097ba:	2bcb      	cmp	r3, #203	; 0xcb
 80097bc:	d90a      	bls.n	80097d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d006      	beq.n	80097d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	695b      	ldr	r3, [r3, #20]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d002      	beq.n	80097d4 <osThreadNew+0xa8>
        mem = 1;
 80097ce:	2301      	movs	r3, #1
 80097d0:	61bb      	str	r3, [r7, #24]
 80097d2:	e010      	b.n	80097f6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d10c      	bne.n	80097f6 <osThreadNew+0xca>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d108      	bne.n	80097f6 <osThreadNew+0xca>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	691b      	ldr	r3, [r3, #16]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d104      	bne.n	80097f6 <osThreadNew+0xca>
          mem = 0;
 80097ec:	2300      	movs	r3, #0
 80097ee:	61bb      	str	r3, [r7, #24]
 80097f0:	e001      	b.n	80097f6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80097f2:	2300      	movs	r3, #0
 80097f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d110      	bne.n	800981e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009804:	9202      	str	r2, [sp, #8]
 8009806:	9301      	str	r3, [sp, #4]
 8009808:	69fb      	ldr	r3, [r7, #28]
 800980a:	9300      	str	r3, [sp, #0]
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	6a3a      	ldr	r2, [r7, #32]
 8009810:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009812:	68f8      	ldr	r0, [r7, #12]
 8009814:	f001 fb1c 	bl	800ae50 <xTaskCreateStatic>
 8009818:	4603      	mov	r3, r0
 800981a:	613b      	str	r3, [r7, #16]
 800981c:	e013      	b.n	8009846 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800981e:	69bb      	ldr	r3, [r7, #24]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d110      	bne.n	8009846 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009824:	6a3b      	ldr	r3, [r7, #32]
 8009826:	b29a      	uxth	r2, r3
 8009828:	f107 0310 	add.w	r3, r7, #16
 800982c:	9301      	str	r3, [sp, #4]
 800982e:	69fb      	ldr	r3, [r7, #28]
 8009830:	9300      	str	r3, [sp, #0]
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009836:	68f8      	ldr	r0, [r7, #12]
 8009838:	f001 fb67 	bl	800af0a <xTaskCreate>
 800983c:	4603      	mov	r3, r0
 800983e:	2b01      	cmp	r3, #1
 8009840:	d001      	beq.n	8009846 <osThreadNew+0x11a>
            hTask = NULL;
 8009842:	2300      	movs	r3, #0
 8009844:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009846:	693b      	ldr	r3, [r7, #16]
}
 8009848:	4618      	mov	r0, r3
 800984a:	3728      	adds	r7, #40	; 0x28
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	4a07      	ldr	r2, [pc, #28]	; (800987c <vApplicationGetIdleTaskMemory+0x2c>)
 8009860:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	4a06      	ldr	r2, [pc, #24]	; (8009880 <vApplicationGetIdleTaskMemory+0x30>)
 8009866:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2280      	movs	r2, #128	; 0x80
 800986c:	601a      	str	r2, [r3, #0]
}
 800986e:	bf00      	nop
 8009870:	3714      	adds	r7, #20
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr
 800987a:	bf00      	nop
 800987c:	200010f0 	.word	0x200010f0
 8009880:	200011bc 	.word	0x200011bc

08009884 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	60b9      	str	r1, [r7, #8]
 800988e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	4a07      	ldr	r2, [pc, #28]	; (80098b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8009894:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	4a06      	ldr	r2, [pc, #24]	; (80098b4 <vApplicationGetTimerTaskMemory+0x30>)
 800989a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80098a2:	601a      	str	r2, [r3, #0]
}
 80098a4:	bf00      	nop
 80098a6:	3714      	adds	r7, #20
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr
 80098b0:	200013bc 	.word	0x200013bc
 80098b4:	20001488 	.word	0x20001488

080098b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80098b8:	b480      	push	{r7}
 80098ba:	b083      	sub	sp, #12
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f103 0208 	add.w	r2, r3, #8
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f103 0208 	add.w	r2, r3, #8
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f103 0208 	add.w	r2, r3, #8
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2200      	movs	r2, #0
 80098ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80098ec:	bf00      	nop
 80098ee:	370c      	adds	r7, #12
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80098f8:	b480      	push	{r7}
 80098fa:	b083      	sub	sp, #12
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009906:	bf00      	nop
 8009908:	370c      	adds	r7, #12
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr

08009912 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009912:	b480      	push	{r7}
 8009914:	b085      	sub	sp, #20
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
 800991a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	68fa      	ldr	r2, [r7, #12]
 8009926:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	689a      	ldr	r2, [r3, #8]
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	689b      	ldr	r3, [r3, #8]
 8009934:	683a      	ldr	r2, [r7, #0]
 8009936:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	683a      	ldr	r2, [r7, #0]
 800993c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	1c5a      	adds	r2, r3, #1
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	601a      	str	r2, [r3, #0]
}
 800994e:	bf00      	nop
 8009950:	3714      	adds	r7, #20
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr

0800995a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800995a:	b480      	push	{r7}
 800995c:	b085      	sub	sp, #20
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
 8009962:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009970:	d103      	bne.n	800997a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	691b      	ldr	r3, [r3, #16]
 8009976:	60fb      	str	r3, [r7, #12]
 8009978:	e00c      	b.n	8009994 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	3308      	adds	r3, #8
 800997e:	60fb      	str	r3, [r7, #12]
 8009980:	e002      	b.n	8009988 <vListInsert+0x2e>
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	60fb      	str	r3, [r7, #12]
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	68ba      	ldr	r2, [r7, #8]
 8009990:	429a      	cmp	r2, r3
 8009992:	d2f6      	bcs.n	8009982 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	685a      	ldr	r2, [r3, #4]
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	683a      	ldr	r2, [r7, #0]
 80099a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	68fa      	ldr	r2, [r7, #12]
 80099a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	683a      	ldr	r2, [r7, #0]
 80099ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	1c5a      	adds	r2, r3, #1
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	601a      	str	r2, [r3, #0]
}
 80099c0:	bf00      	nop
 80099c2:	3714      	adds	r7, #20
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr

080099cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80099cc:	b480      	push	{r7}
 80099ce:	b085      	sub	sp, #20
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	691b      	ldr	r3, [r3, #16]
 80099d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	6892      	ldr	r2, [r2, #8]
 80099e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	6852      	ldr	r2, [r2, #4]
 80099ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d103      	bne.n	8009a00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	689a      	ldr	r2, [r3, #8]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	1e5a      	subs	r2, r3, #1
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3714      	adds	r7, #20
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d10a      	bne.n	8009a4a <xQueueGenericReset+0x2a>
	__asm volatile
 8009a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a38:	f383 8811 	msr	BASEPRI, r3
 8009a3c:	f3bf 8f6f 	isb	sy
 8009a40:	f3bf 8f4f 	dsb	sy
 8009a44:	60bb      	str	r3, [r7, #8]
}
 8009a46:	bf00      	nop
 8009a48:	e7fe      	b.n	8009a48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009a4a:	f003 fb5b 	bl	800d104 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a56:	68f9      	ldr	r1, [r7, #12]
 8009a58:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a5a:	fb01 f303 	mul.w	r3, r1, r3
 8009a5e:	441a      	add	r2, r3
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2200      	movs	r2, #0
 8009a68:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a7a:	3b01      	subs	r3, #1
 8009a7c:	68f9      	ldr	r1, [r7, #12]
 8009a7e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a80:	fb01 f303 	mul.w	r3, r1, r3
 8009a84:	441a      	add	r2, r3
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	22ff      	movs	r2, #255	; 0xff
 8009a8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	22ff      	movs	r2, #255	; 0xff
 8009a96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d114      	bne.n	8009aca <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	691b      	ldr	r3, [r3, #16]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d01a      	beq.n	8009ade <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	3310      	adds	r3, #16
 8009aac:	4618      	mov	r0, r3
 8009aae:	f001 ff49 	bl	800b944 <xTaskRemoveFromEventList>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d012      	beq.n	8009ade <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ab8:	4b0c      	ldr	r3, [pc, #48]	; (8009aec <xQueueGenericReset+0xcc>)
 8009aba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009abe:	601a      	str	r2, [r3, #0]
 8009ac0:	f3bf 8f4f 	dsb	sy
 8009ac4:	f3bf 8f6f 	isb	sy
 8009ac8:	e009      	b.n	8009ade <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	3310      	adds	r3, #16
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f7ff fef2 	bl	80098b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	3324      	adds	r3, #36	; 0x24
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f7ff feed 	bl	80098b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009ade:	f003 fb41 	bl	800d164 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009ae2:	2301      	movs	r3, #1
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3710      	adds	r7, #16
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}
 8009aec:	e000ed04 	.word	0xe000ed04

08009af0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b08e      	sub	sp, #56	; 0x38
 8009af4:	af02      	add	r7, sp, #8
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]
 8009afc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d10a      	bne.n	8009b1a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b08:	f383 8811 	msr	BASEPRI, r3
 8009b0c:	f3bf 8f6f 	isb	sy
 8009b10:	f3bf 8f4f 	dsb	sy
 8009b14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009b16:	bf00      	nop
 8009b18:	e7fe      	b.n	8009b18 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10a      	bne.n	8009b36 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b24:	f383 8811 	msr	BASEPRI, r3
 8009b28:	f3bf 8f6f 	isb	sy
 8009b2c:	f3bf 8f4f 	dsb	sy
 8009b30:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009b32:	bf00      	nop
 8009b34:	e7fe      	b.n	8009b34 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d002      	beq.n	8009b42 <xQueueGenericCreateStatic+0x52>
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <xQueueGenericCreateStatic+0x56>
 8009b42:	2301      	movs	r3, #1
 8009b44:	e000      	b.n	8009b48 <xQueueGenericCreateStatic+0x58>
 8009b46:	2300      	movs	r3, #0
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d10a      	bne.n	8009b62 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b50:	f383 8811 	msr	BASEPRI, r3
 8009b54:	f3bf 8f6f 	isb	sy
 8009b58:	f3bf 8f4f 	dsb	sy
 8009b5c:	623b      	str	r3, [r7, #32]
}
 8009b5e:	bf00      	nop
 8009b60:	e7fe      	b.n	8009b60 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d102      	bne.n	8009b6e <xQueueGenericCreateStatic+0x7e>
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d101      	bne.n	8009b72 <xQueueGenericCreateStatic+0x82>
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e000      	b.n	8009b74 <xQueueGenericCreateStatic+0x84>
 8009b72:	2300      	movs	r3, #0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d10a      	bne.n	8009b8e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b7c:	f383 8811 	msr	BASEPRI, r3
 8009b80:	f3bf 8f6f 	isb	sy
 8009b84:	f3bf 8f4f 	dsb	sy
 8009b88:	61fb      	str	r3, [r7, #28]
}
 8009b8a:	bf00      	nop
 8009b8c:	e7fe      	b.n	8009b8c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b8e:	2350      	movs	r3, #80	; 0x50
 8009b90:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	2b50      	cmp	r3, #80	; 0x50
 8009b96:	d00a      	beq.n	8009bae <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b9c:	f383 8811 	msr	BASEPRI, r3
 8009ba0:	f3bf 8f6f 	isb	sy
 8009ba4:	f3bf 8f4f 	dsb	sy
 8009ba8:	61bb      	str	r3, [r7, #24]
}
 8009baa:	bf00      	nop
 8009bac:	e7fe      	b.n	8009bac <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009bae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d00d      	beq.n	8009bd6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009bc2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bc8:	9300      	str	r3, [sp, #0]
 8009bca:	4613      	mov	r3, r2
 8009bcc:	687a      	ldr	r2, [r7, #4]
 8009bce:	68b9      	ldr	r1, [r7, #8]
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f000 f83f 	bl	8009c54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3730      	adds	r7, #48	; 0x30
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b08a      	sub	sp, #40	; 0x28
 8009be4:	af02      	add	r7, sp, #8
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	60b9      	str	r1, [r7, #8]
 8009bea:	4613      	mov	r3, r2
 8009bec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d10a      	bne.n	8009c0a <xQueueGenericCreate+0x2a>
	__asm volatile
 8009bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bf8:	f383 8811 	msr	BASEPRI, r3
 8009bfc:	f3bf 8f6f 	isb	sy
 8009c00:	f3bf 8f4f 	dsb	sy
 8009c04:	613b      	str	r3, [r7, #16]
}
 8009c06:	bf00      	nop
 8009c08:	e7fe      	b.n	8009c08 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	68ba      	ldr	r2, [r7, #8]
 8009c0e:	fb02 f303 	mul.w	r3, r2, r3
 8009c12:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009c14:	69fb      	ldr	r3, [r7, #28]
 8009c16:	3350      	adds	r3, #80	; 0x50
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f003 fb95 	bl	800d348 <pvPortMalloc>
 8009c1e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d011      	beq.n	8009c4a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009c26:	69bb      	ldr	r3, [r7, #24]
 8009c28:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	3350      	adds	r3, #80	; 0x50
 8009c2e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009c30:	69bb      	ldr	r3, [r7, #24]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009c38:	79fa      	ldrb	r2, [r7, #7]
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	9300      	str	r3, [sp, #0]
 8009c3e:	4613      	mov	r3, r2
 8009c40:	697a      	ldr	r2, [r7, #20]
 8009c42:	68b9      	ldr	r1, [r7, #8]
 8009c44:	68f8      	ldr	r0, [r7, #12]
 8009c46:	f000 f805 	bl	8009c54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c4a:	69bb      	ldr	r3, [r7, #24]
	}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3720      	adds	r7, #32
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}

08009c54 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	60f8      	str	r0, [r7, #12]
 8009c5c:	60b9      	str	r1, [r7, #8]
 8009c5e:	607a      	str	r2, [r7, #4]
 8009c60:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d103      	bne.n	8009c70 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009c68:	69bb      	ldr	r3, [r7, #24]
 8009c6a:	69ba      	ldr	r2, [r7, #24]
 8009c6c:	601a      	str	r2, [r3, #0]
 8009c6e:	e002      	b.n	8009c76 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009c70:	69bb      	ldr	r3, [r7, #24]
 8009c72:	687a      	ldr	r2, [r7, #4]
 8009c74:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	68fa      	ldr	r2, [r7, #12]
 8009c7a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009c7c:	69bb      	ldr	r3, [r7, #24]
 8009c7e:	68ba      	ldr	r2, [r7, #8]
 8009c80:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009c82:	2101      	movs	r1, #1
 8009c84:	69b8      	ldr	r0, [r7, #24]
 8009c86:	f7ff fecb 	bl	8009a20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009c8a:	69bb      	ldr	r3, [r7, #24]
 8009c8c:	78fa      	ldrb	r2, [r7, #3]
 8009c8e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009c92:	bf00      	nop
 8009c94:	3710      	adds	r7, #16
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
	...

08009c9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b08e      	sub	sp, #56	; 0x38
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	607a      	str	r2, [r7, #4]
 8009ca8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009caa:	2300      	movs	r3, #0
 8009cac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10a      	bne.n	8009cce <xQueueGenericSend+0x32>
	__asm volatile
 8009cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cbc:	f383 8811 	msr	BASEPRI, r3
 8009cc0:	f3bf 8f6f 	isb	sy
 8009cc4:	f3bf 8f4f 	dsb	sy
 8009cc8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009cca:	bf00      	nop
 8009ccc:	e7fe      	b.n	8009ccc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d103      	bne.n	8009cdc <xQueueGenericSend+0x40>
 8009cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d101      	bne.n	8009ce0 <xQueueGenericSend+0x44>
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e000      	b.n	8009ce2 <xQueueGenericSend+0x46>
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d10a      	bne.n	8009cfc <xQueueGenericSend+0x60>
	__asm volatile
 8009ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cea:	f383 8811 	msr	BASEPRI, r3
 8009cee:	f3bf 8f6f 	isb	sy
 8009cf2:	f3bf 8f4f 	dsb	sy
 8009cf6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009cf8:	bf00      	nop
 8009cfa:	e7fe      	b.n	8009cfa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	2b02      	cmp	r3, #2
 8009d00:	d103      	bne.n	8009d0a <xQueueGenericSend+0x6e>
 8009d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d06:	2b01      	cmp	r3, #1
 8009d08:	d101      	bne.n	8009d0e <xQueueGenericSend+0x72>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	e000      	b.n	8009d10 <xQueueGenericSend+0x74>
 8009d0e:	2300      	movs	r3, #0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d10a      	bne.n	8009d2a <xQueueGenericSend+0x8e>
	__asm volatile
 8009d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d18:	f383 8811 	msr	BASEPRI, r3
 8009d1c:	f3bf 8f6f 	isb	sy
 8009d20:	f3bf 8f4f 	dsb	sy
 8009d24:	623b      	str	r3, [r7, #32]
}
 8009d26:	bf00      	nop
 8009d28:	e7fe      	b.n	8009d28 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d2a:	f002 f8b1 	bl	800be90 <xTaskGetSchedulerState>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d102      	bne.n	8009d3a <xQueueGenericSend+0x9e>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d101      	bne.n	8009d3e <xQueueGenericSend+0xa2>
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	e000      	b.n	8009d40 <xQueueGenericSend+0xa4>
 8009d3e:	2300      	movs	r3, #0
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d10a      	bne.n	8009d5a <xQueueGenericSend+0xbe>
	__asm volatile
 8009d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d48:	f383 8811 	msr	BASEPRI, r3
 8009d4c:	f3bf 8f6f 	isb	sy
 8009d50:	f3bf 8f4f 	dsb	sy
 8009d54:	61fb      	str	r3, [r7, #28]
}
 8009d56:	bf00      	nop
 8009d58:	e7fe      	b.n	8009d58 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d5a:	f003 f9d3 	bl	800d104 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d302      	bcc.n	8009d70 <xQueueGenericSend+0xd4>
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	2b02      	cmp	r3, #2
 8009d6e:	d129      	bne.n	8009dc4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d70:	683a      	ldr	r2, [r7, #0]
 8009d72:	68b9      	ldr	r1, [r7, #8]
 8009d74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d76:	f000 fbbb 	bl	800a4f0 <prvCopyDataToQueue>
 8009d7a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d010      	beq.n	8009da6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d86:	3324      	adds	r3, #36	; 0x24
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f001 fddb 	bl	800b944 <xTaskRemoveFromEventList>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d013      	beq.n	8009dbc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009d94:	4b3f      	ldr	r3, [pc, #252]	; (8009e94 <xQueueGenericSend+0x1f8>)
 8009d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d9a:	601a      	str	r2, [r3, #0]
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	f3bf 8f6f 	isb	sy
 8009da4:	e00a      	b.n	8009dbc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d007      	beq.n	8009dbc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009dac:	4b39      	ldr	r3, [pc, #228]	; (8009e94 <xQueueGenericSend+0x1f8>)
 8009dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009db2:	601a      	str	r2, [r3, #0]
 8009db4:	f3bf 8f4f 	dsb	sy
 8009db8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009dbc:	f003 f9d2 	bl	800d164 <vPortExitCritical>
				return pdPASS;
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	e063      	b.n	8009e8c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d103      	bne.n	8009dd2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009dca:	f003 f9cb 	bl	800d164 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	e05c      	b.n	8009e8c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d106      	bne.n	8009de6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009dd8:	f107 0314 	add.w	r3, r7, #20
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f001 fe15 	bl	800ba0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009de2:	2301      	movs	r3, #1
 8009de4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009de6:	f003 f9bd 	bl	800d164 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009dea:	f001 faf3 	bl	800b3d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009dee:	f003 f989 	bl	800d104 <vPortEnterCritical>
 8009df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009df8:	b25b      	sxtb	r3, r3
 8009dfa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009dfe:	d103      	bne.n	8009e08 <xQueueGenericSend+0x16c>
 8009e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e02:	2200      	movs	r2, #0
 8009e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e0e:	b25b      	sxtb	r3, r3
 8009e10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e14:	d103      	bne.n	8009e1e <xQueueGenericSend+0x182>
 8009e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e1e:	f003 f9a1 	bl	800d164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e22:	1d3a      	adds	r2, r7, #4
 8009e24:	f107 0314 	add.w	r3, r7, #20
 8009e28:	4611      	mov	r1, r2
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f001 fe04 	bl	800ba38 <xTaskCheckForTimeOut>
 8009e30:	4603      	mov	r3, r0
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d124      	bne.n	8009e80 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009e36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e38:	f000 fc52 	bl	800a6e0 <prvIsQueueFull>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d018      	beq.n	8009e74 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e44:	3310      	adds	r3, #16
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	4611      	mov	r1, r2
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f001 fd2a 	bl	800b8a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009e50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e52:	f000 fbdd 	bl	800a610 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009e56:	f001 facb 	bl	800b3f0 <xTaskResumeAll>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	f47f af7c 	bne.w	8009d5a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009e62:	4b0c      	ldr	r3, [pc, #48]	; (8009e94 <xQueueGenericSend+0x1f8>)
 8009e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e68:	601a      	str	r2, [r3, #0]
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	f3bf 8f6f 	isb	sy
 8009e72:	e772      	b.n	8009d5a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009e74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e76:	f000 fbcb 	bl	800a610 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e7a:	f001 fab9 	bl	800b3f0 <xTaskResumeAll>
 8009e7e:	e76c      	b.n	8009d5a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009e80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e82:	f000 fbc5 	bl	800a610 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e86:	f001 fab3 	bl	800b3f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009e8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3738      	adds	r7, #56	; 0x38
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}
 8009e94:	e000ed04 	.word	0xe000ed04

08009e98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b090      	sub	sp, #64	; 0x40
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	60f8      	str	r0, [r7, #12]
 8009ea0:	60b9      	str	r1, [r7, #8]
 8009ea2:	607a      	str	r2, [r7, #4]
 8009ea4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d10a      	bne.n	8009ec6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb4:	f383 8811 	msr	BASEPRI, r3
 8009eb8:	f3bf 8f6f 	isb	sy
 8009ebc:	f3bf 8f4f 	dsb	sy
 8009ec0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009ec2:	bf00      	nop
 8009ec4:	e7fe      	b.n	8009ec4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d103      	bne.n	8009ed4 <xQueueGenericSendFromISR+0x3c>
 8009ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d101      	bne.n	8009ed8 <xQueueGenericSendFromISR+0x40>
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e000      	b.n	8009eda <xQueueGenericSendFromISR+0x42>
 8009ed8:	2300      	movs	r3, #0
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d10a      	bne.n	8009ef4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ee2:	f383 8811 	msr	BASEPRI, r3
 8009ee6:	f3bf 8f6f 	isb	sy
 8009eea:	f3bf 8f4f 	dsb	sy
 8009eee:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009ef0:	bf00      	nop
 8009ef2:	e7fe      	b.n	8009ef2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	2b02      	cmp	r3, #2
 8009ef8:	d103      	bne.n	8009f02 <xQueueGenericSendFromISR+0x6a>
 8009efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d101      	bne.n	8009f06 <xQueueGenericSendFromISR+0x6e>
 8009f02:	2301      	movs	r3, #1
 8009f04:	e000      	b.n	8009f08 <xQueueGenericSendFromISR+0x70>
 8009f06:	2300      	movs	r3, #0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d10a      	bne.n	8009f22 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f10:	f383 8811 	msr	BASEPRI, r3
 8009f14:	f3bf 8f6f 	isb	sy
 8009f18:	f3bf 8f4f 	dsb	sy
 8009f1c:	623b      	str	r3, [r7, #32]
}
 8009f1e:	bf00      	nop
 8009f20:	e7fe      	b.n	8009f20 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009f22:	f003 f9d1 	bl	800d2c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009f26:	f3ef 8211 	mrs	r2, BASEPRI
 8009f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f2e:	f383 8811 	msr	BASEPRI, r3
 8009f32:	f3bf 8f6f 	isb	sy
 8009f36:	f3bf 8f4f 	dsb	sy
 8009f3a:	61fa      	str	r2, [r7, #28]
 8009f3c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009f3e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009f40:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d302      	bcc.n	8009f54 <xQueueGenericSendFromISR+0xbc>
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	2b02      	cmp	r3, #2
 8009f52:	d12f      	bne.n	8009fb4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f62:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009f64:	683a      	ldr	r2, [r7, #0]
 8009f66:	68b9      	ldr	r1, [r7, #8]
 8009f68:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009f6a:	f000 fac1 	bl	800a4f0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009f6e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009f72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f76:	d112      	bne.n	8009f9e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d016      	beq.n	8009fae <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f82:	3324      	adds	r3, #36	; 0x24
 8009f84:	4618      	mov	r0, r3
 8009f86:	f001 fcdd 	bl	800b944 <xTaskRemoveFromEventList>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d00e      	beq.n	8009fae <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00b      	beq.n	8009fae <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	601a      	str	r2, [r3, #0]
 8009f9c:	e007      	b.n	8009fae <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009fa2:	3301      	adds	r3, #1
 8009fa4:	b2db      	uxtb	r3, r3
 8009fa6:	b25a      	sxtb	r2, r3
 8009fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009faa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009fb2:	e001      	b.n	8009fb8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009fc2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009fc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3740      	adds	r7, #64	; 0x40
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b08e      	sub	sp, #56	; 0x38
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
 8009fd6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d10a      	bne.n	8009ff8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe6:	f383 8811 	msr	BASEPRI, r3
 8009fea:	f3bf 8f6f 	isb	sy
 8009fee:	f3bf 8f4f 	dsb	sy
 8009ff2:	623b      	str	r3, [r7, #32]
}
 8009ff4:	bf00      	nop
 8009ff6:	e7fe      	b.n	8009ff6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d00a      	beq.n	800a016 <xQueueGiveFromISR+0x48>
	__asm volatile
 800a000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a004:	f383 8811 	msr	BASEPRI, r3
 800a008:	f3bf 8f6f 	isb	sy
 800a00c:	f3bf 8f4f 	dsb	sy
 800a010:	61fb      	str	r3, [r7, #28]
}
 800a012:	bf00      	nop
 800a014:	e7fe      	b.n	800a014 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d103      	bne.n	800a026 <xQueueGiveFromISR+0x58>
 800a01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d101      	bne.n	800a02a <xQueueGiveFromISR+0x5c>
 800a026:	2301      	movs	r3, #1
 800a028:	e000      	b.n	800a02c <xQueueGiveFromISR+0x5e>
 800a02a:	2300      	movs	r3, #0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d10a      	bne.n	800a046 <xQueueGiveFromISR+0x78>
	__asm volatile
 800a030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a034:	f383 8811 	msr	BASEPRI, r3
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	f3bf 8f4f 	dsb	sy
 800a040:	61bb      	str	r3, [r7, #24]
}
 800a042:	bf00      	nop
 800a044:	e7fe      	b.n	800a044 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a046:	f003 f93f 	bl	800d2c8 <vPortValidateInterruptPriority>
	__asm volatile
 800a04a:	f3ef 8211 	mrs	r2, BASEPRI
 800a04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a052:	f383 8811 	msr	BASEPRI, r3
 800a056:	f3bf 8f6f 	isb	sy
 800a05a:	f3bf 8f4f 	dsb	sy
 800a05e:	617a      	str	r2, [r7, #20]
 800a060:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a062:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a064:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a06a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a06e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a070:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a072:	429a      	cmp	r2, r3
 800a074:	d22b      	bcs.n	800a0ce <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a078:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a07c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a082:	1c5a      	adds	r2, r3, #1
 800a084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a086:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a088:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a08c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a090:	d112      	bne.n	800a0b8 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a096:	2b00      	cmp	r3, #0
 800a098:	d016      	beq.n	800a0c8 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a09a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a09c:	3324      	adds	r3, #36	; 0x24
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f001 fc50 	bl	800b944 <xTaskRemoveFromEventList>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d00e      	beq.n	800a0c8 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d00b      	beq.n	800a0c8 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	601a      	str	r2, [r3, #0]
 800a0b6:	e007      	b.n	800a0c8 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a0b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a0bc:	3301      	adds	r3, #1
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	b25a      	sxtb	r2, r3
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	637b      	str	r3, [r7, #52]	; 0x34
 800a0cc:	e001      	b.n	800a0d2 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	637b      	str	r3, [r7, #52]	; 0x34
 800a0d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0d4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f383 8811 	msr	BASEPRI, r3
}
 800a0dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3738      	adds	r7, #56	; 0x38
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b08c      	sub	sp, #48	; 0x30
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d10a      	bne.n	800a118 <xQueueReceive+0x30>
	__asm volatile
 800a102:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a106:	f383 8811 	msr	BASEPRI, r3
 800a10a:	f3bf 8f6f 	isb	sy
 800a10e:	f3bf 8f4f 	dsb	sy
 800a112:	623b      	str	r3, [r7, #32]
}
 800a114:	bf00      	nop
 800a116:	e7fe      	b.n	800a116 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d103      	bne.n	800a126 <xQueueReceive+0x3e>
 800a11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a122:	2b00      	cmp	r3, #0
 800a124:	d101      	bne.n	800a12a <xQueueReceive+0x42>
 800a126:	2301      	movs	r3, #1
 800a128:	e000      	b.n	800a12c <xQueueReceive+0x44>
 800a12a:	2300      	movs	r3, #0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d10a      	bne.n	800a146 <xQueueReceive+0x5e>
	__asm volatile
 800a130:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a134:	f383 8811 	msr	BASEPRI, r3
 800a138:	f3bf 8f6f 	isb	sy
 800a13c:	f3bf 8f4f 	dsb	sy
 800a140:	61fb      	str	r3, [r7, #28]
}
 800a142:	bf00      	nop
 800a144:	e7fe      	b.n	800a144 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a146:	f001 fea3 	bl	800be90 <xTaskGetSchedulerState>
 800a14a:	4603      	mov	r3, r0
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d102      	bne.n	800a156 <xQueueReceive+0x6e>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d101      	bne.n	800a15a <xQueueReceive+0x72>
 800a156:	2301      	movs	r3, #1
 800a158:	e000      	b.n	800a15c <xQueueReceive+0x74>
 800a15a:	2300      	movs	r3, #0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d10a      	bne.n	800a176 <xQueueReceive+0x8e>
	__asm volatile
 800a160:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a164:	f383 8811 	msr	BASEPRI, r3
 800a168:	f3bf 8f6f 	isb	sy
 800a16c:	f3bf 8f4f 	dsb	sy
 800a170:	61bb      	str	r3, [r7, #24]
}
 800a172:	bf00      	nop
 800a174:	e7fe      	b.n	800a174 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a176:	f002 ffc5 	bl	800d104 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a17e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a182:	2b00      	cmp	r3, #0
 800a184:	d01f      	beq.n	800a1c6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a186:	68b9      	ldr	r1, [r7, #8]
 800a188:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a18a:	f000 fa1b 	bl	800a5c4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a190:	1e5a      	subs	r2, r3, #1
 800a192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a194:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d00f      	beq.n	800a1be <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a19e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a0:	3310      	adds	r3, #16
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f001 fbce 	bl	800b944 <xTaskRemoveFromEventList>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d007      	beq.n	800a1be <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a1ae:	4b3d      	ldr	r3, [pc, #244]	; (800a2a4 <xQueueReceive+0x1bc>)
 800a1b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1b4:	601a      	str	r2, [r3, #0]
 800a1b6:	f3bf 8f4f 	dsb	sy
 800a1ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a1be:	f002 ffd1 	bl	800d164 <vPortExitCritical>
				return pdPASS;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	e069      	b.n	800a29a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d103      	bne.n	800a1d4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a1cc:	f002 ffca 	bl	800d164 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	e062      	b.n	800a29a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a1d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d106      	bne.n	800a1e8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a1da:	f107 0310 	add.w	r3, r7, #16
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f001 fc14 	bl	800ba0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a1e8:	f002 ffbc 	bl	800d164 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a1ec:	f001 f8f2 	bl	800b3d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a1f0:	f002 ff88 	bl	800d104 <vPortEnterCritical>
 800a1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1fa:	b25b      	sxtb	r3, r3
 800a1fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a200:	d103      	bne.n	800a20a <xQueueReceive+0x122>
 800a202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a204:	2200      	movs	r2, #0
 800a206:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a210:	b25b      	sxtb	r3, r3
 800a212:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a216:	d103      	bne.n	800a220 <xQueueReceive+0x138>
 800a218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a21a:	2200      	movs	r2, #0
 800a21c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a220:	f002 ffa0 	bl	800d164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a224:	1d3a      	adds	r2, r7, #4
 800a226:	f107 0310 	add.w	r3, r7, #16
 800a22a:	4611      	mov	r1, r2
 800a22c:	4618      	mov	r0, r3
 800a22e:	f001 fc03 	bl	800ba38 <xTaskCheckForTimeOut>
 800a232:	4603      	mov	r3, r0
 800a234:	2b00      	cmp	r3, #0
 800a236:	d123      	bne.n	800a280 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a238:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a23a:	f000 fa3b 	bl	800a6b4 <prvIsQueueEmpty>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d017      	beq.n	800a274 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a246:	3324      	adds	r3, #36	; 0x24
 800a248:	687a      	ldr	r2, [r7, #4]
 800a24a:	4611      	mov	r1, r2
 800a24c:	4618      	mov	r0, r3
 800a24e:	f001 fb29 	bl	800b8a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a252:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a254:	f000 f9dc 	bl	800a610 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a258:	f001 f8ca 	bl	800b3f0 <xTaskResumeAll>
 800a25c:	4603      	mov	r3, r0
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d189      	bne.n	800a176 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a262:	4b10      	ldr	r3, [pc, #64]	; (800a2a4 <xQueueReceive+0x1bc>)
 800a264:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a268:	601a      	str	r2, [r3, #0]
 800a26a:	f3bf 8f4f 	dsb	sy
 800a26e:	f3bf 8f6f 	isb	sy
 800a272:	e780      	b.n	800a176 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a274:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a276:	f000 f9cb 	bl	800a610 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a27a:	f001 f8b9 	bl	800b3f0 <xTaskResumeAll>
 800a27e:	e77a      	b.n	800a176 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a280:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a282:	f000 f9c5 	bl	800a610 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a286:	f001 f8b3 	bl	800b3f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a28a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a28c:	f000 fa12 	bl	800a6b4 <prvIsQueueEmpty>
 800a290:	4603      	mov	r3, r0
 800a292:	2b00      	cmp	r3, #0
 800a294:	f43f af6f 	beq.w	800a176 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a298:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3730      	adds	r7, #48	; 0x30
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	e000ed04 	.word	0xe000ed04

0800a2a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b08e      	sub	sp, #56	; 0x38
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
 800a2b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10a      	bne.n	800a2da <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c8:	f383 8811 	msr	BASEPRI, r3
 800a2cc:	f3bf 8f6f 	isb	sy
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	623b      	str	r3, [r7, #32]
}
 800a2d6:	bf00      	nop
 800a2d8:	e7fe      	b.n	800a2d8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d00a      	beq.n	800a2f8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a2e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e6:	f383 8811 	msr	BASEPRI, r3
 800a2ea:	f3bf 8f6f 	isb	sy
 800a2ee:	f3bf 8f4f 	dsb	sy
 800a2f2:	61fb      	str	r3, [r7, #28]
}
 800a2f4:	bf00      	nop
 800a2f6:	e7fe      	b.n	800a2f6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2f8:	f001 fdca 	bl	800be90 <xTaskGetSchedulerState>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d102      	bne.n	800a308 <xQueueSemaphoreTake+0x60>
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d101      	bne.n	800a30c <xQueueSemaphoreTake+0x64>
 800a308:	2301      	movs	r3, #1
 800a30a:	e000      	b.n	800a30e <xQueueSemaphoreTake+0x66>
 800a30c:	2300      	movs	r3, #0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10a      	bne.n	800a328 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a312:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a316:	f383 8811 	msr	BASEPRI, r3
 800a31a:	f3bf 8f6f 	isb	sy
 800a31e:	f3bf 8f4f 	dsb	sy
 800a322:	61bb      	str	r3, [r7, #24]
}
 800a324:	bf00      	nop
 800a326:	e7fe      	b.n	800a326 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a328:	f002 feec 	bl	800d104 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a32c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a32e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a330:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a334:	2b00      	cmp	r3, #0
 800a336:	d024      	beq.n	800a382 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a33a:	1e5a      	subs	r2, r3, #1
 800a33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a33e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d104      	bne.n	800a352 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a348:	f001 ffd4 	bl	800c2f4 <pvTaskIncrementMutexHeldCount>
 800a34c:	4602      	mov	r2, r0
 800a34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a350:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a354:	691b      	ldr	r3, [r3, #16]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00f      	beq.n	800a37a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a35a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a35c:	3310      	adds	r3, #16
 800a35e:	4618      	mov	r0, r3
 800a360:	f001 faf0 	bl	800b944 <xTaskRemoveFromEventList>
 800a364:	4603      	mov	r3, r0
 800a366:	2b00      	cmp	r3, #0
 800a368:	d007      	beq.n	800a37a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a36a:	4b54      	ldr	r3, [pc, #336]	; (800a4bc <xQueueSemaphoreTake+0x214>)
 800a36c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a370:	601a      	str	r2, [r3, #0]
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a37a:	f002 fef3 	bl	800d164 <vPortExitCritical>
				return pdPASS;
 800a37e:	2301      	movs	r3, #1
 800a380:	e097      	b.n	800a4b2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d111      	bne.n	800a3ac <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00a      	beq.n	800a3a4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a392:	f383 8811 	msr	BASEPRI, r3
 800a396:	f3bf 8f6f 	isb	sy
 800a39a:	f3bf 8f4f 	dsb	sy
 800a39e:	617b      	str	r3, [r7, #20]
}
 800a3a0:	bf00      	nop
 800a3a2:	e7fe      	b.n	800a3a2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a3a4:	f002 fede 	bl	800d164 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	e082      	b.n	800a4b2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a3ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d106      	bne.n	800a3c0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a3b2:	f107 030c 	add.w	r3, r7, #12
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f001 fb28 	bl	800ba0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a3bc:	2301      	movs	r3, #1
 800a3be:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a3c0:	f002 fed0 	bl	800d164 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a3c4:	f001 f806 	bl	800b3d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a3c8:	f002 fe9c 	bl	800d104 <vPortEnterCritical>
 800a3cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a3d2:	b25b      	sxtb	r3, r3
 800a3d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3d8:	d103      	bne.n	800a3e2 <xQueueSemaphoreTake+0x13a>
 800a3da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3dc:	2200      	movs	r2, #0
 800a3de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3e8:	b25b      	sxtb	r3, r3
 800a3ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3ee:	d103      	bne.n	800a3f8 <xQueueSemaphoreTake+0x150>
 800a3f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3f8:	f002 feb4 	bl	800d164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3fc:	463a      	mov	r2, r7
 800a3fe:	f107 030c 	add.w	r3, r7, #12
 800a402:	4611      	mov	r1, r2
 800a404:	4618      	mov	r0, r3
 800a406:	f001 fb17 	bl	800ba38 <xTaskCheckForTimeOut>
 800a40a:	4603      	mov	r3, r0
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d132      	bne.n	800a476 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a410:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a412:	f000 f94f 	bl	800a6b4 <prvIsQueueEmpty>
 800a416:	4603      	mov	r3, r0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d026      	beq.n	800a46a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a41c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d109      	bne.n	800a438 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a424:	f002 fe6e 	bl	800d104 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a42a:	689b      	ldr	r3, [r3, #8]
 800a42c:	4618      	mov	r0, r3
 800a42e:	f001 fd4d 	bl	800becc <xTaskPriorityInherit>
 800a432:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a434:	f002 fe96 	bl	800d164 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a43a:	3324      	adds	r3, #36	; 0x24
 800a43c:	683a      	ldr	r2, [r7, #0]
 800a43e:	4611      	mov	r1, r2
 800a440:	4618      	mov	r0, r3
 800a442:	f001 fa2f 	bl	800b8a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a446:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a448:	f000 f8e2 	bl	800a610 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a44c:	f000 ffd0 	bl	800b3f0 <xTaskResumeAll>
 800a450:	4603      	mov	r3, r0
 800a452:	2b00      	cmp	r3, #0
 800a454:	f47f af68 	bne.w	800a328 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a458:	4b18      	ldr	r3, [pc, #96]	; (800a4bc <xQueueSemaphoreTake+0x214>)
 800a45a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a45e:	601a      	str	r2, [r3, #0]
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	e75e      	b.n	800a328 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a46a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a46c:	f000 f8d0 	bl	800a610 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a470:	f000 ffbe 	bl	800b3f0 <xTaskResumeAll>
 800a474:	e758      	b.n	800a328 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a476:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a478:	f000 f8ca 	bl	800a610 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a47c:	f000 ffb8 	bl	800b3f0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a480:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a482:	f000 f917 	bl	800a6b4 <prvIsQueueEmpty>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	f43f af4d 	beq.w	800a328 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a490:	2b00      	cmp	r3, #0
 800a492:	d00d      	beq.n	800a4b0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a494:	f002 fe36 	bl	800d104 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a498:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a49a:	f000 f811 	bl	800a4c0 <prvGetDisinheritPriorityAfterTimeout>
 800a49e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a4a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f001 fde6 	bl	800c078 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a4ac:	f002 fe5a 	bl	800d164 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a4b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3738      	adds	r7, #56	; 0x38
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}
 800a4ba:	bf00      	nop
 800a4bc:	e000ed04 	.word	0xe000ed04

0800a4c0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b085      	sub	sp, #20
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d006      	beq.n	800a4de <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800a4da:	60fb      	str	r3, [r7, #12]
 800a4dc:	e001      	b.n	800a4e2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
	}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3714      	adds	r7, #20
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ee:	4770      	bx	lr

0800a4f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b086      	sub	sp, #24
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a504:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d10d      	bne.n	800a52a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d14d      	bne.n	800a5b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	689b      	ldr	r3, [r3, #8]
 800a51a:	4618      	mov	r0, r3
 800a51c:	f001 fd3e 	bl	800bf9c <xTaskPriorityDisinherit>
 800a520:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2200      	movs	r2, #0
 800a526:	609a      	str	r2, [r3, #8]
 800a528:	e043      	b.n	800a5b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d119      	bne.n	800a564 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6858      	ldr	r0, [r3, #4]
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a538:	461a      	mov	r2, r3
 800a53a:	68b9      	ldr	r1, [r7, #8]
 800a53c:	f004 ff6a 	bl	800f414 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	685a      	ldr	r2, [r3, #4]
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a548:	441a      	add	r2, r3
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	685a      	ldr	r2, [r3, #4]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	429a      	cmp	r2, r3
 800a558:	d32b      	bcc.n	800a5b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	605a      	str	r2, [r3, #4]
 800a562:	e026      	b.n	800a5b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	68d8      	ldr	r0, [r3, #12]
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a56c:	461a      	mov	r2, r3
 800a56e:	68b9      	ldr	r1, [r7, #8]
 800a570:	f004 ff50 	bl	800f414 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	68da      	ldr	r2, [r3, #12]
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a57c:	425b      	negs	r3, r3
 800a57e:	441a      	add	r2, r3
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	68da      	ldr	r2, [r3, #12]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d207      	bcs.n	800a5a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	689a      	ldr	r2, [r3, #8]
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a598:	425b      	negs	r3, r3
 800a59a:	441a      	add	r2, r3
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2b02      	cmp	r3, #2
 800a5a4:	d105      	bne.n	800a5b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d002      	beq.n	800a5b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	1c5a      	adds	r2, r3, #1
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a5ba:	697b      	ldr	r3, [r7, #20]
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3718      	adds	r7, #24
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b082      	sub	sp, #8
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d018      	beq.n	800a608 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	68da      	ldr	r2, [r3, #12]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5de:	441a      	add	r2, r3
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	68da      	ldr	r2, [r3, #12]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d303      	bcc.n	800a5f8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	68d9      	ldr	r1, [r3, #12]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a600:	461a      	mov	r2, r3
 800a602:	6838      	ldr	r0, [r7, #0]
 800a604:	f004 ff06 	bl	800f414 <memcpy>
	}
}
 800a608:	bf00      	nop
 800a60a:	3708      	adds	r7, #8
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a618:	f002 fd74 	bl	800d104 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a622:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a624:	e011      	b.n	800a64a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d012      	beq.n	800a654 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	3324      	adds	r3, #36	; 0x24
 800a632:	4618      	mov	r0, r3
 800a634:	f001 f986 	bl	800b944 <xTaskRemoveFromEventList>
 800a638:	4603      	mov	r3, r0
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d001      	beq.n	800a642 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a63e:	f001 fa5d 	bl	800bafc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a642:	7bfb      	ldrb	r3, [r7, #15]
 800a644:	3b01      	subs	r3, #1
 800a646:	b2db      	uxtb	r3, r3
 800a648:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a64a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	dce9      	bgt.n	800a626 <prvUnlockQueue+0x16>
 800a652:	e000      	b.n	800a656 <prvUnlockQueue+0x46>
					break;
 800a654:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	22ff      	movs	r2, #255	; 0xff
 800a65a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a65e:	f002 fd81 	bl	800d164 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a662:	f002 fd4f 	bl	800d104 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a66c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a66e:	e011      	b.n	800a694 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	691b      	ldr	r3, [r3, #16]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d012      	beq.n	800a69e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	3310      	adds	r3, #16
 800a67c:	4618      	mov	r0, r3
 800a67e:	f001 f961 	bl	800b944 <xTaskRemoveFromEventList>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d001      	beq.n	800a68c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a688:	f001 fa38 	bl	800bafc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a68c:	7bbb      	ldrb	r3, [r7, #14]
 800a68e:	3b01      	subs	r3, #1
 800a690:	b2db      	uxtb	r3, r3
 800a692:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a694:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	dce9      	bgt.n	800a670 <prvUnlockQueue+0x60>
 800a69c:	e000      	b.n	800a6a0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a69e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	22ff      	movs	r2, #255	; 0xff
 800a6a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a6a8:	f002 fd5c 	bl	800d164 <vPortExitCritical>
}
 800a6ac:	bf00      	nop
 800a6ae:	3710      	adds	r7, #16
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a6bc:	f002 fd22 	bl	800d104 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d102      	bne.n	800a6ce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	60fb      	str	r3, [r7, #12]
 800a6cc:	e001      	b.n	800a6d2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a6d2:	f002 fd47 	bl	800d164 <vPortExitCritical>

	return xReturn;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3710      	adds	r7, #16
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a6e8:	f002 fd0c 	bl	800d104 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	d102      	bne.n	800a6fe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	60fb      	str	r3, [r7, #12]
 800a6fc:	e001      	b.n	800a702 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a6fe:	2300      	movs	r3, #0
 800a700:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a702:	f002 fd2f 	bl	800d164 <vPortExitCritical>

	return xReturn;
 800a706:	68fb      	ldr	r3, [r7, #12]
}
 800a708:	4618      	mov	r0, r3
 800a70a:	3710      	adds	r7, #16
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bd80      	pop	{r7, pc}

0800a710 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a710:	b480      	push	{r7}
 800a712:	b085      	sub	sp, #20
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a71a:	2300      	movs	r3, #0
 800a71c:	60fb      	str	r3, [r7, #12]
 800a71e:	e014      	b.n	800a74a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a720:	4a0f      	ldr	r2, [pc, #60]	; (800a760 <vQueueAddToRegistry+0x50>)
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d10b      	bne.n	800a744 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a72c:	490c      	ldr	r1, [pc, #48]	; (800a760 <vQueueAddToRegistry+0x50>)
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	683a      	ldr	r2, [r7, #0]
 800a732:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a736:	4a0a      	ldr	r2, [pc, #40]	; (800a760 <vQueueAddToRegistry+0x50>)
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	00db      	lsls	r3, r3, #3
 800a73c:	4413      	add	r3, r2
 800a73e:	687a      	ldr	r2, [r7, #4]
 800a740:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a742:	e006      	b.n	800a752 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	3301      	adds	r3, #1
 800a748:	60fb      	str	r3, [r7, #12]
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2b07      	cmp	r3, #7
 800a74e:	d9e7      	bls.n	800a720 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a750:	bf00      	nop
 800a752:	bf00      	nop
 800a754:	3714      	adds	r7, #20
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr
 800a75e:	bf00      	nop
 800a760:	20001888 	.word	0x20001888

0800a764 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a764:	b580      	push	{r7, lr}
 800a766:	b086      	sub	sp, #24
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a774:	f002 fcc6 	bl	800d104 <vPortEnterCritical>
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a77e:	b25b      	sxtb	r3, r3
 800a780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a784:	d103      	bne.n	800a78e <vQueueWaitForMessageRestricted+0x2a>
 800a786:	697b      	ldr	r3, [r7, #20]
 800a788:	2200      	movs	r2, #0
 800a78a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a78e:	697b      	ldr	r3, [r7, #20]
 800a790:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a794:	b25b      	sxtb	r3, r3
 800a796:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a79a:	d103      	bne.n	800a7a4 <vQueueWaitForMessageRestricted+0x40>
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a7a4:	f002 fcde 	bl	800d164 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d106      	bne.n	800a7be <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	3324      	adds	r3, #36	; 0x24
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	68b9      	ldr	r1, [r7, #8]
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f001 f897 	bl	800b8ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a7be:	6978      	ldr	r0, [r7, #20]
 800a7c0:	f7ff ff26 	bl	800a610 <prvUnlockQueue>
	}
 800a7c4:	bf00      	nop
 800a7c6:	3718      	adds	r7, #24
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b08c      	sub	sp, #48	; 0x30
 800a7d0:	af02      	add	r7, sp, #8
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	60b9      	str	r1, [r7, #8]
 800a7d6:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2b01      	cmp	r3, #1
 800a7dc:	d110      	bne.n	800a800 <xStreamBufferGenericCreate+0x34>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2b04      	cmp	r3, #4
 800a7e8:	d81b      	bhi.n	800a822 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 800a7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ee:	f383 8811 	msr	BASEPRI, r3
 800a7f2:	f3bf 8f6f 	isb	sy
 800a7f6:	f3bf 8f4f 	dsb	sy
 800a7fa:	61fb      	str	r3, [r7, #28]
}
 800a7fc:	bf00      	nop
 800a7fe:	e7fe      	b.n	800a7fe <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 800a800:	2300      	movs	r3, #0
 800a802:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d10a      	bne.n	800a822 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 800a80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a810:	f383 8811 	msr	BASEPRI, r3
 800a814:	f3bf 8f6f 	isb	sy
 800a818:	f3bf 8f4f 	dsb	sy
 800a81c:	61bb      	str	r3, [r7, #24]
}
 800a81e:	bf00      	nop
 800a820:	e7fe      	b.n	800a820 <xStreamBufferGenericCreate+0x54>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 800a822:	68ba      	ldr	r2, [r7, #8]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	429a      	cmp	r2, r3
 800a828:	d90a      	bls.n	800a840 <xStreamBufferGenericCreate+0x74>
	__asm volatile
 800a82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a82e:	f383 8811 	msr	BASEPRI, r3
 800a832:	f3bf 8f6f 	isb	sy
 800a836:	f3bf 8f4f 	dsb	sy
 800a83a:	617b      	str	r3, [r7, #20]
}
 800a83c:	bf00      	nop
 800a83e:	e7fe      	b.n	800a83e <xStreamBufferGenericCreate+0x72>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d101      	bne.n	800a84a <xStreamBufferGenericCreate+0x7e>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 800a846:	2301      	movs	r3, #1
 800a848:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	3301      	adds	r3, #1
 800a84e:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	3324      	adds	r3, #36	; 0x24
 800a854:	4618      	mov	r0, r3
 800a856:	f002 fd77 	bl	800d348 <pvPortMalloc>
 800a85a:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 800a85c:	6a3b      	ldr	r3, [r7, #32]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d00a      	beq.n	800a878 <xStreamBufferGenericCreate+0xac>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 800a862:	6a3b      	ldr	r3, [r7, #32]
 800a864:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800a868:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a86c:	9300      	str	r3, [sp, #0]
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	6a38      	ldr	r0, [r7, #32]
 800a874:	f000 fab9 	bl	800adea <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800a878:	6a3b      	ldr	r3, [r7, #32]
	}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3728      	adds	r7, #40	; 0x28
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}

0800a882 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 800a882:	b480      	push	{r7}
 800a884:	b087      	sub	sp, #28
 800a886:	af00      	add	r7, sp, #0
 800a888:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d10a      	bne.n	800a8aa <xStreamBufferSpacesAvailable+0x28>
	__asm volatile
 800a894:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a898:	f383 8811 	msr	BASEPRI, r3
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f3bf 8f4f 	dsb	sy
 800a8a4:	60fb      	str	r3, [r7, #12]
}
 800a8a6:	bf00      	nop
 800a8a8:	e7fe      	b.n	800a8a8 <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	689a      	ldr	r2, [r3, #8]
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	697a      	ldr	r2, [r7, #20]
 800a8bc:	1ad3      	subs	r3, r2, r3
 800a8be:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	3b01      	subs	r3, #1
 800a8c4:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	697a      	ldr	r2, [r7, #20]
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	d304      	bcc.n	800a8da <xStreamBufferSpacesAvailable+0x58>
	{
		xSpace -= pxStreamBuffer->xLength;
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	689b      	ldr	r3, [r3, #8]
 800a8d4:	697a      	ldr	r2, [r7, #20]
 800a8d6:	1ad3      	subs	r3, r2, r3
 800a8d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 800a8da:	697b      	ldr	r3, [r7, #20]
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	371c      	adds	r7, #28
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e6:	4770      	bx	lr

0800a8e8 <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b090      	sub	sp, #64	; 0x40
 800a8ec:	af02      	add	r7, sp, #8
 800a8ee:	60f8      	str	r0, [r7, #12]
 800a8f0:	60b9      	str	r1, [r7, #8]
 800a8f2:	607a      	str	r2, [r7, #4]
 800a8f4:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	633b      	str	r3, [r7, #48]	; 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	637b      	str	r3, [r7, #52]	; 0x34

	configASSERT( pvTxData );
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d10a      	bne.n	800a91a <xStreamBufferSendFromISR+0x32>
	__asm volatile
 800a904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a908:	f383 8811 	msr	BASEPRI, r3
 800a90c:	f3bf 8f6f 	isb	sy
 800a910:	f3bf 8f4f 	dsb	sy
 800a914:	623b      	str	r3, [r7, #32]
}
 800a916:	bf00      	nop
 800a918:	e7fe      	b.n	800a918 <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 800a91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d10a      	bne.n	800a936 <xStreamBufferSendFromISR+0x4e>
	__asm volatile
 800a920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a924:	f383 8811 	msr	BASEPRI, r3
 800a928:	f3bf 8f6f 	isb	sy
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	61fb      	str	r3, [r7, #28]
}
 800a932:	bf00      	nop
 800a934:	e7fe      	b.n	800a934 <xStreamBufferSendFromISR+0x4c>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800a936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a938:	7f1b      	ldrb	r3, [r3, #28]
 800a93a:	f003 0301 	and.w	r3, r3, #1
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d002      	beq.n	800a948 <xStreamBufferSendFromISR+0x60>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800a942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a944:	3304      	adds	r3, #4
 800a946:	637b      	str	r3, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800a948:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a94a:	f7ff ff9a 	bl	800a882 <xStreamBufferSpacesAvailable>
 800a94e:	62f8      	str	r0, [r7, #44]	; 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 800a950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a952:	9300      	str	r3, [sp, #0]
 800a954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	68b9      	ldr	r1, [r7, #8]
 800a95a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a95c:	f000 f835 	bl	800a9ca <prvWriteMessageToBuffer>
 800a960:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 800a962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a964:	2b00      	cmp	r3, #0
 800a966:	d02b      	beq.n	800a9c0 <xStreamBufferSendFromISR+0xd8>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800a968:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a96a:	f000 fa1e 	bl	800adaa <prvBytesInBuffer>
 800a96e:	4602      	mov	r2, r0
 800a970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a972:	68db      	ldr	r3, [r3, #12]
 800a974:	429a      	cmp	r2, r3
 800a976:	d323      	bcc.n	800a9c0 <xStreamBufferSendFromISR+0xd8>
	__asm volatile
 800a978:	f3ef 8211 	mrs	r2, BASEPRI
 800a97c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a980:	f383 8811 	msr	BASEPRI, r3
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	61ba      	str	r2, [r7, #24]
 800a98e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a990:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 800a992:	627b      	str	r3, [r7, #36]	; 0x24
 800a994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a996:	691b      	ldr	r3, [r3, #16]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d00b      	beq.n	800a9b4 <xStreamBufferSendFromISR+0xcc>
 800a99c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a99e:	6918      	ldr	r0, [r3, #16]
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	2100      	movs	r1, #0
 800a9aa:	f001 fdd5 	bl	800c558 <xTaskGenericNotifyFromISR>
 800a9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	611a      	str	r2, [r3, #16]
 800a9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b6:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	f383 8811 	msr	BASEPRI, r3
}
 800a9be:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 800a9c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	3738      	adds	r7, #56	; 0x38
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bd80      	pop	{r7, pc}

0800a9ca <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 800a9ca:	b580      	push	{r7, lr}
 800a9cc:	b086      	sub	sp, #24
 800a9ce:	af00      	add	r7, sp, #0
 800a9d0:	60f8      	str	r0, [r7, #12]
 800a9d2:	60b9      	str	r1, [r7, #8]
 800a9d4:	607a      	str	r2, [r7, #4]
 800a9d6:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d102      	bne.n	800a9e4 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	617b      	str	r3, [r7, #20]
 800a9e2:	e01d      	b.n	800aa20 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	7f1b      	ldrb	r3, [r3, #28]
 800a9e8:	f003 0301 	and.w	r3, r3, #1
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d108      	bne.n	800aa02 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 800a9f4:	687a      	ldr	r2, [r7, #4]
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	bf28      	it	cs
 800a9fc:	4613      	movcs	r3, r2
 800a9fe:	607b      	str	r3, [r7, #4]
 800aa00:	e00e      	b.n	800aa20 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800aa02:	683a      	ldr	r2, [r7, #0]
 800aa04:	6a3b      	ldr	r3, [r7, #32]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d308      	bcc.n	800aa1c <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800aa0e:	1d3b      	adds	r3, r7, #4
 800aa10:	2204      	movs	r2, #4
 800aa12:	4619      	mov	r1, r3
 800aa14:	68f8      	ldr	r0, [r7, #12]
 800aa16:	f000 f8dc 	bl	800abd2 <prvWriteBytesToBuffer>
 800aa1a:	e001      	b.n	800aa20 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d007      	beq.n	800aa36 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	461a      	mov	r2, r3
 800aa2a:	68b9      	ldr	r1, [r7, #8]
 800aa2c:	68f8      	ldr	r0, [r7, #12]
 800aa2e:	f000 f8d0 	bl	800abd2 <prvWriteBytesToBuffer>
 800aa32:	6138      	str	r0, [r7, #16]
 800aa34:	e001      	b.n	800aa3a <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 800aa36:	2300      	movs	r3, #0
 800aa38:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 800aa3a:	693b      	ldr	r3, [r7, #16]
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3718      	adds	r7, #24
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b08e      	sub	sp, #56	; 0x38
 800aa48:	af02      	add	r7, sp, #8
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	60b9      	str	r1, [r7, #8]
 800aa4e:	607a      	str	r2, [r7, #4]
 800aa50:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800aa56:	2300      	movs	r3, #0
 800aa58:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d10a      	bne.n	800aa76 <xStreamBufferReceive+0x32>
	__asm volatile
 800aa60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa64:	f383 8811 	msr	BASEPRI, r3
 800aa68:	f3bf 8f6f 	isb	sy
 800aa6c:	f3bf 8f4f 	dsb	sy
 800aa70:	61fb      	str	r3, [r7, #28]
}
 800aa72:	bf00      	nop
 800aa74:	e7fe      	b.n	800aa74 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 800aa76:	6a3b      	ldr	r3, [r7, #32]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d10a      	bne.n	800aa92 <xStreamBufferReceive+0x4e>
	__asm volatile
 800aa7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa80:	f383 8811 	msr	BASEPRI, r3
 800aa84:	f3bf 8f6f 	isb	sy
 800aa88:	f3bf 8f4f 	dsb	sy
 800aa8c:	61bb      	str	r3, [r7, #24]
}
 800aa8e:	bf00      	nop
 800aa90:	e7fe      	b.n	800aa90 <xStreamBufferReceive+0x4c>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800aa92:	6a3b      	ldr	r3, [r7, #32]
 800aa94:	7f1b      	ldrb	r3, [r3, #28]
 800aa96:	f003 0301 	and.w	r3, r3, #1
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d002      	beq.n	800aaa4 <xStreamBufferReceive+0x60>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800aa9e:	2304      	movs	r3, #4
 800aaa0:	627b      	str	r3, [r7, #36]	; 0x24
 800aaa2:	e001      	b.n	800aaa8 <xStreamBufferReceive+0x64>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d034      	beq.n	800ab18 <xStreamBufferReceive+0xd4>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800aaae:	f002 fb29 	bl	800d104 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800aab2:	6a38      	ldr	r0, [r7, #32]
 800aab4:	f000 f979 	bl	800adaa <prvBytesInBuffer>
 800aab8:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800aaba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d816      	bhi.n	800aaf0 <xStreamBufferReceive+0xac>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800aac2:	2000      	movs	r0, #0
 800aac4:	f001 fe2c 	bl	800c720 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800aac8:	6a3b      	ldr	r3, [r7, #32]
 800aaca:	691b      	ldr	r3, [r3, #16]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d00a      	beq.n	800aae6 <xStreamBufferReceive+0xa2>
	__asm volatile
 800aad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aad4:	f383 8811 	msr	BASEPRI, r3
 800aad8:	f3bf 8f6f 	isb	sy
 800aadc:	f3bf 8f4f 	dsb	sy
 800aae0:	617b      	str	r3, [r7, #20]
}
 800aae2:	bf00      	nop
 800aae4:	e7fe      	b.n	800aae4 <xStreamBufferReceive+0xa0>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800aae6:	f001 f9c3 	bl	800be70 <xTaskGetCurrentTaskHandle>
 800aaea:	4602      	mov	r2, r0
 800aaec:	6a3b      	ldr	r3, [r7, #32]
 800aaee:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800aaf0:	f002 fb38 	bl	800d164 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 800aaf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aaf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d811      	bhi.n	800ab20 <xStreamBufferReceive+0xdc>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	2200      	movs	r2, #0
 800ab00:	2100      	movs	r1, #0
 800ab02:	2000      	movs	r0, #0
 800ab04:	f001 fc0a 	bl	800c31c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800ab08:	6a3b      	ldr	r3, [r7, #32]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800ab0e:	6a38      	ldr	r0, [r7, #32]
 800ab10:	f000 f94b 	bl	800adaa <prvBytesInBuffer>
 800ab14:	62b8      	str	r0, [r7, #40]	; 0x28
 800ab16:	e003      	b.n	800ab20 <xStreamBufferReceive+0xdc>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800ab18:	6a38      	ldr	r0, [r7, #32]
 800ab1a:	f000 f946 	bl	800adaa <prvBytesInBuffer>
 800ab1e:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800ab20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d91d      	bls.n	800ab64 <xStreamBufferReceive+0x120>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800ab28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab2a:	9300      	str	r3, [sp, #0]
 800ab2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	68b9      	ldr	r1, [r7, #8]
 800ab32:	6a38      	ldr	r0, [r7, #32]
 800ab34:	f000 f81b 	bl	800ab6e <prvReadMessageFromBuffer>
 800ab38:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800ab3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d011      	beq.n	800ab64 <xStreamBufferReceive+0x120>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 800ab40:	f000 fc48 	bl	800b3d4 <vTaskSuspendAll>
 800ab44:	6a3b      	ldr	r3, [r7, #32]
 800ab46:	695b      	ldr	r3, [r3, #20]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d009      	beq.n	800ab60 <xStreamBufferReceive+0x11c>
 800ab4c:	6a3b      	ldr	r3, [r7, #32]
 800ab4e:	6958      	ldr	r0, [r3, #20]
 800ab50:	2300      	movs	r3, #0
 800ab52:	2200      	movs	r2, #0
 800ab54:	2100      	movs	r1, #0
 800ab56:	f001 fc41 	bl	800c3dc <xTaskGenericNotify>
 800ab5a:	6a3b      	ldr	r3, [r7, #32]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	615a      	str	r2, [r3, #20]
 800ab60:	f000 fc46 	bl	800b3f0 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800ab64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3730      	adds	r7, #48	; 0x30
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}

0800ab6e <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800ab6e:	b580      	push	{r7, lr}
 800ab70:	b088      	sub	sp, #32
 800ab72:	af00      	add	r7, sp, #0
 800ab74:	60f8      	str	r0, [r7, #12]
 800ab76:	60b9      	str	r1, [r7, #8]
 800ab78:	607a      	str	r2, [r7, #4]
 800ab7a:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800ab7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d019      	beq.n	800abb6 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800ab88:	f107 0110 	add.w	r1, r7, #16
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab90:	68f8      	ldr	r0, [r7, #12]
 800ab92:	f000 f890 	bl	800acb6 <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 800ab9a:	683a      	ldr	r2, [r7, #0]
 800ab9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab9e:	1ad3      	subs	r3, r2, r3
 800aba0:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800aba2:	69fa      	ldr	r2, [r7, #28]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d907      	bls.n	800abba <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	69ba      	ldr	r2, [r7, #24]
 800abae:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800abb0:	2300      	movs	r3, #0
 800abb2:	61fb      	str	r3, [r7, #28]
 800abb4:	e001      	b.n	800abba <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	69fa      	ldr	r2, [r7, #28]
 800abbe:	68b9      	ldr	r1, [r7, #8]
 800abc0:	68f8      	ldr	r0, [r7, #12]
 800abc2:	f000 f878 	bl	800acb6 <prvReadBytesFromBuffer>
 800abc6:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800abc8:	697b      	ldr	r3, [r7, #20]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3720      	adds	r7, #32
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}

0800abd2 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b08a      	sub	sp, #40	; 0x28
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	60f8      	str	r0, [r7, #12]
 800abda:	60b9      	str	r1, [r7, #8]
 800abdc:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d10a      	bne.n	800abfa <prvWriteBytesToBuffer+0x28>
	__asm volatile
 800abe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe8:	f383 8811 	msr	BASEPRI, r3
 800abec:	f3bf 8f6f 	isb	sy
 800abf0:	f3bf 8f4f 	dsb	sy
 800abf4:	61fb      	str	r3, [r7, #28]
}
 800abf6:	bf00      	nop
 800abf8:	e7fe      	b.n	800abf8 <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	689a      	ldr	r2, [r3, #8]
 800ac04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac06:	1ad3      	subs	r3, r2, r3
 800ac08:	687a      	ldr	r2, [r7, #4]
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	bf28      	it	cs
 800ac0e:	4613      	movcs	r3, r2
 800ac10:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 800ac12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac14:	6a3b      	ldr	r3, [r7, #32]
 800ac16:	441a      	add	r2, r3
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	689b      	ldr	r3, [r3, #8]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d90a      	bls.n	800ac36 <prvWriteBytesToBuffer+0x64>
	__asm volatile
 800ac20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac24:	f383 8811 	msr	BASEPRI, r3
 800ac28:	f3bf 8f6f 	isb	sy
 800ac2c:	f3bf 8f4f 	dsb	sy
 800ac30:	61bb      	str	r3, [r7, #24]
}
 800ac32:	bf00      	nop
 800ac34:	e7fe      	b.n	800ac34 <prvWriteBytesToBuffer+0x62>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	699a      	ldr	r2, [r3, #24]
 800ac3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac3c:	4413      	add	r3, r2
 800ac3e:	6a3a      	ldr	r2, [r7, #32]
 800ac40:	68b9      	ldr	r1, [r7, #8]
 800ac42:	4618      	mov	r0, r3
 800ac44:	f004 fbe6 	bl	800f414 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800ac48:	687a      	ldr	r2, [r7, #4]
 800ac4a:	6a3b      	ldr	r3, [r7, #32]
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	d91c      	bls.n	800ac8a <prvWriteBytesToBuffer+0xb8>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	6a3b      	ldr	r3, [r7, #32]
 800ac54:	1ad2      	subs	r2, r2, r3
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	689b      	ldr	r3, [r3, #8]
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d90a      	bls.n	800ac74 <prvWriteBytesToBuffer+0xa2>
	__asm volatile
 800ac5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac62:	f383 8811 	msr	BASEPRI, r3
 800ac66:	f3bf 8f6f 	isb	sy
 800ac6a:	f3bf 8f4f 	dsb	sy
 800ac6e:	617b      	str	r3, [r7, #20]
}
 800ac70:	bf00      	nop
 800ac72:	e7fe      	b.n	800ac72 <prvWriteBytesToBuffer+0xa0>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	6998      	ldr	r0, [r3, #24]
 800ac78:	68ba      	ldr	r2, [r7, #8]
 800ac7a:	6a3b      	ldr	r3, [r7, #32]
 800ac7c:	18d1      	adds	r1, r2, r3
 800ac7e:	687a      	ldr	r2, [r7, #4]
 800ac80:	6a3b      	ldr	r3, [r7, #32]
 800ac82:	1ad3      	subs	r3, r2, r3
 800ac84:	461a      	mov	r2, r3
 800ac86:	f004 fbc5 	bl	800f414 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800ac8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4413      	add	r3, r2
 800ac90:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	689b      	ldr	r3, [r3, #8]
 800ac96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d304      	bcc.n	800aca6 <prvWriteBytesToBuffer+0xd4>
	{
		xNextHead -= pxStreamBuffer->xLength;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	689b      	ldr	r3, [r3, #8]
 800aca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aca2:	1ad3      	subs	r3, r2, r3
 800aca4:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acaa:	605a      	str	r2, [r3, #4]

	return xCount;
 800acac:	687b      	ldr	r3, [r7, #4]
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3728      	adds	r7, #40	; 0x28
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}

0800acb6 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800acb6:	b580      	push	{r7, lr}
 800acb8:	b08a      	sub	sp, #40	; 0x28
 800acba:	af00      	add	r7, sp, #0
 800acbc:	60f8      	str	r0, [r7, #12]
 800acbe:	60b9      	str	r1, [r7, #8]
 800acc0:	607a      	str	r2, [r7, #4]
 800acc2:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	4293      	cmp	r3, r2
 800acca:	bf28      	it	cs
 800accc:	4613      	movcs	r3, r2
 800acce:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800acd0:	6a3b      	ldr	r3, [r7, #32]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d064      	beq.n	800ada0 <prvReadBytesFromBuffer+0xea>
	{
		xNextTail = pxStreamBuffer->xTail;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	689a      	ldr	r2, [r3, #8]
 800ace0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ace2:	1ad3      	subs	r3, r2, r3
 800ace4:	6a3a      	ldr	r2, [r7, #32]
 800ace6:	4293      	cmp	r3, r2
 800ace8:	bf28      	it	cs
 800acea:	4613      	movcs	r3, r2
 800acec:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800acee:	69fa      	ldr	r2, [r7, #28]
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	429a      	cmp	r2, r3
 800acf4:	d90a      	bls.n	800ad0c <prvReadBytesFromBuffer+0x56>
	__asm volatile
 800acf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acfa:	f383 8811 	msr	BASEPRI, r3
 800acfe:	f3bf 8f6f 	isb	sy
 800ad02:	f3bf 8f4f 	dsb	sy
 800ad06:	61bb      	str	r3, [r7, #24]
}
 800ad08:	bf00      	nop
 800ad0a:	e7fe      	b.n	800ad0a <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800ad0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad0e:	69fb      	ldr	r3, [r7, #28]
 800ad10:	441a      	add	r2, r3
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	689b      	ldr	r3, [r3, #8]
 800ad16:	429a      	cmp	r2, r3
 800ad18:	d90a      	bls.n	800ad30 <prvReadBytesFromBuffer+0x7a>
	__asm volatile
 800ad1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad1e:	f383 8811 	msr	BASEPRI, r3
 800ad22:	f3bf 8f6f 	isb	sy
 800ad26:	f3bf 8f4f 	dsb	sy
 800ad2a:	617b      	str	r3, [r7, #20]
}
 800ad2c:	bf00      	nop
 800ad2e:	e7fe      	b.n	800ad2e <prvReadBytesFromBuffer+0x78>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	699a      	ldr	r2, [r3, #24]
 800ad34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad36:	4413      	add	r3, r2
 800ad38:	69fa      	ldr	r2, [r7, #28]
 800ad3a:	4619      	mov	r1, r3
 800ad3c:	68b8      	ldr	r0, [r7, #8]
 800ad3e:	f004 fb69 	bl	800f414 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 800ad42:	6a3a      	ldr	r2, [r7, #32]
 800ad44:	69fb      	ldr	r3, [r7, #28]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d919      	bls.n	800ad7e <prvReadBytesFromBuffer+0xc8>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800ad4a:	6a3a      	ldr	r2, [r7, #32]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d90a      	bls.n	800ad68 <prvReadBytesFromBuffer+0xb2>
	__asm volatile
 800ad52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad56:	f383 8811 	msr	BASEPRI, r3
 800ad5a:	f3bf 8f6f 	isb	sy
 800ad5e:	f3bf 8f4f 	dsb	sy
 800ad62:	613b      	str	r3, [r7, #16]
}
 800ad64:	bf00      	nop
 800ad66:	e7fe      	b.n	800ad66 <prvReadBytesFromBuffer+0xb0>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800ad68:	68ba      	ldr	r2, [r7, #8]
 800ad6a:	69fb      	ldr	r3, [r7, #28]
 800ad6c:	18d0      	adds	r0, r2, r3
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	6999      	ldr	r1, [r3, #24]
 800ad72:	6a3a      	ldr	r2, [r7, #32]
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	1ad3      	subs	r3, r2, r3
 800ad78:	461a      	mov	r2, r3
 800ad7a:	f004 fb4b 	bl	800f414 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800ad7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad80:	6a3b      	ldr	r3, [r7, #32]
 800ad82:	4413      	add	r3, r2
 800ad84:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad8c:	429a      	cmp	r2, r3
 800ad8e:	d304      	bcc.n	800ad9a <prvReadBytesFromBuffer+0xe4>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad96:	1ad3      	subs	r3, r2, r3
 800ad98:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad9e:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800ada0:	6a3b      	ldr	r3, [r7, #32]
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3728      	adds	r7, #40	; 0x28
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}

0800adaa <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 800adaa:	b480      	push	{r7}
 800adac:	b085      	sub	sp, #20
 800adae:	af00      	add	r7, sp, #0
 800adb0:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	689a      	ldr	r2, [r3, #8]
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	4413      	add	r3, r2
 800adbc:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	68fa      	ldr	r2, [r7, #12]
 800adc4:	1ad3      	subs	r3, r2, r3
 800adc6:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	689b      	ldr	r3, [r3, #8]
 800adcc:	68fa      	ldr	r2, [r7, #12]
 800adce:	429a      	cmp	r2, r3
 800add0:	d304      	bcc.n	800addc <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	689b      	ldr	r3, [r3, #8]
 800add6:	68fa      	ldr	r2, [r7, #12]
 800add8:	1ad3      	subs	r3, r2, r3
 800adda:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800addc:	68fb      	ldr	r3, [r7, #12]
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3714      	adds	r7, #20
 800ade2:	46bd      	mov	sp, r7
 800ade4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade8:	4770      	bx	lr

0800adea <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 800adea:	b580      	push	{r7, lr}
 800adec:	b086      	sub	sp, #24
 800adee:	af00      	add	r7, sp, #0
 800adf0:	60f8      	str	r0, [r7, #12]
 800adf2:	60b9      	str	r1, [r7, #8]
 800adf4:	607a      	str	r2, [r7, #4]
 800adf6:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800adf8:	2355      	movs	r3, #85	; 0x55
 800adfa:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	6979      	ldr	r1, [r7, #20]
 800ae00:	68b8      	ldr	r0, [r7, #8]
 800ae02:	f004 fb15 	bl	800f430 <memset>
 800ae06:	4602      	mov	r2, r0
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d00a      	beq.n	800ae24 <prvInitialiseNewStreamBuffer+0x3a>
	__asm volatile
 800ae0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae12:	f383 8811 	msr	BASEPRI, r3
 800ae16:	f3bf 8f6f 	isb	sy
 800ae1a:	f3bf 8f4f 	dsb	sy
 800ae1e:	613b      	str	r3, [r7, #16]
}
 800ae20:	bf00      	nop
 800ae22:	e7fe      	b.n	800ae22 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800ae24:	2224      	movs	r2, #36	; 0x24
 800ae26:	2100      	movs	r1, #0
 800ae28:	68f8      	ldr	r0, [r7, #12]
 800ae2a:	f004 fb01 	bl	800f430 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	68ba      	ldr	r2, [r7, #8]
 800ae32:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	687a      	ldr	r2, [r7, #4]
 800ae38:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	683a      	ldr	r2, [r7, #0]
 800ae3e:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	f897 2020 	ldrb.w	r2, [r7, #32]
 800ae46:	771a      	strb	r2, [r3, #28]
}
 800ae48:	bf00      	nop
 800ae4a:	3718      	adds	r7, #24
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b08e      	sub	sp, #56	; 0x38
 800ae54:	af04      	add	r7, sp, #16
 800ae56:	60f8      	str	r0, [r7, #12]
 800ae58:	60b9      	str	r1, [r7, #8]
 800ae5a:	607a      	str	r2, [r7, #4]
 800ae5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ae5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d10a      	bne.n	800ae7a <xTaskCreateStatic+0x2a>
	__asm volatile
 800ae64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae68:	f383 8811 	msr	BASEPRI, r3
 800ae6c:	f3bf 8f6f 	isb	sy
 800ae70:	f3bf 8f4f 	dsb	sy
 800ae74:	623b      	str	r3, [r7, #32]
}
 800ae76:	bf00      	nop
 800ae78:	e7fe      	b.n	800ae78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ae7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d10a      	bne.n	800ae96 <xTaskCreateStatic+0x46>
	__asm volatile
 800ae80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae84:	f383 8811 	msr	BASEPRI, r3
 800ae88:	f3bf 8f6f 	isb	sy
 800ae8c:	f3bf 8f4f 	dsb	sy
 800ae90:	61fb      	str	r3, [r7, #28]
}
 800ae92:	bf00      	nop
 800ae94:	e7fe      	b.n	800ae94 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ae96:	23cc      	movs	r3, #204	; 0xcc
 800ae98:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	2bcc      	cmp	r3, #204	; 0xcc
 800ae9e:	d00a      	beq.n	800aeb6 <xTaskCreateStatic+0x66>
	__asm volatile
 800aea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aea4:	f383 8811 	msr	BASEPRI, r3
 800aea8:	f3bf 8f6f 	isb	sy
 800aeac:	f3bf 8f4f 	dsb	sy
 800aeb0:	61bb      	str	r3, [r7, #24]
}
 800aeb2:	bf00      	nop
 800aeb4:	e7fe      	b.n	800aeb4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800aeb6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aeb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d01e      	beq.n	800aefc <xTaskCreateStatic+0xac>
 800aebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d01b      	beq.n	800aefc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aec6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aecc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aed0:	2202      	movs	r2, #2
 800aed2:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aed6:	2300      	movs	r3, #0
 800aed8:	9303      	str	r3, [sp, #12]
 800aeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aedc:	9302      	str	r3, [sp, #8]
 800aede:	f107 0314 	add.w	r3, r7, #20
 800aee2:	9301      	str	r3, [sp, #4]
 800aee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aee6:	9300      	str	r3, [sp, #0]
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	687a      	ldr	r2, [r7, #4]
 800aeec:	68b9      	ldr	r1, [r7, #8]
 800aeee:	68f8      	ldr	r0, [r7, #12]
 800aef0:	f000 f850 	bl	800af94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aef4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aef6:	f000 f8f3 	bl	800b0e0 <prvAddNewTaskToReadyList>
 800aefa:	e001      	b.n	800af00 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800aefc:	2300      	movs	r3, #0
 800aefe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800af00:	697b      	ldr	r3, [r7, #20]
	}
 800af02:	4618      	mov	r0, r3
 800af04:	3728      	adds	r7, #40	; 0x28
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}

0800af0a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800af0a:	b580      	push	{r7, lr}
 800af0c:	b08c      	sub	sp, #48	; 0x30
 800af0e:	af04      	add	r7, sp, #16
 800af10:	60f8      	str	r0, [r7, #12]
 800af12:	60b9      	str	r1, [r7, #8]
 800af14:	603b      	str	r3, [r7, #0]
 800af16:	4613      	mov	r3, r2
 800af18:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800af1a:	88fb      	ldrh	r3, [r7, #6]
 800af1c:	009b      	lsls	r3, r3, #2
 800af1e:	4618      	mov	r0, r3
 800af20:	f002 fa12 	bl	800d348 <pvPortMalloc>
 800af24:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d00e      	beq.n	800af4a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800af2c:	20cc      	movs	r0, #204	; 0xcc
 800af2e:	f002 fa0b 	bl	800d348 <pvPortMalloc>
 800af32:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800af34:	69fb      	ldr	r3, [r7, #28]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d003      	beq.n	800af42 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800af3a:	69fb      	ldr	r3, [r7, #28]
 800af3c:	697a      	ldr	r2, [r7, #20]
 800af3e:	631a      	str	r2, [r3, #48]	; 0x30
 800af40:	e005      	b.n	800af4e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800af42:	6978      	ldr	r0, [r7, #20]
 800af44:	f002 facc 	bl	800d4e0 <vPortFree>
 800af48:	e001      	b.n	800af4e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800af4a:	2300      	movs	r3, #0
 800af4c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d017      	beq.n	800af84 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	2200      	movs	r2, #0
 800af58:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800af5c:	88fa      	ldrh	r2, [r7, #6]
 800af5e:	2300      	movs	r3, #0
 800af60:	9303      	str	r3, [sp, #12]
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	9302      	str	r3, [sp, #8]
 800af66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af68:	9301      	str	r3, [sp, #4]
 800af6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af6c:	9300      	str	r3, [sp, #0]
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	68b9      	ldr	r1, [r7, #8]
 800af72:	68f8      	ldr	r0, [r7, #12]
 800af74:	f000 f80e 	bl	800af94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af78:	69f8      	ldr	r0, [r7, #28]
 800af7a:	f000 f8b1 	bl	800b0e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800af7e:	2301      	movs	r3, #1
 800af80:	61bb      	str	r3, [r7, #24]
 800af82:	e002      	b.n	800af8a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800af84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af88:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800af8a:	69bb      	ldr	r3, [r7, #24]
	}
 800af8c:	4618      	mov	r0, r3
 800af8e:	3720      	adds	r7, #32
 800af90:	46bd      	mov	sp, r7
 800af92:	bd80      	pop	{r7, pc}

0800af94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b088      	sub	sp, #32
 800af98:	af00      	add	r7, sp, #0
 800af9a:	60f8      	str	r0, [r7, #12]
 800af9c:	60b9      	str	r1, [r7, #8]
 800af9e:	607a      	str	r2, [r7, #4]
 800afa0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800afa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	009b      	lsls	r3, r3, #2
 800afaa:	461a      	mov	r2, r3
 800afac:	21a5      	movs	r1, #165	; 0xa5
 800afae:	f004 fa3f 	bl	800f430 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800afb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800afbc:	3b01      	subs	r3, #1
 800afbe:	009b      	lsls	r3, r3, #2
 800afc0:	4413      	add	r3, r2
 800afc2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	f023 0307 	bic.w	r3, r3, #7
 800afca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800afcc:	69bb      	ldr	r3, [r7, #24]
 800afce:	f003 0307 	and.w	r3, r3, #7
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d00a      	beq.n	800afec <prvInitialiseNewTask+0x58>
	__asm volatile
 800afd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afda:	f383 8811 	msr	BASEPRI, r3
 800afde:	f3bf 8f6f 	isb	sy
 800afe2:	f3bf 8f4f 	dsb	sy
 800afe6:	617b      	str	r3, [r7, #20]
}
 800afe8:	bf00      	nop
 800afea:	e7fe      	b.n	800afea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d01f      	beq.n	800b032 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aff2:	2300      	movs	r3, #0
 800aff4:	61fb      	str	r3, [r7, #28]
 800aff6:	e012      	b.n	800b01e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aff8:	68ba      	ldr	r2, [r7, #8]
 800affa:	69fb      	ldr	r3, [r7, #28]
 800affc:	4413      	add	r3, r2
 800affe:	7819      	ldrb	r1, [r3, #0]
 800b000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b002:	69fb      	ldr	r3, [r7, #28]
 800b004:	4413      	add	r3, r2
 800b006:	3334      	adds	r3, #52	; 0x34
 800b008:	460a      	mov	r2, r1
 800b00a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b00c:	68ba      	ldr	r2, [r7, #8]
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	4413      	add	r3, r2
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d006      	beq.n	800b026 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b018:	69fb      	ldr	r3, [r7, #28]
 800b01a:	3301      	adds	r3, #1
 800b01c:	61fb      	str	r3, [r7, #28]
 800b01e:	69fb      	ldr	r3, [r7, #28]
 800b020:	2b1f      	cmp	r3, #31
 800b022:	d9e9      	bls.n	800aff8 <prvInitialiseNewTask+0x64>
 800b024:	e000      	b.n	800b028 <prvInitialiseNewTask+0x94>
			{
				break;
 800b026:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b02a:	2200      	movs	r2, #0
 800b02c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800b030:	e003      	b.n	800b03a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b034:	2200      	movs	r2, #0
 800b036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b03a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b03c:	2b37      	cmp	r3, #55	; 0x37
 800b03e:	d901      	bls.n	800b044 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b040:	2337      	movs	r3, #55	; 0x37
 800b042:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b046:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b048:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b04a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b04c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b04e:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800b050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b052:	2200      	movs	r2, #0
 800b054:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b058:	3304      	adds	r3, #4
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fe fc4c 	bl	80098f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b062:	3318      	adds	r3, #24
 800b064:	4618      	mov	r0, r3
 800b066:	f7fe fc47 	bl	80098f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b06a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b06c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b06e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b072:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b078:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b07c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b07e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b082:	2200      	movs	r2, #0
 800b084:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b08a:	2200      	movs	r2, #0
 800b08c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b092:	3364      	adds	r3, #100	; 0x64
 800b094:	2260      	movs	r2, #96	; 0x60
 800b096:	2100      	movs	r1, #0
 800b098:	4618      	mov	r0, r3
 800b09a:	f004 f9c9 	bl	800f430 <memset>
 800b09e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a0:	4a0c      	ldr	r2, [pc, #48]	; (800b0d4 <prvInitialiseNewTask+0x140>)
 800b0a2:	669a      	str	r2, [r3, #104]	; 0x68
 800b0a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a6:	4a0c      	ldr	r2, [pc, #48]	; (800b0d8 <prvInitialiseNewTask+0x144>)
 800b0a8:	66da      	str	r2, [r3, #108]	; 0x6c
 800b0aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ac:	4a0b      	ldr	r2, [pc, #44]	; (800b0dc <prvInitialiseNewTask+0x148>)
 800b0ae:	671a      	str	r2, [r3, #112]	; 0x70
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b0b0:	683a      	ldr	r2, [r7, #0]
 800b0b2:	68f9      	ldr	r1, [r7, #12]
 800b0b4:	69b8      	ldr	r0, [r7, #24]
 800b0b6:	f001 fefb 	bl	800ceb0 <pxPortInitialiseStack>
 800b0ba:	4602      	mov	r2, r0
 800b0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0be:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b0c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d002      	beq.n	800b0cc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b0c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0ca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b0cc:	bf00      	nop
 800b0ce:	3720      	adds	r7, #32
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}
 800b0d4:	0801127c 	.word	0x0801127c
 800b0d8:	0801129c 	.word	0x0801129c
 800b0dc:	0801125c 	.word	0x0801125c

0800b0e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b0e8:	f002 f80c 	bl	800d104 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b0ec:	4b2d      	ldr	r3, [pc, #180]	; (800b1a4 <prvAddNewTaskToReadyList+0xc4>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	3301      	adds	r3, #1
 800b0f2:	4a2c      	ldr	r2, [pc, #176]	; (800b1a4 <prvAddNewTaskToReadyList+0xc4>)
 800b0f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b0f6:	4b2c      	ldr	r3, [pc, #176]	; (800b1a8 <prvAddNewTaskToReadyList+0xc8>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d109      	bne.n	800b112 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b0fe:	4a2a      	ldr	r2, [pc, #168]	; (800b1a8 <prvAddNewTaskToReadyList+0xc8>)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b104:	4b27      	ldr	r3, [pc, #156]	; (800b1a4 <prvAddNewTaskToReadyList+0xc4>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d110      	bne.n	800b12e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b10c:	f000 fd1a 	bl	800bb44 <prvInitialiseTaskLists>
 800b110:	e00d      	b.n	800b12e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b112:	4b26      	ldr	r3, [pc, #152]	; (800b1ac <prvAddNewTaskToReadyList+0xcc>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d109      	bne.n	800b12e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b11a:	4b23      	ldr	r3, [pc, #140]	; (800b1a8 <prvAddNewTaskToReadyList+0xc8>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b124:	429a      	cmp	r2, r3
 800b126:	d802      	bhi.n	800b12e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b128:	4a1f      	ldr	r2, [pc, #124]	; (800b1a8 <prvAddNewTaskToReadyList+0xc8>)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b12e:	4b20      	ldr	r3, [pc, #128]	; (800b1b0 <prvAddNewTaskToReadyList+0xd0>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	3301      	adds	r3, #1
 800b134:	4a1e      	ldr	r2, [pc, #120]	; (800b1b0 <prvAddNewTaskToReadyList+0xd0>)
 800b136:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b138:	4b1d      	ldr	r3, [pc, #116]	; (800b1b0 <prvAddNewTaskToReadyList+0xd0>)
 800b13a:	681a      	ldr	r2, [r3, #0]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b144:	4b1b      	ldr	r3, [pc, #108]	; (800b1b4 <prvAddNewTaskToReadyList+0xd4>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	429a      	cmp	r2, r3
 800b14a:	d903      	bls.n	800b154 <prvAddNewTaskToReadyList+0x74>
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b150:	4a18      	ldr	r2, [pc, #96]	; (800b1b4 <prvAddNewTaskToReadyList+0xd4>)
 800b152:	6013      	str	r3, [r2, #0]
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b158:	4613      	mov	r3, r2
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	4413      	add	r3, r2
 800b15e:	009b      	lsls	r3, r3, #2
 800b160:	4a15      	ldr	r2, [pc, #84]	; (800b1b8 <prvAddNewTaskToReadyList+0xd8>)
 800b162:	441a      	add	r2, r3
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	3304      	adds	r3, #4
 800b168:	4619      	mov	r1, r3
 800b16a:	4610      	mov	r0, r2
 800b16c:	f7fe fbd1 	bl	8009912 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b170:	f001 fff8 	bl	800d164 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b174:	4b0d      	ldr	r3, [pc, #52]	; (800b1ac <prvAddNewTaskToReadyList+0xcc>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d00e      	beq.n	800b19a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b17c:	4b0a      	ldr	r3, [pc, #40]	; (800b1a8 <prvAddNewTaskToReadyList+0xc8>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b186:	429a      	cmp	r2, r3
 800b188:	d207      	bcs.n	800b19a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b18a:	4b0c      	ldr	r3, [pc, #48]	; (800b1bc <prvAddNewTaskToReadyList+0xdc>)
 800b18c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b190:	601a      	str	r2, [r3, #0]
 800b192:	f3bf 8f4f 	dsb	sy
 800b196:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b19a:	bf00      	nop
 800b19c:	3708      	adds	r7, #8
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	bf00      	nop
 800b1a4:	20001d9c 	.word	0x20001d9c
 800b1a8:	200018c8 	.word	0x200018c8
 800b1ac:	20001da8 	.word	0x20001da8
 800b1b0:	20001db8 	.word	0x20001db8
 800b1b4:	20001da4 	.word	0x20001da4
 800b1b8:	200018cc 	.word	0x200018cc
 800b1bc:	e000ed04 	.word	0xe000ed04

0800b1c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b084      	sub	sp, #16
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d017      	beq.n	800b202 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b1d2:	4b13      	ldr	r3, [pc, #76]	; (800b220 <vTaskDelay+0x60>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d00a      	beq.n	800b1f0 <vTaskDelay+0x30>
	__asm volatile
 800b1da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1de:	f383 8811 	msr	BASEPRI, r3
 800b1e2:	f3bf 8f6f 	isb	sy
 800b1e6:	f3bf 8f4f 	dsb	sy
 800b1ea:	60bb      	str	r3, [r7, #8]
}
 800b1ec:	bf00      	nop
 800b1ee:	e7fe      	b.n	800b1ee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b1f0:	f000 f8f0 	bl	800b3d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b1f4:	2100      	movs	r1, #0
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f001 fab8 	bl	800c76c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b1fc:	f000 f8f8 	bl	800b3f0 <xTaskResumeAll>
 800b200:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d107      	bne.n	800b218 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b208:	4b06      	ldr	r3, [pc, #24]	; (800b224 <vTaskDelay+0x64>)
 800b20a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b20e:	601a      	str	r2, [r3, #0]
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b218:	bf00      	nop
 800b21a:	3710      	adds	r7, #16
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}
 800b220:	20001dc4 	.word	0x20001dc4
 800b224:	e000ed04 	.word	0xe000ed04

0800b228 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b088      	sub	sp, #32
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d10a      	bne.n	800b250 <eTaskGetState+0x28>
	__asm volatile
 800b23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b23e:	f383 8811 	msr	BASEPRI, r3
 800b242:	f3bf 8f6f 	isb	sy
 800b246:	f3bf 8f4f 	dsb	sy
 800b24a:	60bb      	str	r3, [r7, #8]
}
 800b24c:	bf00      	nop
 800b24e:	e7fe      	b.n	800b24e <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800b250:	4b23      	ldr	r3, [pc, #140]	; (800b2e0 <eTaskGetState+0xb8>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	69ba      	ldr	r2, [r7, #24]
 800b256:	429a      	cmp	r2, r3
 800b258:	d102      	bne.n	800b260 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800b25a:	2300      	movs	r3, #0
 800b25c:	77fb      	strb	r3, [r7, #31]
 800b25e:	e03a      	b.n	800b2d6 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 800b260:	f001 ff50 	bl	800d104 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800b264:	69bb      	ldr	r3, [r7, #24]
 800b266:	695b      	ldr	r3, [r3, #20]
 800b268:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800b26a:	4b1e      	ldr	r3, [pc, #120]	; (800b2e4 <eTaskGetState+0xbc>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800b270:	4b1d      	ldr	r3, [pc, #116]	; (800b2e8 <eTaskGetState+0xc0>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800b276:	f001 ff75 	bl	800d164 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800b27a:	697a      	ldr	r2, [r7, #20]
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	429a      	cmp	r2, r3
 800b280:	d003      	beq.n	800b28a <eTaskGetState+0x62>
 800b282:	697a      	ldr	r2, [r7, #20]
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	429a      	cmp	r2, r3
 800b288:	d102      	bne.n	800b290 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800b28a:	2302      	movs	r3, #2
 800b28c:	77fb      	strb	r3, [r7, #31]
 800b28e:	e022      	b.n	800b2d6 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	4a16      	ldr	r2, [pc, #88]	; (800b2ec <eTaskGetState+0xc4>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d112      	bne.n	800b2be <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800b298:	69bb      	ldr	r3, [r7, #24]
 800b29a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d10b      	bne.n	800b2b8 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800b2a0:	69bb      	ldr	r3, [r7, #24]
 800b2a2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	2b01      	cmp	r3, #1
 800b2aa:	d102      	bne.n	800b2b2 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 800b2ac:	2302      	movs	r3, #2
 800b2ae:	77fb      	strb	r3, [r7, #31]
 800b2b0:	e011      	b.n	800b2d6 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 800b2b2:	2303      	movs	r3, #3
 800b2b4:	77fb      	strb	r3, [r7, #31]
 800b2b6:	e00e      	b.n	800b2d6 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800b2b8:	2302      	movs	r3, #2
 800b2ba:	77fb      	strb	r3, [r7, #31]
 800b2bc:	e00b      	b.n	800b2d6 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	4a0b      	ldr	r2, [pc, #44]	; (800b2f0 <eTaskGetState+0xc8>)
 800b2c2:	4293      	cmp	r3, r2
 800b2c4:	d002      	beq.n	800b2cc <eTaskGetState+0xa4>
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d102      	bne.n	800b2d2 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800b2cc:	2304      	movs	r3, #4
 800b2ce:	77fb      	strb	r3, [r7, #31]
 800b2d0:	e001      	b.n	800b2d6 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800b2d6:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800b2d8:	4618      	mov	r0, r3
 800b2da:	3720      	adds	r7, #32
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}
 800b2e0:	200018c8 	.word	0x200018c8
 800b2e4:	20001d54 	.word	0x20001d54
 800b2e8:	20001d58 	.word	0x20001d58
 800b2ec:	20001d88 	.word	0x20001d88
 800b2f0:	20001d70 	.word	0x20001d70

0800b2f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b08a      	sub	sp, #40	; 0x28
 800b2f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b2fe:	2300      	movs	r3, #0
 800b300:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b302:	463a      	mov	r2, r7
 800b304:	1d39      	adds	r1, r7, #4
 800b306:	f107 0308 	add.w	r3, r7, #8
 800b30a:	4618      	mov	r0, r3
 800b30c:	f7fe faa0 	bl	8009850 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b310:	6839      	ldr	r1, [r7, #0]
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	68ba      	ldr	r2, [r7, #8]
 800b316:	9202      	str	r2, [sp, #8]
 800b318:	9301      	str	r3, [sp, #4]
 800b31a:	2300      	movs	r3, #0
 800b31c:	9300      	str	r3, [sp, #0]
 800b31e:	2300      	movs	r3, #0
 800b320:	460a      	mov	r2, r1
 800b322:	4924      	ldr	r1, [pc, #144]	; (800b3b4 <vTaskStartScheduler+0xc0>)
 800b324:	4824      	ldr	r0, [pc, #144]	; (800b3b8 <vTaskStartScheduler+0xc4>)
 800b326:	f7ff fd93 	bl	800ae50 <xTaskCreateStatic>
 800b32a:	4603      	mov	r3, r0
 800b32c:	4a23      	ldr	r2, [pc, #140]	; (800b3bc <vTaskStartScheduler+0xc8>)
 800b32e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b330:	4b22      	ldr	r3, [pc, #136]	; (800b3bc <vTaskStartScheduler+0xc8>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d002      	beq.n	800b33e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b338:	2301      	movs	r3, #1
 800b33a:	617b      	str	r3, [r7, #20]
 800b33c:	e001      	b.n	800b342 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b33e:	2300      	movs	r3, #0
 800b340:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b342:	697b      	ldr	r3, [r7, #20]
 800b344:	2b01      	cmp	r3, #1
 800b346:	d102      	bne.n	800b34e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b348:	f001 fa64 	bl	800c814 <xTimerCreateTimerTask>
 800b34c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	2b01      	cmp	r3, #1
 800b352:	d11b      	bne.n	800b38c <vTaskStartScheduler+0x98>
	__asm volatile
 800b354:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b358:	f383 8811 	msr	BASEPRI, r3
 800b35c:	f3bf 8f6f 	isb	sy
 800b360:	f3bf 8f4f 	dsb	sy
 800b364:	613b      	str	r3, [r7, #16]
}
 800b366:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b368:	4b15      	ldr	r3, [pc, #84]	; (800b3c0 <vTaskStartScheduler+0xcc>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	3364      	adds	r3, #100	; 0x64
 800b36e:	4a15      	ldr	r2, [pc, #84]	; (800b3c4 <vTaskStartScheduler+0xd0>)
 800b370:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b372:	4b15      	ldr	r3, [pc, #84]	; (800b3c8 <vTaskStartScheduler+0xd4>)
 800b374:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b378:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b37a:	4b14      	ldr	r3, [pc, #80]	; (800b3cc <vTaskStartScheduler+0xd8>)
 800b37c:	2201      	movs	r2, #1
 800b37e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b380:	4b13      	ldr	r3, [pc, #76]	; (800b3d0 <vTaskStartScheduler+0xdc>)
 800b382:	2200      	movs	r2, #0
 800b384:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b386:	f001 fe1b 	bl	800cfc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b38a:	e00e      	b.n	800b3aa <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b38c:	697b      	ldr	r3, [r7, #20]
 800b38e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b392:	d10a      	bne.n	800b3aa <vTaskStartScheduler+0xb6>
	__asm volatile
 800b394:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b398:	f383 8811 	msr	BASEPRI, r3
 800b39c:	f3bf 8f6f 	isb	sy
 800b3a0:	f3bf 8f4f 	dsb	sy
 800b3a4:	60fb      	str	r3, [r7, #12]
}
 800b3a6:	bf00      	nop
 800b3a8:	e7fe      	b.n	800b3a8 <vTaskStartScheduler+0xb4>
}
 800b3aa:	bf00      	nop
 800b3ac:	3718      	adds	r7, #24
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
 800b3b2:	bf00      	nop
 800b3b4:	080105ac 	.word	0x080105ac
 800b3b8:	0800bb15 	.word	0x0800bb15
 800b3bc:	20001dc0 	.word	0x20001dc0
 800b3c0:	200018c8 	.word	0x200018c8
 800b3c4:	2000010c 	.word	0x2000010c
 800b3c8:	20001dbc 	.word	0x20001dbc
 800b3cc:	20001da8 	.word	0x20001da8
 800b3d0:	20001da0 	.word	0x20001da0

0800b3d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b3d8:	4b04      	ldr	r3, [pc, #16]	; (800b3ec <vTaskSuspendAll+0x18>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	3301      	adds	r3, #1
 800b3de:	4a03      	ldr	r2, [pc, #12]	; (800b3ec <vTaskSuspendAll+0x18>)
 800b3e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b3e2:	bf00      	nop
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr
 800b3ec:	20001dc4 	.word	0x20001dc4

0800b3f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b3fe:	4b42      	ldr	r3, [pc, #264]	; (800b508 <xTaskResumeAll+0x118>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d10a      	bne.n	800b41c <xTaskResumeAll+0x2c>
	__asm volatile
 800b406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40a:	f383 8811 	msr	BASEPRI, r3
 800b40e:	f3bf 8f6f 	isb	sy
 800b412:	f3bf 8f4f 	dsb	sy
 800b416:	603b      	str	r3, [r7, #0]
}
 800b418:	bf00      	nop
 800b41a:	e7fe      	b.n	800b41a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b41c:	f001 fe72 	bl	800d104 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b420:	4b39      	ldr	r3, [pc, #228]	; (800b508 <xTaskResumeAll+0x118>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	3b01      	subs	r3, #1
 800b426:	4a38      	ldr	r2, [pc, #224]	; (800b508 <xTaskResumeAll+0x118>)
 800b428:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b42a:	4b37      	ldr	r3, [pc, #220]	; (800b508 <xTaskResumeAll+0x118>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d162      	bne.n	800b4f8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b432:	4b36      	ldr	r3, [pc, #216]	; (800b50c <xTaskResumeAll+0x11c>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d05e      	beq.n	800b4f8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b43a:	e02f      	b.n	800b49c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b43c:	4b34      	ldr	r3, [pc, #208]	; (800b510 <xTaskResumeAll+0x120>)
 800b43e:	68db      	ldr	r3, [r3, #12]
 800b440:	68db      	ldr	r3, [r3, #12]
 800b442:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	3318      	adds	r3, #24
 800b448:	4618      	mov	r0, r3
 800b44a:	f7fe fabf 	bl	80099cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	3304      	adds	r3, #4
 800b452:	4618      	mov	r0, r3
 800b454:	f7fe faba 	bl	80099cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b45c:	4b2d      	ldr	r3, [pc, #180]	; (800b514 <xTaskResumeAll+0x124>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	429a      	cmp	r2, r3
 800b462:	d903      	bls.n	800b46c <xTaskResumeAll+0x7c>
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b468:	4a2a      	ldr	r2, [pc, #168]	; (800b514 <xTaskResumeAll+0x124>)
 800b46a:	6013      	str	r3, [r2, #0]
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b470:	4613      	mov	r3, r2
 800b472:	009b      	lsls	r3, r3, #2
 800b474:	4413      	add	r3, r2
 800b476:	009b      	lsls	r3, r3, #2
 800b478:	4a27      	ldr	r2, [pc, #156]	; (800b518 <xTaskResumeAll+0x128>)
 800b47a:	441a      	add	r2, r3
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	3304      	adds	r3, #4
 800b480:	4619      	mov	r1, r3
 800b482:	4610      	mov	r0, r2
 800b484:	f7fe fa45 	bl	8009912 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b48c:	4b23      	ldr	r3, [pc, #140]	; (800b51c <xTaskResumeAll+0x12c>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b492:	429a      	cmp	r2, r3
 800b494:	d302      	bcc.n	800b49c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b496:	4b22      	ldr	r3, [pc, #136]	; (800b520 <xTaskResumeAll+0x130>)
 800b498:	2201      	movs	r2, #1
 800b49a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b49c:	4b1c      	ldr	r3, [pc, #112]	; (800b510 <xTaskResumeAll+0x120>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d1cb      	bne.n	800b43c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d001      	beq.n	800b4ae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b4aa:	f000 fcc1 	bl	800be30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b4ae:	4b1d      	ldr	r3, [pc, #116]	; (800b524 <xTaskResumeAll+0x134>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d010      	beq.n	800b4dc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b4ba:	f000 f8d5 	bl	800b668 <xTaskIncrementTick>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d002      	beq.n	800b4ca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b4c4:	4b16      	ldr	r3, [pc, #88]	; (800b520 <xTaskResumeAll+0x130>)
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1f1      	bne.n	800b4ba <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b4d6:	4b13      	ldr	r3, [pc, #76]	; (800b524 <xTaskResumeAll+0x134>)
 800b4d8:	2200      	movs	r2, #0
 800b4da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b4dc:	4b10      	ldr	r3, [pc, #64]	; (800b520 <xTaskResumeAll+0x130>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d009      	beq.n	800b4f8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b4e8:	4b0f      	ldr	r3, [pc, #60]	; (800b528 <xTaskResumeAll+0x138>)
 800b4ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4ee:	601a      	str	r2, [r3, #0]
 800b4f0:	f3bf 8f4f 	dsb	sy
 800b4f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b4f8:	f001 fe34 	bl	800d164 <vPortExitCritical>

	return xAlreadyYielded;
 800b4fc:	68bb      	ldr	r3, [r7, #8]
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3710      	adds	r7, #16
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}
 800b506:	bf00      	nop
 800b508:	20001dc4 	.word	0x20001dc4
 800b50c:	20001d9c 	.word	0x20001d9c
 800b510:	20001d5c 	.word	0x20001d5c
 800b514:	20001da4 	.word	0x20001da4
 800b518:	200018cc 	.word	0x200018cc
 800b51c:	200018c8 	.word	0x200018c8
 800b520:	20001db0 	.word	0x20001db0
 800b524:	20001dac 	.word	0x20001dac
 800b528:	e000ed04 	.word	0xe000ed04

0800b52c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b52c:	b480      	push	{r7}
 800b52e:	b083      	sub	sp, #12
 800b530:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b532:	4b05      	ldr	r3, [pc, #20]	; (800b548 <xTaskGetTickCount+0x1c>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b538:	687b      	ldr	r3, [r7, #4]
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	370c      	adds	r7, #12
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr
 800b546:	bf00      	nop
 800b548:	20001da0 	.word	0x20001da0

0800b54c <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b086      	sub	sp, #24
 800b550:	af00      	add	r7, sp, #0
 800b552:	60f8      	str	r0, [r7, #12]
 800b554:	60b9      	str	r1, [r7, #8]
 800b556:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 800b558:	2300      	movs	r3, #0
 800b55a:	617b      	str	r3, [r7, #20]
 800b55c:	2338      	movs	r3, #56	; 0x38
 800b55e:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 800b560:	f7ff ff38 	bl	800b3d4 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800b564:	4b3a      	ldr	r3, [pc, #232]	; (800b650 <uxTaskGetSystemState+0x104>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	68ba      	ldr	r2, [r7, #8]
 800b56a:	429a      	cmp	r2, r3
 800b56c:	d368      	bcc.n	800b640 <uxTaskGetSystemState+0xf4>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	3b01      	subs	r3, #1
 800b572:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800b574:	697a      	ldr	r2, [r7, #20]
 800b576:	4613      	mov	r3, r2
 800b578:	00db      	lsls	r3, r3, #3
 800b57a:	4413      	add	r3, r2
 800b57c:	009b      	lsls	r3, r3, #2
 800b57e:	461a      	mov	r2, r3
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	1898      	adds	r0, r3, r2
 800b584:	693a      	ldr	r2, [r7, #16]
 800b586:	4613      	mov	r3, r2
 800b588:	009b      	lsls	r3, r3, #2
 800b58a:	4413      	add	r3, r2
 800b58c:	009b      	lsls	r3, r3, #2
 800b58e:	4a31      	ldr	r2, [pc, #196]	; (800b654 <uxTaskGetSystemState+0x108>)
 800b590:	4413      	add	r3, r2
 800b592:	2201      	movs	r2, #1
 800b594:	4619      	mov	r1, r3
 800b596:	f000 fba9 	bl	800bcec <prvListTasksWithinSingleList>
 800b59a:	4602      	mov	r2, r0
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	4413      	add	r3, r2
 800b5a0:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d1e2      	bne.n	800b56e <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 800b5a8:	697a      	ldr	r2, [r7, #20]
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	00db      	lsls	r3, r3, #3
 800b5ae:	4413      	add	r3, r2
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	461a      	mov	r2, r3
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	4413      	add	r3, r2
 800b5b8:	4a27      	ldr	r2, [pc, #156]	; (800b658 <uxTaskGetSystemState+0x10c>)
 800b5ba:	6811      	ldr	r1, [r2, #0]
 800b5bc:	2202      	movs	r2, #2
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f000 fb94 	bl	800bcec <prvListTasksWithinSingleList>
 800b5c4:	4602      	mov	r2, r0
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 800b5cc:	697a      	ldr	r2, [r7, #20]
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	00db      	lsls	r3, r3, #3
 800b5d2:	4413      	add	r3, r2
 800b5d4:	009b      	lsls	r3, r3, #2
 800b5d6:	461a      	mov	r2, r3
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	4413      	add	r3, r2
 800b5dc:	4a1f      	ldr	r2, [pc, #124]	; (800b65c <uxTaskGetSystemState+0x110>)
 800b5de:	6811      	ldr	r1, [r2, #0]
 800b5e0:	2202      	movs	r2, #2
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f000 fb82 	bl	800bcec <prvListTasksWithinSingleList>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800b5f0:	697a      	ldr	r2, [r7, #20]
 800b5f2:	4613      	mov	r3, r2
 800b5f4:	00db      	lsls	r3, r3, #3
 800b5f6:	4413      	add	r3, r2
 800b5f8:	009b      	lsls	r3, r3, #2
 800b5fa:	461a      	mov	r2, r3
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	4413      	add	r3, r2
 800b600:	2204      	movs	r2, #4
 800b602:	4917      	ldr	r1, [pc, #92]	; (800b660 <uxTaskGetSystemState+0x114>)
 800b604:	4618      	mov	r0, r3
 800b606:	f000 fb71 	bl	800bcec <prvListTasksWithinSingleList>
 800b60a:	4602      	mov	r2, r0
 800b60c:	697b      	ldr	r3, [r7, #20]
 800b60e:	4413      	add	r3, r2
 800b610:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800b612:	697a      	ldr	r2, [r7, #20]
 800b614:	4613      	mov	r3, r2
 800b616:	00db      	lsls	r3, r3, #3
 800b618:	4413      	add	r3, r2
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	461a      	mov	r2, r3
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	4413      	add	r3, r2
 800b622:	2203      	movs	r2, #3
 800b624:	490f      	ldr	r1, [pc, #60]	; (800b664 <uxTaskGetSystemState+0x118>)
 800b626:	4618      	mov	r0, r3
 800b628:	f000 fb60 	bl	800bcec <prvListTasksWithinSingleList>
 800b62c:	4602      	mov	r2, r0
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	4413      	add	r3, r2
 800b632:	617b      	str	r3, [r7, #20]
						#endif
					}
				}
				#else
				{
					if( pulTotalRunTime != NULL )
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d002      	beq.n	800b640 <uxTaskGetSystemState+0xf4>
					{
						*pulTotalRunTime = 0;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2200      	movs	r2, #0
 800b63e:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800b640:	f7ff fed6 	bl	800b3f0 <xTaskResumeAll>

		return uxTask;
 800b644:	697b      	ldr	r3, [r7, #20]
	}
 800b646:	4618      	mov	r0, r3
 800b648:	3718      	adds	r7, #24
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	20001d9c 	.word	0x20001d9c
 800b654:	200018cc 	.word	0x200018cc
 800b658:	20001d54 	.word	0x20001d54
 800b65c:	20001d58 	.word	0x20001d58
 800b660:	20001d70 	.word	0x20001d70
 800b664:	20001d88 	.word	0x20001d88

0800b668 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b086      	sub	sp, #24
 800b66c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b66e:	2300      	movs	r3, #0
 800b670:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b672:	4b4f      	ldr	r3, [pc, #316]	; (800b7b0 <xTaskIncrementTick+0x148>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	2b00      	cmp	r3, #0
 800b678:	f040 808f 	bne.w	800b79a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b67c:	4b4d      	ldr	r3, [pc, #308]	; (800b7b4 <xTaskIncrementTick+0x14c>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	3301      	adds	r3, #1
 800b682:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b684:	4a4b      	ldr	r2, [pc, #300]	; (800b7b4 <xTaskIncrementTick+0x14c>)
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b68a:	693b      	ldr	r3, [r7, #16]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d120      	bne.n	800b6d2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b690:	4b49      	ldr	r3, [pc, #292]	; (800b7b8 <xTaskIncrementTick+0x150>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d00a      	beq.n	800b6b0 <xTaskIncrementTick+0x48>
	__asm volatile
 800b69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b69e:	f383 8811 	msr	BASEPRI, r3
 800b6a2:	f3bf 8f6f 	isb	sy
 800b6a6:	f3bf 8f4f 	dsb	sy
 800b6aa:	603b      	str	r3, [r7, #0]
}
 800b6ac:	bf00      	nop
 800b6ae:	e7fe      	b.n	800b6ae <xTaskIncrementTick+0x46>
 800b6b0:	4b41      	ldr	r3, [pc, #260]	; (800b7b8 <xTaskIncrementTick+0x150>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	60fb      	str	r3, [r7, #12]
 800b6b6:	4b41      	ldr	r3, [pc, #260]	; (800b7bc <xTaskIncrementTick+0x154>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	4a3f      	ldr	r2, [pc, #252]	; (800b7b8 <xTaskIncrementTick+0x150>)
 800b6bc:	6013      	str	r3, [r2, #0]
 800b6be:	4a3f      	ldr	r2, [pc, #252]	; (800b7bc <xTaskIncrementTick+0x154>)
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	6013      	str	r3, [r2, #0]
 800b6c4:	4b3e      	ldr	r3, [pc, #248]	; (800b7c0 <xTaskIncrementTick+0x158>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	3301      	adds	r3, #1
 800b6ca:	4a3d      	ldr	r2, [pc, #244]	; (800b7c0 <xTaskIncrementTick+0x158>)
 800b6cc:	6013      	str	r3, [r2, #0]
 800b6ce:	f000 fbaf 	bl	800be30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b6d2:	4b3c      	ldr	r3, [pc, #240]	; (800b7c4 <xTaskIncrementTick+0x15c>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	693a      	ldr	r2, [r7, #16]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d349      	bcc.n	800b770 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6dc:	4b36      	ldr	r3, [pc, #216]	; (800b7b8 <xTaskIncrementTick+0x150>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d104      	bne.n	800b6f0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6e6:	4b37      	ldr	r3, [pc, #220]	; (800b7c4 <xTaskIncrementTick+0x15c>)
 800b6e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b6ec:	601a      	str	r2, [r3, #0]
					break;
 800b6ee:	e03f      	b.n	800b770 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6f0:	4b31      	ldr	r3, [pc, #196]	; (800b7b8 <xTaskIncrementTick+0x150>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	68db      	ldr	r3, [r3, #12]
 800b6f6:	68db      	ldr	r3, [r3, #12]
 800b6f8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b700:	693a      	ldr	r2, [r7, #16]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	429a      	cmp	r2, r3
 800b706:	d203      	bcs.n	800b710 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b708:	4a2e      	ldr	r2, [pc, #184]	; (800b7c4 <xTaskIncrementTick+0x15c>)
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b70e:	e02f      	b.n	800b770 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	3304      	adds	r3, #4
 800b714:	4618      	mov	r0, r3
 800b716:	f7fe f959 	bl	80099cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d004      	beq.n	800b72c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	3318      	adds	r3, #24
 800b726:	4618      	mov	r0, r3
 800b728:	f7fe f950 	bl	80099cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b730:	4b25      	ldr	r3, [pc, #148]	; (800b7c8 <xTaskIncrementTick+0x160>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	429a      	cmp	r2, r3
 800b736:	d903      	bls.n	800b740 <xTaskIncrementTick+0xd8>
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b73c:	4a22      	ldr	r2, [pc, #136]	; (800b7c8 <xTaskIncrementTick+0x160>)
 800b73e:	6013      	str	r3, [r2, #0]
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b744:	4613      	mov	r3, r2
 800b746:	009b      	lsls	r3, r3, #2
 800b748:	4413      	add	r3, r2
 800b74a:	009b      	lsls	r3, r3, #2
 800b74c:	4a1f      	ldr	r2, [pc, #124]	; (800b7cc <xTaskIncrementTick+0x164>)
 800b74e:	441a      	add	r2, r3
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	3304      	adds	r3, #4
 800b754:	4619      	mov	r1, r3
 800b756:	4610      	mov	r0, r2
 800b758:	f7fe f8db 	bl	8009912 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b760:	4b1b      	ldr	r3, [pc, #108]	; (800b7d0 <xTaskIncrementTick+0x168>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b766:	429a      	cmp	r2, r3
 800b768:	d3b8      	bcc.n	800b6dc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b76a:	2301      	movs	r3, #1
 800b76c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b76e:	e7b5      	b.n	800b6dc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b770:	4b17      	ldr	r3, [pc, #92]	; (800b7d0 <xTaskIncrementTick+0x168>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b776:	4915      	ldr	r1, [pc, #84]	; (800b7cc <xTaskIncrementTick+0x164>)
 800b778:	4613      	mov	r3, r2
 800b77a:	009b      	lsls	r3, r3, #2
 800b77c:	4413      	add	r3, r2
 800b77e:	009b      	lsls	r3, r3, #2
 800b780:	440b      	add	r3, r1
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	2b01      	cmp	r3, #1
 800b786:	d901      	bls.n	800b78c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b788:	2301      	movs	r3, #1
 800b78a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b78c:	4b11      	ldr	r3, [pc, #68]	; (800b7d4 <xTaskIncrementTick+0x16c>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d007      	beq.n	800b7a4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b794:	2301      	movs	r3, #1
 800b796:	617b      	str	r3, [r7, #20]
 800b798:	e004      	b.n	800b7a4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b79a:	4b0f      	ldr	r3, [pc, #60]	; (800b7d8 <xTaskIncrementTick+0x170>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	3301      	adds	r3, #1
 800b7a0:	4a0d      	ldr	r2, [pc, #52]	; (800b7d8 <xTaskIncrementTick+0x170>)
 800b7a2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b7a4:	697b      	ldr	r3, [r7, #20]
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	3718      	adds	r7, #24
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd80      	pop	{r7, pc}
 800b7ae:	bf00      	nop
 800b7b0:	20001dc4 	.word	0x20001dc4
 800b7b4:	20001da0 	.word	0x20001da0
 800b7b8:	20001d54 	.word	0x20001d54
 800b7bc:	20001d58 	.word	0x20001d58
 800b7c0:	20001db4 	.word	0x20001db4
 800b7c4:	20001dbc 	.word	0x20001dbc
 800b7c8:	20001da4 	.word	0x20001da4
 800b7cc:	200018cc 	.word	0x200018cc
 800b7d0:	200018c8 	.word	0x200018c8
 800b7d4:	20001db0 	.word	0x20001db0
 800b7d8:	20001dac 	.word	0x20001dac

0800b7dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b7dc:	b480      	push	{r7}
 800b7de:	b085      	sub	sp, #20
 800b7e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b7e2:	4b2a      	ldr	r3, [pc, #168]	; (800b88c <vTaskSwitchContext+0xb0>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d003      	beq.n	800b7f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b7ea:	4b29      	ldr	r3, [pc, #164]	; (800b890 <vTaskSwitchContext+0xb4>)
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b7f0:	e046      	b.n	800b880 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b7f2:	4b27      	ldr	r3, [pc, #156]	; (800b890 <vTaskSwitchContext+0xb4>)
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7f8:	4b26      	ldr	r3, [pc, #152]	; (800b894 <vTaskSwitchContext+0xb8>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	60fb      	str	r3, [r7, #12]
 800b7fe:	e010      	b.n	800b822 <vTaskSwitchContext+0x46>
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d10a      	bne.n	800b81c <vTaskSwitchContext+0x40>
	__asm volatile
 800b806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b80a:	f383 8811 	msr	BASEPRI, r3
 800b80e:	f3bf 8f6f 	isb	sy
 800b812:	f3bf 8f4f 	dsb	sy
 800b816:	607b      	str	r3, [r7, #4]
}
 800b818:	bf00      	nop
 800b81a:	e7fe      	b.n	800b81a <vTaskSwitchContext+0x3e>
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	3b01      	subs	r3, #1
 800b820:	60fb      	str	r3, [r7, #12]
 800b822:	491d      	ldr	r1, [pc, #116]	; (800b898 <vTaskSwitchContext+0xbc>)
 800b824:	68fa      	ldr	r2, [r7, #12]
 800b826:	4613      	mov	r3, r2
 800b828:	009b      	lsls	r3, r3, #2
 800b82a:	4413      	add	r3, r2
 800b82c:	009b      	lsls	r3, r3, #2
 800b82e:	440b      	add	r3, r1
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d0e4      	beq.n	800b800 <vTaskSwitchContext+0x24>
 800b836:	68fa      	ldr	r2, [r7, #12]
 800b838:	4613      	mov	r3, r2
 800b83a:	009b      	lsls	r3, r3, #2
 800b83c:	4413      	add	r3, r2
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	4a15      	ldr	r2, [pc, #84]	; (800b898 <vTaskSwitchContext+0xbc>)
 800b842:	4413      	add	r3, r2
 800b844:	60bb      	str	r3, [r7, #8]
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	685b      	ldr	r3, [r3, #4]
 800b84a:	685a      	ldr	r2, [r3, #4]
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	605a      	str	r2, [r3, #4]
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	685a      	ldr	r2, [r3, #4]
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	3308      	adds	r3, #8
 800b858:	429a      	cmp	r2, r3
 800b85a:	d104      	bne.n	800b866 <vTaskSwitchContext+0x8a>
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	685b      	ldr	r3, [r3, #4]
 800b860:	685a      	ldr	r2, [r3, #4]
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	605a      	str	r2, [r3, #4]
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	685b      	ldr	r3, [r3, #4]
 800b86a:	68db      	ldr	r3, [r3, #12]
 800b86c:	4a0b      	ldr	r2, [pc, #44]	; (800b89c <vTaskSwitchContext+0xc0>)
 800b86e:	6013      	str	r3, [r2, #0]
 800b870:	4a08      	ldr	r2, [pc, #32]	; (800b894 <vTaskSwitchContext+0xb8>)
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b876:	4b09      	ldr	r3, [pc, #36]	; (800b89c <vTaskSwitchContext+0xc0>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	3364      	adds	r3, #100	; 0x64
 800b87c:	4a08      	ldr	r2, [pc, #32]	; (800b8a0 <vTaskSwitchContext+0xc4>)
 800b87e:	6013      	str	r3, [r2, #0]
}
 800b880:	bf00      	nop
 800b882:	3714      	adds	r7, #20
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr
 800b88c:	20001dc4 	.word	0x20001dc4
 800b890:	20001db0 	.word	0x20001db0
 800b894:	20001da4 	.word	0x20001da4
 800b898:	200018cc 	.word	0x200018cc
 800b89c:	200018c8 	.word	0x200018c8
 800b8a0:	2000010c 	.word	0x2000010c

0800b8a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b084      	sub	sp, #16
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
 800b8ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d10a      	bne.n	800b8ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b8b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b8:	f383 8811 	msr	BASEPRI, r3
 800b8bc:	f3bf 8f6f 	isb	sy
 800b8c0:	f3bf 8f4f 	dsb	sy
 800b8c4:	60fb      	str	r3, [r7, #12]
}
 800b8c6:	bf00      	nop
 800b8c8:	e7fe      	b.n	800b8c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b8ca:	4b07      	ldr	r3, [pc, #28]	; (800b8e8 <vTaskPlaceOnEventList+0x44>)
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	3318      	adds	r3, #24
 800b8d0:	4619      	mov	r1, r3
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f7fe f841 	bl	800995a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b8d8:	2101      	movs	r1, #1
 800b8da:	6838      	ldr	r0, [r7, #0]
 800b8dc:	f000 ff46 	bl	800c76c <prvAddCurrentTaskToDelayedList>
}
 800b8e0:	bf00      	nop
 800b8e2:	3710      	adds	r7, #16
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	200018c8 	.word	0x200018c8

0800b8ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b086      	sub	sp, #24
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d10a      	bne.n	800b914 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b902:	f383 8811 	msr	BASEPRI, r3
 800b906:	f3bf 8f6f 	isb	sy
 800b90a:	f3bf 8f4f 	dsb	sy
 800b90e:	617b      	str	r3, [r7, #20]
}
 800b910:	bf00      	nop
 800b912:	e7fe      	b.n	800b912 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b914:	4b0a      	ldr	r3, [pc, #40]	; (800b940 <vTaskPlaceOnEventListRestricted+0x54>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	3318      	adds	r3, #24
 800b91a:	4619      	mov	r1, r3
 800b91c:	68f8      	ldr	r0, [r7, #12]
 800b91e:	f7fd fff8 	bl	8009912 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d002      	beq.n	800b92e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b928:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b92c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b92e:	6879      	ldr	r1, [r7, #4]
 800b930:	68b8      	ldr	r0, [r7, #8]
 800b932:	f000 ff1b 	bl	800c76c <prvAddCurrentTaskToDelayedList>
	}
 800b936:	bf00      	nop
 800b938:	3718      	adds	r7, #24
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bd80      	pop	{r7, pc}
 800b93e:	bf00      	nop
 800b940:	200018c8 	.word	0x200018c8

0800b944 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b086      	sub	sp, #24
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	68db      	ldr	r3, [r3, #12]
 800b950:	68db      	ldr	r3, [r3, #12]
 800b952:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d10a      	bne.n	800b970 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b95e:	f383 8811 	msr	BASEPRI, r3
 800b962:	f3bf 8f6f 	isb	sy
 800b966:	f3bf 8f4f 	dsb	sy
 800b96a:	60fb      	str	r3, [r7, #12]
}
 800b96c:	bf00      	nop
 800b96e:	e7fe      	b.n	800b96e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b970:	693b      	ldr	r3, [r7, #16]
 800b972:	3318      	adds	r3, #24
 800b974:	4618      	mov	r0, r3
 800b976:	f7fe f829 	bl	80099cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b97a:	4b1e      	ldr	r3, [pc, #120]	; (800b9f4 <xTaskRemoveFromEventList+0xb0>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d11d      	bne.n	800b9be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b982:	693b      	ldr	r3, [r7, #16]
 800b984:	3304      	adds	r3, #4
 800b986:	4618      	mov	r0, r3
 800b988:	f7fe f820 	bl	80099cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b98c:	693b      	ldr	r3, [r7, #16]
 800b98e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b990:	4b19      	ldr	r3, [pc, #100]	; (800b9f8 <xTaskRemoveFromEventList+0xb4>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	429a      	cmp	r2, r3
 800b996:	d903      	bls.n	800b9a0 <xTaskRemoveFromEventList+0x5c>
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b99c:	4a16      	ldr	r2, [pc, #88]	; (800b9f8 <xTaskRemoveFromEventList+0xb4>)
 800b99e:	6013      	str	r3, [r2, #0]
 800b9a0:	693b      	ldr	r3, [r7, #16]
 800b9a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9a4:	4613      	mov	r3, r2
 800b9a6:	009b      	lsls	r3, r3, #2
 800b9a8:	4413      	add	r3, r2
 800b9aa:	009b      	lsls	r3, r3, #2
 800b9ac:	4a13      	ldr	r2, [pc, #76]	; (800b9fc <xTaskRemoveFromEventList+0xb8>)
 800b9ae:	441a      	add	r2, r3
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	3304      	adds	r3, #4
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	4610      	mov	r0, r2
 800b9b8:	f7fd ffab 	bl	8009912 <vListInsertEnd>
 800b9bc:	e005      	b.n	800b9ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	3318      	adds	r3, #24
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	480e      	ldr	r0, [pc, #56]	; (800ba00 <xTaskRemoveFromEventList+0xbc>)
 800b9c6:	f7fd ffa4 	bl	8009912 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9ce:	4b0d      	ldr	r3, [pc, #52]	; (800ba04 <xTaskRemoveFromEventList+0xc0>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	d905      	bls.n	800b9e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b9d8:	2301      	movs	r3, #1
 800b9da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b9dc:	4b0a      	ldr	r3, [pc, #40]	; (800ba08 <xTaskRemoveFromEventList+0xc4>)
 800b9de:	2201      	movs	r2, #1
 800b9e0:	601a      	str	r2, [r3, #0]
 800b9e2:	e001      	b.n	800b9e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b9e8:	697b      	ldr	r3, [r7, #20]
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3718      	adds	r7, #24
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}
 800b9f2:	bf00      	nop
 800b9f4:	20001dc4 	.word	0x20001dc4
 800b9f8:	20001da4 	.word	0x20001da4
 800b9fc:	200018cc 	.word	0x200018cc
 800ba00:	20001d5c 	.word	0x20001d5c
 800ba04:	200018c8 	.word	0x200018c8
 800ba08:	20001db0 	.word	0x20001db0

0800ba0c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b083      	sub	sp, #12
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ba14:	4b06      	ldr	r3, [pc, #24]	; (800ba30 <vTaskInternalSetTimeOutState+0x24>)
 800ba16:	681a      	ldr	r2, [r3, #0]
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ba1c:	4b05      	ldr	r3, [pc, #20]	; (800ba34 <vTaskInternalSetTimeOutState+0x28>)
 800ba1e:	681a      	ldr	r2, [r3, #0]
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	605a      	str	r2, [r3, #4]
}
 800ba24:	bf00      	nop
 800ba26:	370c      	adds	r7, #12
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2e:	4770      	bx	lr
 800ba30:	20001db4 	.word	0x20001db4
 800ba34:	20001da0 	.word	0x20001da0

0800ba38 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b088      	sub	sp, #32
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
 800ba40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d10a      	bne.n	800ba5e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ba48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba4c:	f383 8811 	msr	BASEPRI, r3
 800ba50:	f3bf 8f6f 	isb	sy
 800ba54:	f3bf 8f4f 	dsb	sy
 800ba58:	613b      	str	r3, [r7, #16]
}
 800ba5a:	bf00      	nop
 800ba5c:	e7fe      	b.n	800ba5c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d10a      	bne.n	800ba7a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ba64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba68:	f383 8811 	msr	BASEPRI, r3
 800ba6c:	f3bf 8f6f 	isb	sy
 800ba70:	f3bf 8f4f 	dsb	sy
 800ba74:	60fb      	str	r3, [r7, #12]
}
 800ba76:	bf00      	nop
 800ba78:	e7fe      	b.n	800ba78 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ba7a:	f001 fb43 	bl	800d104 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ba7e:	4b1d      	ldr	r3, [pc, #116]	; (800baf4 <xTaskCheckForTimeOut+0xbc>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	685b      	ldr	r3, [r3, #4]
 800ba88:	69ba      	ldr	r2, [r7, #24]
 800ba8a:	1ad3      	subs	r3, r2, r3
 800ba8c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba96:	d102      	bne.n	800ba9e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ba98:	2300      	movs	r3, #0
 800ba9a:	61fb      	str	r3, [r7, #28]
 800ba9c:	e023      	b.n	800bae6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	4b15      	ldr	r3, [pc, #84]	; (800baf8 <xTaskCheckForTimeOut+0xc0>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	429a      	cmp	r2, r3
 800baa8:	d007      	beq.n	800baba <xTaskCheckForTimeOut+0x82>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	69ba      	ldr	r2, [r7, #24]
 800bab0:	429a      	cmp	r2, r3
 800bab2:	d302      	bcc.n	800baba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bab4:	2301      	movs	r3, #1
 800bab6:	61fb      	str	r3, [r7, #28]
 800bab8:	e015      	b.n	800bae6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	697a      	ldr	r2, [r7, #20]
 800bac0:	429a      	cmp	r2, r3
 800bac2:	d20b      	bcs.n	800badc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	697b      	ldr	r3, [r7, #20]
 800baca:	1ad2      	subs	r2, r2, r3
 800bacc:	683b      	ldr	r3, [r7, #0]
 800bace:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f7ff ff9b 	bl	800ba0c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bad6:	2300      	movs	r3, #0
 800bad8:	61fb      	str	r3, [r7, #28]
 800bada:	e004      	b.n	800bae6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	2200      	movs	r2, #0
 800bae0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bae2:	2301      	movs	r3, #1
 800bae4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bae6:	f001 fb3d 	bl	800d164 <vPortExitCritical>

	return xReturn;
 800baea:	69fb      	ldr	r3, [r7, #28]
}
 800baec:	4618      	mov	r0, r3
 800baee:	3720      	adds	r7, #32
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}
 800baf4:	20001da0 	.word	0x20001da0
 800baf8:	20001db4 	.word	0x20001db4

0800bafc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bafc:	b480      	push	{r7}
 800bafe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bb00:	4b03      	ldr	r3, [pc, #12]	; (800bb10 <vTaskMissedYield+0x14>)
 800bb02:	2201      	movs	r2, #1
 800bb04:	601a      	str	r2, [r3, #0]
}
 800bb06:	bf00      	nop
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0e:	4770      	bx	lr
 800bb10:	20001db0 	.word	0x20001db0

0800bb14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bb1c:	f000 f852 	bl	800bbc4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bb20:	4b06      	ldr	r3, [pc, #24]	; (800bb3c <prvIdleTask+0x28>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	2b01      	cmp	r3, #1
 800bb26:	d9f9      	bls.n	800bb1c <prvIdleTask+0x8>
			{
				taskYIELD();
 800bb28:	4b05      	ldr	r3, [pc, #20]	; (800bb40 <prvIdleTask+0x2c>)
 800bb2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb2e:	601a      	str	r2, [r3, #0]
 800bb30:	f3bf 8f4f 	dsb	sy
 800bb34:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bb38:	e7f0      	b.n	800bb1c <prvIdleTask+0x8>
 800bb3a:	bf00      	nop
 800bb3c:	200018cc 	.word	0x200018cc
 800bb40:	e000ed04 	.word	0xe000ed04

0800bb44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b082      	sub	sp, #8
 800bb48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	607b      	str	r3, [r7, #4]
 800bb4e:	e00c      	b.n	800bb6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bb50:	687a      	ldr	r2, [r7, #4]
 800bb52:	4613      	mov	r3, r2
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	4413      	add	r3, r2
 800bb58:	009b      	lsls	r3, r3, #2
 800bb5a:	4a12      	ldr	r2, [pc, #72]	; (800bba4 <prvInitialiseTaskLists+0x60>)
 800bb5c:	4413      	add	r3, r2
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f7fd feaa 	bl	80098b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	3301      	adds	r3, #1
 800bb68:	607b      	str	r3, [r7, #4]
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2b37      	cmp	r3, #55	; 0x37
 800bb6e:	d9ef      	bls.n	800bb50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bb70:	480d      	ldr	r0, [pc, #52]	; (800bba8 <prvInitialiseTaskLists+0x64>)
 800bb72:	f7fd fea1 	bl	80098b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bb76:	480d      	ldr	r0, [pc, #52]	; (800bbac <prvInitialiseTaskLists+0x68>)
 800bb78:	f7fd fe9e 	bl	80098b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bb7c:	480c      	ldr	r0, [pc, #48]	; (800bbb0 <prvInitialiseTaskLists+0x6c>)
 800bb7e:	f7fd fe9b 	bl	80098b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bb82:	480c      	ldr	r0, [pc, #48]	; (800bbb4 <prvInitialiseTaskLists+0x70>)
 800bb84:	f7fd fe98 	bl	80098b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bb88:	480b      	ldr	r0, [pc, #44]	; (800bbb8 <prvInitialiseTaskLists+0x74>)
 800bb8a:	f7fd fe95 	bl	80098b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bb8e:	4b0b      	ldr	r3, [pc, #44]	; (800bbbc <prvInitialiseTaskLists+0x78>)
 800bb90:	4a05      	ldr	r2, [pc, #20]	; (800bba8 <prvInitialiseTaskLists+0x64>)
 800bb92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bb94:	4b0a      	ldr	r3, [pc, #40]	; (800bbc0 <prvInitialiseTaskLists+0x7c>)
 800bb96:	4a05      	ldr	r2, [pc, #20]	; (800bbac <prvInitialiseTaskLists+0x68>)
 800bb98:	601a      	str	r2, [r3, #0]
}
 800bb9a:	bf00      	nop
 800bb9c:	3708      	adds	r7, #8
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}
 800bba2:	bf00      	nop
 800bba4:	200018cc 	.word	0x200018cc
 800bba8:	20001d2c 	.word	0x20001d2c
 800bbac:	20001d40 	.word	0x20001d40
 800bbb0:	20001d5c 	.word	0x20001d5c
 800bbb4:	20001d70 	.word	0x20001d70
 800bbb8:	20001d88 	.word	0x20001d88
 800bbbc:	20001d54 	.word	0x20001d54
 800bbc0:	20001d58 	.word	0x20001d58

0800bbc4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b082      	sub	sp, #8
 800bbc8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bbca:	e019      	b.n	800bc00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bbcc:	f001 fa9a 	bl	800d104 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbd0:	4b10      	ldr	r3, [pc, #64]	; (800bc14 <prvCheckTasksWaitingTermination+0x50>)
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	68db      	ldr	r3, [r3, #12]
 800bbd6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	3304      	adds	r3, #4
 800bbdc:	4618      	mov	r0, r3
 800bbde:	f7fd fef5 	bl	80099cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bbe2:	4b0d      	ldr	r3, [pc, #52]	; (800bc18 <prvCheckTasksWaitingTermination+0x54>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	3b01      	subs	r3, #1
 800bbe8:	4a0b      	ldr	r2, [pc, #44]	; (800bc18 <prvCheckTasksWaitingTermination+0x54>)
 800bbea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bbec:	4b0b      	ldr	r3, [pc, #44]	; (800bc1c <prvCheckTasksWaitingTermination+0x58>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	3b01      	subs	r3, #1
 800bbf2:	4a0a      	ldr	r2, [pc, #40]	; (800bc1c <prvCheckTasksWaitingTermination+0x58>)
 800bbf4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bbf6:	f001 fab5 	bl	800d164 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f000 f8e4 	bl	800bdc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc00:	4b06      	ldr	r3, [pc, #24]	; (800bc1c <prvCheckTasksWaitingTermination+0x58>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d1e1      	bne.n	800bbcc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bc08:	bf00      	nop
 800bc0a:	bf00      	nop
 800bc0c:	3708      	adds	r7, #8
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}
 800bc12:	bf00      	nop
 800bc14:	20001d70 	.word	0x20001d70
 800bc18:	20001d9c 	.word	0x20001d9c
 800bc1c:	20001d84 	.word	0x20001d84

0800bc20 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	607a      	str	r2, [r7, #4]
 800bc2c:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d102      	bne.n	800bc3a <vTaskGetInfo+0x1a>
 800bc34:	4b2c      	ldr	r3, [pc, #176]	; (800bce8 <vTaskGetInfo+0xc8>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	e000      	b.n	800bc3c <vTaskGetInfo+0x1c>
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	697a      	ldr	r2, [r7, #20]
 800bc42:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800bc44:	697b      	ldr	r3, [r7, #20]
 800bc46:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800bc4e:	697b      	ldr	r3, [r7, #20]
 800bc50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800bc66:	697b      	ldr	r3, [r7, #20]
 800bc68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	615a      	str	r2, [r3, #20]
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
		}
		#else
		{
			pxTaskStatus->ulRunTimeCounter = 0;
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	2200      	movs	r2, #0
 800bc72:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800bc74:	78fb      	ldrb	r3, [r7, #3]
 800bc76:	2b05      	cmp	r3, #5
 800bc78:	d01a      	beq.n	800bcb0 <vTaskGetInfo+0x90>
		{
			if( pxTCB == pxCurrentTCB )
 800bc7a:	4b1b      	ldr	r3, [pc, #108]	; (800bce8 <vTaskGetInfo+0xc8>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	697a      	ldr	r2, [r7, #20]
 800bc80:	429a      	cmp	r2, r3
 800bc82:	d103      	bne.n	800bc8c <vTaskGetInfo+0x6c>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800bc84:	68bb      	ldr	r3, [r7, #8]
 800bc86:	2200      	movs	r2, #0
 800bc88:	731a      	strb	r2, [r3, #12]
 800bc8a:	e018      	b.n	800bcbe <vTaskGetInfo+0x9e>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800bc8c:	68bb      	ldr	r3, [r7, #8]
 800bc8e:	78fa      	ldrb	r2, [r7, #3]
 800bc90:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 800bc92:	78fb      	ldrb	r3, [r7, #3]
 800bc94:	2b03      	cmp	r3, #3
 800bc96:	d112      	bne.n	800bcbe <vTaskGetInfo+0x9e>
					{
						vTaskSuspendAll();
 800bc98:	f7ff fb9c 	bl	800b3d4 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bc9c:	697b      	ldr	r3, [r7, #20]
 800bc9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d002      	beq.n	800bcaa <vTaskGetInfo+0x8a>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	2202      	movs	r2, #2
 800bca8:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800bcaa:	f7ff fba1 	bl	800b3f0 <xTaskResumeAll>
 800bcae:	e006      	b.n	800bcbe <vTaskGetInfo+0x9e>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800bcb0:	6978      	ldr	r0, [r7, #20]
 800bcb2:	f7ff fab9 	bl	800b228 <eTaskGetState>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	461a      	mov	r2, r3
 800bcba:	68bb      	ldr	r3, [r7, #8]
 800bcbc:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d009      	beq.n	800bcd8 <vTaskGetInfo+0xb8>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcc8:	4618      	mov	r0, r3
 800bcca:	f000 f861 	bl	800bd90 <prvTaskCheckFreeStackSpace>
 800bcce:	4603      	mov	r3, r0
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800bcd6:	e002      	b.n	800bcde <vTaskGetInfo+0xbe>
			pxTaskStatus->usStackHighWaterMark = 0;
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	2200      	movs	r2, #0
 800bcdc:	841a      	strh	r2, [r3, #32]
	}
 800bcde:	bf00      	nop
 800bce0:	3718      	adds	r7, #24
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}
 800bce6:	bf00      	nop
 800bce8:	200018c8 	.word	0x200018c8

0800bcec <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b08a      	sub	sp, #40	; 0x28
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	60f8      	str	r0, [r7, #12]
 800bcf4:	60b9      	str	r1, [r7, #8]
 800bcf6:	4613      	mov	r3, r2
 800bcf8:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d03f      	beq.n	800bd86 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd06:	68bb      	ldr	r3, [r7, #8]
 800bd08:	623b      	str	r3, [r7, #32]
 800bd0a:	6a3b      	ldr	r3, [r7, #32]
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	685a      	ldr	r2, [r3, #4]
 800bd10:	6a3b      	ldr	r3, [r7, #32]
 800bd12:	605a      	str	r2, [r3, #4]
 800bd14:	6a3b      	ldr	r3, [r7, #32]
 800bd16:	685a      	ldr	r2, [r3, #4]
 800bd18:	6a3b      	ldr	r3, [r7, #32]
 800bd1a:	3308      	adds	r3, #8
 800bd1c:	429a      	cmp	r2, r3
 800bd1e:	d104      	bne.n	800bd2a <prvListTasksWithinSingleList+0x3e>
 800bd20:	6a3b      	ldr	r3, [r7, #32]
 800bd22:	685b      	ldr	r3, [r3, #4]
 800bd24:	685a      	ldr	r2, [r3, #4]
 800bd26:	6a3b      	ldr	r3, [r7, #32]
 800bd28:	605a      	str	r2, [r3, #4]
 800bd2a:	6a3b      	ldr	r3, [r7, #32]
 800bd2c:	685b      	ldr	r3, [r3, #4]
 800bd2e:	68db      	ldr	r3, [r3, #12]
 800bd30:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	61bb      	str	r3, [r7, #24]
 800bd36:	69bb      	ldr	r3, [r7, #24]
 800bd38:	685b      	ldr	r3, [r3, #4]
 800bd3a:	685a      	ldr	r2, [r3, #4]
 800bd3c:	69bb      	ldr	r3, [r7, #24]
 800bd3e:	605a      	str	r2, [r3, #4]
 800bd40:	69bb      	ldr	r3, [r7, #24]
 800bd42:	685a      	ldr	r2, [r3, #4]
 800bd44:	69bb      	ldr	r3, [r7, #24]
 800bd46:	3308      	adds	r3, #8
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	d104      	bne.n	800bd56 <prvListTasksWithinSingleList+0x6a>
 800bd4c:	69bb      	ldr	r3, [r7, #24]
 800bd4e:	685b      	ldr	r3, [r3, #4]
 800bd50:	685a      	ldr	r2, [r3, #4]
 800bd52:	69bb      	ldr	r3, [r7, #24]
 800bd54:	605a      	str	r2, [r3, #4]
 800bd56:	69bb      	ldr	r3, [r7, #24]
 800bd58:	685b      	ldr	r3, [r3, #4]
 800bd5a:	68db      	ldr	r3, [r3, #12]
 800bd5c:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800bd5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd60:	4613      	mov	r3, r2
 800bd62:	00db      	lsls	r3, r3, #3
 800bd64:	4413      	add	r3, r2
 800bd66:	009b      	lsls	r3, r3, #2
 800bd68:	461a      	mov	r2, r3
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	1899      	adds	r1, r3, r2
 800bd6e:	79fb      	ldrb	r3, [r7, #7]
 800bd70:	2201      	movs	r2, #1
 800bd72:	6978      	ldr	r0, [r7, #20]
 800bd74:	f7ff ff54 	bl	800bc20 <vTaskGetInfo>
				uxTask++;
 800bd78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 800bd7e:	697a      	ldr	r2, [r7, #20]
 800bd80:	69fb      	ldr	r3, [r7, #28]
 800bd82:	429a      	cmp	r2, r3
 800bd84:	d1d5      	bne.n	800bd32 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800bd86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3728      	adds	r7, #40	; 0x28
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800bd90:	b480      	push	{r7}
 800bd92:	b085      	sub	sp, #20
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800bd9c:	e005      	b.n	800bdaa <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	3301      	adds	r3, #1
 800bda2:	607b      	str	r3, [r7, #4]
			ulCount++;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	3301      	adds	r3, #1
 800bda8:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	781b      	ldrb	r3, [r3, #0]
 800bdae:	2ba5      	cmp	r3, #165	; 0xa5
 800bdb0:	d0f5      	beq.n	800bd9e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	089b      	lsrs	r3, r3, #2
 800bdb6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	b29b      	uxth	r3, r3
	}
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	3714      	adds	r7, #20
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc6:	4770      	bx	lr

0800bdc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b084      	sub	sp, #16
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	3364      	adds	r3, #100	; 0x64
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f003 fbd5 	bl	800f584 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d108      	bne.n	800bdf6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bde8:	4618      	mov	r0, r3
 800bdea:	f001 fb79 	bl	800d4e0 <vPortFree>
				vPortFree( pxTCB );
 800bdee:	6878      	ldr	r0, [r7, #4]
 800bdf0:	f001 fb76 	bl	800d4e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bdf4:	e018      	b.n	800be28 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800bdfc:	2b01      	cmp	r3, #1
 800bdfe:	d103      	bne.n	800be08 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f001 fb6d 	bl	800d4e0 <vPortFree>
	}
 800be06:	e00f      	b.n	800be28 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800be0e:	2b02      	cmp	r3, #2
 800be10:	d00a      	beq.n	800be28 <prvDeleteTCB+0x60>
	__asm volatile
 800be12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be16:	f383 8811 	msr	BASEPRI, r3
 800be1a:	f3bf 8f6f 	isb	sy
 800be1e:	f3bf 8f4f 	dsb	sy
 800be22:	60fb      	str	r3, [r7, #12]
}
 800be24:	bf00      	nop
 800be26:	e7fe      	b.n	800be26 <prvDeleteTCB+0x5e>
	}
 800be28:	bf00      	nop
 800be2a:	3710      	adds	r7, #16
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}

0800be30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800be30:	b480      	push	{r7}
 800be32:	b083      	sub	sp, #12
 800be34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be36:	4b0c      	ldr	r3, [pc, #48]	; (800be68 <prvResetNextTaskUnblockTime+0x38>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d104      	bne.n	800be4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800be40:	4b0a      	ldr	r3, [pc, #40]	; (800be6c <prvResetNextTaskUnblockTime+0x3c>)
 800be42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800be48:	e008      	b.n	800be5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be4a:	4b07      	ldr	r3, [pc, #28]	; (800be68 <prvResetNextTaskUnblockTime+0x38>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	68db      	ldr	r3, [r3, #12]
 800be50:	68db      	ldr	r3, [r3, #12]
 800be52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	685b      	ldr	r3, [r3, #4]
 800be58:	4a04      	ldr	r2, [pc, #16]	; (800be6c <prvResetNextTaskUnblockTime+0x3c>)
 800be5a:	6013      	str	r3, [r2, #0]
}
 800be5c:	bf00      	nop
 800be5e:	370c      	adds	r7, #12
 800be60:	46bd      	mov	sp, r7
 800be62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be66:	4770      	bx	lr
 800be68:	20001d54 	.word	0x20001d54
 800be6c:	20001dbc 	.word	0x20001dbc

0800be70 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800be70:	b480      	push	{r7}
 800be72:	b083      	sub	sp, #12
 800be74:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800be76:	4b05      	ldr	r3, [pc, #20]	; (800be8c <xTaskGetCurrentTaskHandle+0x1c>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800be7c:	687b      	ldr	r3, [r7, #4]
	}
 800be7e:	4618      	mov	r0, r3
 800be80:	370c      	adds	r7, #12
 800be82:	46bd      	mov	sp, r7
 800be84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be88:	4770      	bx	lr
 800be8a:	bf00      	nop
 800be8c:	200018c8 	.word	0x200018c8

0800be90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800be90:	b480      	push	{r7}
 800be92:	b083      	sub	sp, #12
 800be94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800be96:	4b0b      	ldr	r3, [pc, #44]	; (800bec4 <xTaskGetSchedulerState+0x34>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d102      	bne.n	800bea4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800be9e:	2301      	movs	r3, #1
 800bea0:	607b      	str	r3, [r7, #4]
 800bea2:	e008      	b.n	800beb6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bea4:	4b08      	ldr	r3, [pc, #32]	; (800bec8 <xTaskGetSchedulerState+0x38>)
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d102      	bne.n	800beb2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800beac:	2302      	movs	r3, #2
 800beae:	607b      	str	r3, [r7, #4]
 800beb0:	e001      	b.n	800beb6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800beb2:	2300      	movs	r3, #0
 800beb4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800beb6:	687b      	ldr	r3, [r7, #4]
	}
 800beb8:	4618      	mov	r0, r3
 800beba:	370c      	adds	r7, #12
 800bebc:	46bd      	mov	sp, r7
 800bebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec2:	4770      	bx	lr
 800bec4:	20001da8 	.word	0x20001da8
 800bec8:	20001dc4 	.word	0x20001dc4

0800becc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800becc:	b580      	push	{r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bed8:	2300      	movs	r3, #0
 800beda:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d051      	beq.n	800bf86 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bee6:	4b2a      	ldr	r3, [pc, #168]	; (800bf90 <xTaskPriorityInherit+0xc4>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800beec:	429a      	cmp	r2, r3
 800beee:	d241      	bcs.n	800bf74 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	699b      	ldr	r3, [r3, #24]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	db06      	blt.n	800bf06 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bef8:	4b25      	ldr	r3, [pc, #148]	; (800bf90 <xTaskPriorityInherit+0xc4>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800befe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	6959      	ldr	r1, [r3, #20]
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf0e:	4613      	mov	r3, r2
 800bf10:	009b      	lsls	r3, r3, #2
 800bf12:	4413      	add	r3, r2
 800bf14:	009b      	lsls	r3, r3, #2
 800bf16:	4a1f      	ldr	r2, [pc, #124]	; (800bf94 <xTaskPriorityInherit+0xc8>)
 800bf18:	4413      	add	r3, r2
 800bf1a:	4299      	cmp	r1, r3
 800bf1c:	d122      	bne.n	800bf64 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	3304      	adds	r3, #4
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7fd fd52 	bl	80099cc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bf28:	4b19      	ldr	r3, [pc, #100]	; (800bf90 <xTaskPriorityInherit+0xc4>)
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf36:	4b18      	ldr	r3, [pc, #96]	; (800bf98 <xTaskPriorityInherit+0xcc>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	429a      	cmp	r2, r3
 800bf3c:	d903      	bls.n	800bf46 <xTaskPriorityInherit+0x7a>
 800bf3e:	68bb      	ldr	r3, [r7, #8]
 800bf40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf42:	4a15      	ldr	r2, [pc, #84]	; (800bf98 <xTaskPriorityInherit+0xcc>)
 800bf44:	6013      	str	r3, [r2, #0]
 800bf46:	68bb      	ldr	r3, [r7, #8]
 800bf48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf4a:	4613      	mov	r3, r2
 800bf4c:	009b      	lsls	r3, r3, #2
 800bf4e:	4413      	add	r3, r2
 800bf50:	009b      	lsls	r3, r3, #2
 800bf52:	4a10      	ldr	r2, [pc, #64]	; (800bf94 <xTaskPriorityInherit+0xc8>)
 800bf54:	441a      	add	r2, r3
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	3304      	adds	r3, #4
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	4610      	mov	r0, r2
 800bf5e:	f7fd fcd8 	bl	8009912 <vListInsertEnd>
 800bf62:	e004      	b.n	800bf6e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bf64:	4b0a      	ldr	r3, [pc, #40]	; (800bf90 <xTaskPriorityInherit+0xc4>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bf6e:	2301      	movs	r3, #1
 800bf70:	60fb      	str	r3, [r7, #12]
 800bf72:	e008      	b.n	800bf86 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bf78:	4b05      	ldr	r3, [pc, #20]	; (800bf90 <xTaskPriorityInherit+0xc4>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf7e:	429a      	cmp	r2, r3
 800bf80:	d201      	bcs.n	800bf86 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bf82:	2301      	movs	r3, #1
 800bf84:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bf86:	68fb      	ldr	r3, [r7, #12]
	}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3710      	adds	r7, #16
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}
 800bf90:	200018c8 	.word	0x200018c8
 800bf94:	200018cc 	.word	0x200018cc
 800bf98:	20001da4 	.word	0x20001da4

0800bf9c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b086      	sub	sp, #24
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d056      	beq.n	800c060 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bfb2:	4b2e      	ldr	r3, [pc, #184]	; (800c06c <xTaskPriorityDisinherit+0xd0>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	693a      	ldr	r2, [r7, #16]
 800bfb8:	429a      	cmp	r2, r3
 800bfba:	d00a      	beq.n	800bfd2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800bfbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfc0:	f383 8811 	msr	BASEPRI, r3
 800bfc4:	f3bf 8f6f 	isb	sy
 800bfc8:	f3bf 8f4f 	dsb	sy
 800bfcc:	60fb      	str	r3, [r7, #12]
}
 800bfce:	bf00      	nop
 800bfd0:	e7fe      	b.n	800bfd0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d10a      	bne.n	800bff0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bfda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfde:	f383 8811 	msr	BASEPRI, r3
 800bfe2:	f3bf 8f6f 	isb	sy
 800bfe6:	f3bf 8f4f 	dsb	sy
 800bfea:	60bb      	str	r3, [r7, #8]
}
 800bfec:	bf00      	nop
 800bfee:	e7fe      	b.n	800bfee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bff4:	1e5a      	subs	r2, r3, #1
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bffa:	693b      	ldr	r3, [r7, #16]
 800bffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c002:	429a      	cmp	r2, r3
 800c004:	d02c      	beq.n	800c060 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d128      	bne.n	800c060 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c00e:	693b      	ldr	r3, [r7, #16]
 800c010:	3304      	adds	r3, #4
 800c012:	4618      	mov	r0, r3
 800c014:	f7fd fcda 	bl	80099cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c018:	693b      	ldr	r3, [r7, #16]
 800c01a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c020:	693b      	ldr	r3, [r7, #16]
 800c022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c024:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c030:	4b0f      	ldr	r3, [pc, #60]	; (800c070 <xTaskPriorityDisinherit+0xd4>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	429a      	cmp	r2, r3
 800c036:	d903      	bls.n	800c040 <xTaskPriorityDisinherit+0xa4>
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c03c:	4a0c      	ldr	r2, [pc, #48]	; (800c070 <xTaskPriorityDisinherit+0xd4>)
 800c03e:	6013      	str	r3, [r2, #0]
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c044:	4613      	mov	r3, r2
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	4413      	add	r3, r2
 800c04a:	009b      	lsls	r3, r3, #2
 800c04c:	4a09      	ldr	r2, [pc, #36]	; (800c074 <xTaskPriorityDisinherit+0xd8>)
 800c04e:	441a      	add	r2, r3
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	3304      	adds	r3, #4
 800c054:	4619      	mov	r1, r3
 800c056:	4610      	mov	r0, r2
 800c058:	f7fd fc5b 	bl	8009912 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c05c:	2301      	movs	r3, #1
 800c05e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c060:	697b      	ldr	r3, [r7, #20]
	}
 800c062:	4618      	mov	r0, r3
 800c064:	3718      	adds	r7, #24
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}
 800c06a:	bf00      	nop
 800c06c:	200018c8 	.word	0x200018c8
 800c070:	20001da4 	.word	0x20001da4
 800c074:	200018cc 	.word	0x200018cc

0800c078 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b088      	sub	sp, #32
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
 800c080:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c086:	2301      	movs	r3, #1
 800c088:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d06a      	beq.n	800c166 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c090:	69bb      	ldr	r3, [r7, #24]
 800c092:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c094:	2b00      	cmp	r3, #0
 800c096:	d10a      	bne.n	800c0ae <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c09c:	f383 8811 	msr	BASEPRI, r3
 800c0a0:	f3bf 8f6f 	isb	sy
 800c0a4:	f3bf 8f4f 	dsb	sy
 800c0a8:	60fb      	str	r3, [r7, #12]
}
 800c0aa:	bf00      	nop
 800c0ac:	e7fe      	b.n	800c0ac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c0ae:	69bb      	ldr	r3, [r7, #24]
 800c0b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0b2:	683a      	ldr	r2, [r7, #0]
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	d902      	bls.n	800c0be <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	61fb      	str	r3, [r7, #28]
 800c0bc:	e002      	b.n	800c0c4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c0be:	69bb      	ldr	r3, [r7, #24]
 800c0c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0c2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c0c4:	69bb      	ldr	r3, [r7, #24]
 800c0c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0c8:	69fa      	ldr	r2, [r7, #28]
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d04b      	beq.n	800c166 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c0ce:	69bb      	ldr	r3, [r7, #24]
 800c0d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0d2:	697a      	ldr	r2, [r7, #20]
 800c0d4:	429a      	cmp	r2, r3
 800c0d6:	d146      	bne.n	800c166 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c0d8:	4b25      	ldr	r3, [pc, #148]	; (800c170 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	69ba      	ldr	r2, [r7, #24]
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d10a      	bne.n	800c0f8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c0e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0e6:	f383 8811 	msr	BASEPRI, r3
 800c0ea:	f3bf 8f6f 	isb	sy
 800c0ee:	f3bf 8f4f 	dsb	sy
 800c0f2:	60bb      	str	r3, [r7, #8]
}
 800c0f4:	bf00      	nop
 800c0f6:	e7fe      	b.n	800c0f6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0fc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c0fe:	69bb      	ldr	r3, [r7, #24]
 800c100:	69fa      	ldr	r2, [r7, #28]
 800c102:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	699b      	ldr	r3, [r3, #24]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	db04      	blt.n	800c116 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c10c:	69fb      	ldr	r3, [r7, #28]
 800c10e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c112:	69bb      	ldr	r3, [r7, #24]
 800c114:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c116:	69bb      	ldr	r3, [r7, #24]
 800c118:	6959      	ldr	r1, [r3, #20]
 800c11a:	693a      	ldr	r2, [r7, #16]
 800c11c:	4613      	mov	r3, r2
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	4413      	add	r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	4a13      	ldr	r2, [pc, #76]	; (800c174 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c126:	4413      	add	r3, r2
 800c128:	4299      	cmp	r1, r3
 800c12a:	d11c      	bne.n	800c166 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c12c:	69bb      	ldr	r3, [r7, #24]
 800c12e:	3304      	adds	r3, #4
 800c130:	4618      	mov	r0, r3
 800c132:	f7fd fc4b 	bl	80099cc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c13a:	4b0f      	ldr	r3, [pc, #60]	; (800c178 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	429a      	cmp	r2, r3
 800c140:	d903      	bls.n	800c14a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c142:	69bb      	ldr	r3, [r7, #24]
 800c144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c146:	4a0c      	ldr	r2, [pc, #48]	; (800c178 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c148:	6013      	str	r3, [r2, #0]
 800c14a:	69bb      	ldr	r3, [r7, #24]
 800c14c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c14e:	4613      	mov	r3, r2
 800c150:	009b      	lsls	r3, r3, #2
 800c152:	4413      	add	r3, r2
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	4a07      	ldr	r2, [pc, #28]	; (800c174 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c158:	441a      	add	r2, r3
 800c15a:	69bb      	ldr	r3, [r7, #24]
 800c15c:	3304      	adds	r3, #4
 800c15e:	4619      	mov	r1, r3
 800c160:	4610      	mov	r0, r2
 800c162:	f7fd fbd6 	bl	8009912 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c166:	bf00      	nop
 800c168:	3720      	adds	r7, #32
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}
 800c16e:	bf00      	nop
 800c170:	200018c8 	.word	0x200018c8
 800c174:	200018cc 	.word	0x200018cc
 800c178:	20001da4 	.word	0x20001da4

0800c17c <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b084      	sub	sp, #16
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
 800c184:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800c186:	6839      	ldr	r1, [r7, #0]
 800c188:	6878      	ldr	r0, [r7, #4]
 800c18a:	f003 fa87 	bl	800f69c <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f7f4 f886 	bl	80002a0 <strlen>
 800c194:	60f8      	str	r0, [r7, #12]
 800c196:	e007      	b.n	800c1a8 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800c198:	687a      	ldr	r2, [r7, #4]
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	4413      	add	r3, r2
 800c19e:	2220      	movs	r2, #32
 800c1a0:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	60fb      	str	r3, [r7, #12]
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2b1e      	cmp	r3, #30
 800c1ac:	d9f4      	bls.n	800c198 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 800c1ae:	687a      	ldr	r2, [r7, #4]
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	4413      	add	r3, r2
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 800c1b8:	687a      	ldr	r2, [r7, #4]
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	4413      	add	r3, r2
	}
 800c1be:	4618      	mov	r0, r3
 800c1c0:	3710      	adds	r7, #16
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd80      	pop	{r7, pc}
	...

0800c1c8 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 800c1c8:	b590      	push	{r4, r7, lr}
 800c1ca:	b089      	sub	sp, #36	; 0x24
 800c1cc:	af02      	add	r7, sp, #8
 800c1ce:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800c1d6:	4b45      	ldr	r3, [pc, #276]	; (800c2ec <vTaskList+0x124>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800c1dc:	4b43      	ldr	r3, [pc, #268]	; (800c2ec <vTaskList+0x124>)
 800c1de:	681a      	ldr	r2, [r3, #0]
 800c1e0:	4613      	mov	r3, r2
 800c1e2:	00db      	lsls	r3, r3, #3
 800c1e4:	4413      	add	r3, r2
 800c1e6:	009b      	lsls	r3, r3, #2
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	f001 f8ad 	bl	800d348 <pvPortMalloc>
 800c1ee:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d076      	beq.n	800c2e4 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	68f9      	ldr	r1, [r7, #12]
 800c1fa:	68b8      	ldr	r0, [r7, #8]
 800c1fc:	f7ff f9a6 	bl	800b54c <uxTaskGetSystemState>
 800c200:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800c202:	2300      	movs	r3, #0
 800c204:	617b      	str	r3, [r7, #20]
 800c206:	e066      	b.n	800c2d6 <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 800c208:	697a      	ldr	r2, [r7, #20]
 800c20a:	4613      	mov	r3, r2
 800c20c:	00db      	lsls	r3, r3, #3
 800c20e:	4413      	add	r3, r2
 800c210:	009b      	lsls	r3, r3, #2
 800c212:	461a      	mov	r2, r3
 800c214:	68bb      	ldr	r3, [r7, #8]
 800c216:	4413      	add	r3, r2
 800c218:	7b1b      	ldrb	r3, [r3, #12]
 800c21a:	2b04      	cmp	r3, #4
 800c21c:	d81b      	bhi.n	800c256 <vTaskList+0x8e>
 800c21e:	a201      	add	r2, pc, #4	; (adr r2, 800c224 <vTaskList+0x5c>)
 800c220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c224:	0800c239 	.word	0x0800c239
 800c228:	0800c23f 	.word	0x0800c23f
 800c22c:	0800c245 	.word	0x0800c245
 800c230:	0800c24b 	.word	0x0800c24b
 800c234:	0800c251 	.word	0x0800c251
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 800c238:	2358      	movs	r3, #88	; 0x58
 800c23a:	74fb      	strb	r3, [r7, #19]
										break;
 800c23c:	e00e      	b.n	800c25c <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 800c23e:	2352      	movs	r3, #82	; 0x52
 800c240:	74fb      	strb	r3, [r7, #19]
										break;
 800c242:	e00b      	b.n	800c25c <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800c244:	2342      	movs	r3, #66	; 0x42
 800c246:	74fb      	strb	r3, [r7, #19]
										break;
 800c248:	e008      	b.n	800c25c <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 800c24a:	2353      	movs	r3, #83	; 0x53
 800c24c:	74fb      	strb	r3, [r7, #19]
										break;
 800c24e:	e005      	b.n	800c25c <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 800c250:	2344      	movs	r3, #68	; 0x44
 800c252:	74fb      	strb	r3, [r7, #19]
										break;
 800c254:	e002      	b.n	800c25c <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 800c256:	2300      	movs	r3, #0
 800c258:	74fb      	strb	r3, [r7, #19]
										break;
 800c25a:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800c25c:	697a      	ldr	r2, [r7, #20]
 800c25e:	4613      	mov	r3, r2
 800c260:	00db      	lsls	r3, r3, #3
 800c262:	4413      	add	r3, r2
 800c264:	009b      	lsls	r3, r3, #2
 800c266:	461a      	mov	r2, r3
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	4413      	add	r3, r2
 800c26c:	685b      	ldr	r3, [r3, #4]
 800c26e:	4619      	mov	r1, r3
 800c270:	6878      	ldr	r0, [r7, #4]
 800c272:	f7ff ff83 	bl	800c17c <prvWriteNameToBuffer>
 800c276:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800c278:	7cf9      	ldrb	r1, [r7, #19]
 800c27a:	697a      	ldr	r2, [r7, #20]
 800c27c:	4613      	mov	r3, r2
 800c27e:	00db      	lsls	r3, r3, #3
 800c280:	4413      	add	r3, r2
 800c282:	009b      	lsls	r3, r3, #2
 800c284:	461a      	mov	r2, r3
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	4413      	add	r3, r2
 800c28a:	6918      	ldr	r0, [r3, #16]
 800c28c:	697a      	ldr	r2, [r7, #20]
 800c28e:	4613      	mov	r3, r2
 800c290:	00db      	lsls	r3, r3, #3
 800c292:	4413      	add	r3, r2
 800c294:	009b      	lsls	r3, r3, #2
 800c296:	461a      	mov	r2, r3
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	4413      	add	r3, r2
 800c29c:	8c1b      	ldrh	r3, [r3, #32]
 800c29e:	461c      	mov	r4, r3
 800c2a0:	697a      	ldr	r2, [r7, #20]
 800c2a2:	4613      	mov	r3, r2
 800c2a4:	00db      	lsls	r3, r3, #3
 800c2a6:	4413      	add	r3, r2
 800c2a8:	009b      	lsls	r3, r3, #2
 800c2aa:	461a      	mov	r2, r3
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	4413      	add	r3, r2
 800c2b0:	689b      	ldr	r3, [r3, #8]
 800c2b2:	9301      	str	r3, [sp, #4]
 800c2b4:	9400      	str	r4, [sp, #0]
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	460a      	mov	r2, r1
 800c2ba:	490d      	ldr	r1, [pc, #52]	; (800c2f0 <vTaskList+0x128>)
 800c2bc:	6878      	ldr	r0, [r7, #4]
 800c2be:	f003 f9cd 	bl	800f65c <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f7f3 ffec 	bl	80002a0 <strlen>
 800c2c8:	4602      	mov	r2, r0
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	4413      	add	r3, r2
 800c2ce:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	3301      	adds	r3, #1
 800c2d4:	617b      	str	r3, [r7, #20]
 800c2d6:	697a      	ldr	r2, [r7, #20]
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d394      	bcc.n	800c208 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800c2de:	68b8      	ldr	r0, [r7, #8]
 800c2e0:	f001 f8fe 	bl	800d4e0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c2e4:	bf00      	nop
 800c2e6:	371c      	adds	r7, #28
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd90      	pop	{r4, r7, pc}
 800c2ec:	20001d9c 	.word	0x20001d9c
 800c2f0:	080105b4 	.word	0x080105b4

0800c2f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c2f4:	b480      	push	{r7}
 800c2f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c2f8:	4b07      	ldr	r3, [pc, #28]	; (800c318 <pvTaskIncrementMutexHeldCount+0x24>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d004      	beq.n	800c30a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c300:	4b05      	ldr	r3, [pc, #20]	; (800c318 <pvTaskIncrementMutexHeldCount+0x24>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800c306:	3201      	adds	r2, #1
 800c308:	661a      	str	r2, [r3, #96]	; 0x60
		}

		return pxCurrentTCB;
 800c30a:	4b03      	ldr	r3, [pc, #12]	; (800c318 <pvTaskIncrementMutexHeldCount+0x24>)
 800c30c:	681b      	ldr	r3, [r3, #0]
	}
 800c30e:	4618      	mov	r0, r3
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr
 800c318:	200018c8 	.word	0x200018c8

0800c31c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b086      	sub	sp, #24
 800c320:	af00      	add	r7, sp, #0
 800c322:	60f8      	str	r0, [r7, #12]
 800c324:	60b9      	str	r1, [r7, #8]
 800c326:	607a      	str	r2, [r7, #4]
 800c328:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800c32a:	f000 feeb 	bl	800d104 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c32e:	4b29      	ldr	r3, [pc, #164]	; (800c3d4 <xTaskNotifyWait+0xb8>)
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c336:	b2db      	uxtb	r3, r3
 800c338:	2b02      	cmp	r3, #2
 800c33a:	d01c      	beq.n	800c376 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800c33c:	4b25      	ldr	r3, [pc, #148]	; (800c3d4 <xTaskNotifyWait+0xb8>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800c344:	68fa      	ldr	r2, [r7, #12]
 800c346:	43d2      	mvns	r2, r2
 800c348:	400a      	ands	r2, r1
 800c34a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c34e:	4b21      	ldr	r3, [pc, #132]	; (800c3d4 <xTaskNotifyWait+0xb8>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2201      	movs	r2, #1
 800c354:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

				if( xTicksToWait > ( TickType_t ) 0 )
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00b      	beq.n	800c376 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c35e:	2101      	movs	r1, #1
 800c360:	6838      	ldr	r0, [r7, #0]
 800c362:	f000 fa03 	bl	800c76c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c366:	4b1c      	ldr	r3, [pc, #112]	; (800c3d8 <xTaskNotifyWait+0xbc>)
 800c368:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c36c:	601a      	str	r2, [r3, #0]
 800c36e:	f3bf 8f4f 	dsb	sy
 800c372:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c376:	f000 fef5 	bl	800d164 <vPortExitCritical>

		taskENTER_CRITICAL();
 800c37a:	f000 fec3 	bl	800d104 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d005      	beq.n	800c390 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800c384:	4b13      	ldr	r3, [pc, #76]	; (800c3d4 <xTaskNotifyWait+0xb8>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c390:	4b10      	ldr	r3, [pc, #64]	; (800c3d4 <xTaskNotifyWait+0xb8>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c398:	b2db      	uxtb	r3, r3
 800c39a:	2b02      	cmp	r3, #2
 800c39c:	d002      	beq.n	800c3a4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	617b      	str	r3, [r7, #20]
 800c3a2:	e00a      	b.n	800c3ba <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800c3a4:	4b0b      	ldr	r3, [pc, #44]	; (800c3d4 <xTaskNotifyWait+0xb8>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800c3ac:	68ba      	ldr	r2, [r7, #8]
 800c3ae:	43d2      	mvns	r2, r2
 800c3b0:	400a      	ands	r2, r1
 800c3b2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
				xReturn = pdTRUE;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c3ba:	4b06      	ldr	r3, [pc, #24]	; (800c3d4 <xTaskNotifyWait+0xb8>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
		}
		taskEXIT_CRITICAL();
 800c3c4:	f000 fece 	bl	800d164 <vPortExitCritical>

		return xReturn;
 800c3c8:	697b      	ldr	r3, [r7, #20]
	}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	3718      	adds	r7, #24
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bd80      	pop	{r7, pc}
 800c3d2:	bf00      	nop
 800c3d4:	200018c8 	.word	0x200018c8
 800c3d8:	e000ed04 	.word	0xe000ed04

0800c3dc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b08a      	sub	sp, #40	; 0x28
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	60f8      	str	r0, [r7, #12]
 800c3e4:	60b9      	str	r1, [r7, #8]
 800c3e6:	603b      	str	r3, [r7, #0]
 800c3e8:	4613      	mov	r3, r2
 800c3ea:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d10a      	bne.n	800c40c <xTaskGenericNotify+0x30>
	__asm volatile
 800c3f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3fa:	f383 8811 	msr	BASEPRI, r3
 800c3fe:	f3bf 8f6f 	isb	sy
 800c402:	f3bf 8f4f 	dsb	sy
 800c406:	61bb      	str	r3, [r7, #24]
}
 800c408:	bf00      	nop
 800c40a:	e7fe      	b.n	800c40a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800c410:	f000 fe78 	bl	800d104 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d004      	beq.n	800c424 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c41a:	6a3b      	ldr	r3, [r7, #32]
 800c41c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c424:	6a3b      	ldr	r3, [r7, #32]
 800c426:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c42a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c42c:	6a3b      	ldr	r3, [r7, #32]
 800c42e:	2202      	movs	r2, #2
 800c430:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

			switch( eAction )
 800c434:	79fb      	ldrb	r3, [r7, #7]
 800c436:	2b04      	cmp	r3, #4
 800c438:	d82d      	bhi.n	800c496 <xTaskGenericNotify+0xba>
 800c43a:	a201      	add	r2, pc, #4	; (adr r2, 800c440 <xTaskGenericNotify+0x64>)
 800c43c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c440:	0800c4b9 	.word	0x0800c4b9
 800c444:	0800c455 	.word	0x0800c455
 800c448:	0800c467 	.word	0x0800c467
 800c44c:	0800c477 	.word	0x0800c477
 800c450:	0800c481 	.word	0x0800c481
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c454:	6a3b      	ldr	r3, [r7, #32]
 800c456:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	431a      	orrs	r2, r3
 800c45e:	6a3b      	ldr	r3, [r7, #32]
 800c460:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c464:	e02b      	b.n	800c4be <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c466:	6a3b      	ldr	r3, [r7, #32]
 800c468:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800c46c:	1c5a      	adds	r2, r3, #1
 800c46e:	6a3b      	ldr	r3, [r7, #32]
 800c470:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c474:	e023      	b.n	800c4be <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c476:	6a3b      	ldr	r3, [r7, #32]
 800c478:	68ba      	ldr	r2, [r7, #8]
 800c47a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c47e:	e01e      	b.n	800c4be <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c480:	7ffb      	ldrb	r3, [r7, #31]
 800c482:	2b02      	cmp	r3, #2
 800c484:	d004      	beq.n	800c490 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c486:	6a3b      	ldr	r3, [r7, #32]
 800c488:	68ba      	ldr	r2, [r7, #8]
 800c48a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c48e:	e016      	b.n	800c4be <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800c490:	2300      	movs	r3, #0
 800c492:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800c494:	e013      	b.n	800c4be <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c496:	6a3b      	ldr	r3, [r7, #32]
 800c498:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800c49c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c4a0:	d00c      	beq.n	800c4bc <xTaskGenericNotify+0xe0>
	__asm volatile
 800c4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4a6:	f383 8811 	msr	BASEPRI, r3
 800c4aa:	f3bf 8f6f 	isb	sy
 800c4ae:	f3bf 8f4f 	dsb	sy
 800c4b2:	617b      	str	r3, [r7, #20]
}
 800c4b4:	bf00      	nop
 800c4b6:	e7fe      	b.n	800c4b6 <xTaskGenericNotify+0xda>
					break;
 800c4b8:	bf00      	nop
 800c4ba:	e000      	b.n	800c4be <xTaskGenericNotify+0xe2>

					break;
 800c4bc:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c4be:	7ffb      	ldrb	r3, [r7, #31]
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d13a      	bne.n	800c53a <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c4c4:	6a3b      	ldr	r3, [r7, #32]
 800c4c6:	3304      	adds	r3, #4
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f7fd fa7f 	bl	80099cc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800c4ce:	6a3b      	ldr	r3, [r7, #32]
 800c4d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4d2:	4b1d      	ldr	r3, [pc, #116]	; (800c548 <xTaskGenericNotify+0x16c>)
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	429a      	cmp	r2, r3
 800c4d8:	d903      	bls.n	800c4e2 <xTaskGenericNotify+0x106>
 800c4da:	6a3b      	ldr	r3, [r7, #32]
 800c4dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4de:	4a1a      	ldr	r2, [pc, #104]	; (800c548 <xTaskGenericNotify+0x16c>)
 800c4e0:	6013      	str	r3, [r2, #0]
 800c4e2:	6a3b      	ldr	r3, [r7, #32]
 800c4e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4e6:	4613      	mov	r3, r2
 800c4e8:	009b      	lsls	r3, r3, #2
 800c4ea:	4413      	add	r3, r2
 800c4ec:	009b      	lsls	r3, r3, #2
 800c4ee:	4a17      	ldr	r2, [pc, #92]	; (800c54c <xTaskGenericNotify+0x170>)
 800c4f0:	441a      	add	r2, r3
 800c4f2:	6a3b      	ldr	r3, [r7, #32]
 800c4f4:	3304      	adds	r3, #4
 800c4f6:	4619      	mov	r1, r3
 800c4f8:	4610      	mov	r0, r2
 800c4fa:	f7fd fa0a 	bl	8009912 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c4fe:	6a3b      	ldr	r3, [r7, #32]
 800c500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c502:	2b00      	cmp	r3, #0
 800c504:	d00a      	beq.n	800c51c <xTaskGenericNotify+0x140>
	__asm volatile
 800c506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c50a:	f383 8811 	msr	BASEPRI, r3
 800c50e:	f3bf 8f6f 	isb	sy
 800c512:	f3bf 8f4f 	dsb	sy
 800c516:	613b      	str	r3, [r7, #16]
}
 800c518:	bf00      	nop
 800c51a:	e7fe      	b.n	800c51a <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c51c:	6a3b      	ldr	r3, [r7, #32]
 800c51e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c520:	4b0b      	ldr	r3, [pc, #44]	; (800c550 <xTaskGenericNotify+0x174>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c526:	429a      	cmp	r2, r3
 800c528:	d907      	bls.n	800c53a <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800c52a:	4b0a      	ldr	r3, [pc, #40]	; (800c554 <xTaskGenericNotify+0x178>)
 800c52c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c530:	601a      	str	r2, [r3, #0]
 800c532:	f3bf 8f4f 	dsb	sy
 800c536:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c53a:	f000 fe13 	bl	800d164 <vPortExitCritical>

		return xReturn;
 800c53e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800c540:	4618      	mov	r0, r3
 800c542:	3728      	adds	r7, #40	; 0x28
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}
 800c548:	20001da4 	.word	0x20001da4
 800c54c:	200018cc 	.word	0x200018cc
 800c550:	200018c8 	.word	0x200018c8
 800c554:	e000ed04 	.word	0xe000ed04

0800c558 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b08e      	sub	sp, #56	; 0x38
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	60f8      	str	r0, [r7, #12]
 800c560:	60b9      	str	r1, [r7, #8]
 800c562:	603b      	str	r3, [r7, #0]
 800c564:	4613      	mov	r3, r2
 800c566:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800c568:	2301      	movs	r3, #1
 800c56a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d10a      	bne.n	800c588 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800c572:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c576:	f383 8811 	msr	BASEPRI, r3
 800c57a:	f3bf 8f6f 	isb	sy
 800c57e:	f3bf 8f4f 	dsb	sy
 800c582:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c584:	bf00      	nop
 800c586:	e7fe      	b.n	800c586 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c588:	f000 fe9e 	bl	800d2c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800c590:	f3ef 8211 	mrs	r2, BASEPRI
 800c594:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c598:	f383 8811 	msr	BASEPRI, r3
 800c59c:	f3bf 8f6f 	isb	sy
 800c5a0:	f3bf 8f4f 	dsb	sy
 800c5a4:	623a      	str	r2, [r7, #32]
 800c5a6:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800c5a8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c5aa:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d004      	beq.n	800c5bc <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c5b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5b4:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5be:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c5c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5c8:	2202      	movs	r2, #2
 800c5ca:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

			switch( eAction )
 800c5ce:	79fb      	ldrb	r3, [r7, #7]
 800c5d0:	2b04      	cmp	r3, #4
 800c5d2:	d82f      	bhi.n	800c634 <xTaskGenericNotifyFromISR+0xdc>
 800c5d4:	a201      	add	r2, pc, #4	; (adr r2, 800c5dc <xTaskGenericNotifyFromISR+0x84>)
 800c5d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5da:	bf00      	nop
 800c5dc:	0800c657 	.word	0x0800c657
 800c5e0:	0800c5f1 	.word	0x0800c5f1
 800c5e4:	0800c603 	.word	0x0800c603
 800c5e8:	0800c613 	.word	0x0800c613
 800c5ec:	0800c61d 	.word	0x0800c61d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5f2:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	431a      	orrs	r2, r3
 800c5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5fc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c600:	e02c      	b.n	800c65c <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c604:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800c608:	1c5a      	adds	r2, r3, #1
 800c60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c60c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c610:	e024      	b.n	800c65c <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c614:	68ba      	ldr	r2, [r7, #8]
 800c616:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c61a:	e01f      	b.n	800c65c <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c61c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c620:	2b02      	cmp	r3, #2
 800c622:	d004      	beq.n	800c62e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c626:	68ba      	ldr	r2, [r7, #8]
 800c628:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c62c:	e016      	b.n	800c65c <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800c62e:	2300      	movs	r3, #0
 800c630:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800c632:	e013      	b.n	800c65c <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c636:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800c63a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c63e:	d00c      	beq.n	800c65a <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800c640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c644:	f383 8811 	msr	BASEPRI, r3
 800c648:	f3bf 8f6f 	isb	sy
 800c64c:	f3bf 8f4f 	dsb	sy
 800c650:	61bb      	str	r3, [r7, #24]
}
 800c652:	bf00      	nop
 800c654:	e7fe      	b.n	800c654 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800c656:	bf00      	nop
 800c658:	e000      	b.n	800c65c <xTaskGenericNotifyFromISR+0x104>
					break;
 800c65a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c65c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c660:	2b01      	cmp	r3, #1
 800c662:	d146      	bne.n	800c6f2 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d00a      	beq.n	800c682 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800c66c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c670:	f383 8811 	msr	BASEPRI, r3
 800c674:	f3bf 8f6f 	isb	sy
 800c678:	f3bf 8f4f 	dsb	sy
 800c67c:	617b      	str	r3, [r7, #20]
}
 800c67e:	bf00      	nop
 800c680:	e7fe      	b.n	800c680 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c682:	4b21      	ldr	r3, [pc, #132]	; (800c708 <xTaskGenericNotifyFromISR+0x1b0>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d11d      	bne.n	800c6c6 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68c:	3304      	adds	r3, #4
 800c68e:	4618      	mov	r0, r3
 800c690:	f7fd f99c 	bl	80099cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c698:	4b1c      	ldr	r3, [pc, #112]	; (800c70c <xTaskGenericNotifyFromISR+0x1b4>)
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d903      	bls.n	800c6a8 <xTaskGenericNotifyFromISR+0x150>
 800c6a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6a4:	4a19      	ldr	r2, [pc, #100]	; (800c70c <xTaskGenericNotifyFromISR+0x1b4>)
 800c6a6:	6013      	str	r3, [r2, #0]
 800c6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6ac:	4613      	mov	r3, r2
 800c6ae:	009b      	lsls	r3, r3, #2
 800c6b0:	4413      	add	r3, r2
 800c6b2:	009b      	lsls	r3, r3, #2
 800c6b4:	4a16      	ldr	r2, [pc, #88]	; (800c710 <xTaskGenericNotifyFromISR+0x1b8>)
 800c6b6:	441a      	add	r2, r3
 800c6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ba:	3304      	adds	r3, #4
 800c6bc:	4619      	mov	r1, r3
 800c6be:	4610      	mov	r0, r2
 800c6c0:	f7fd f927 	bl	8009912 <vListInsertEnd>
 800c6c4:	e005      	b.n	800c6d2 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6c8:	3318      	adds	r3, #24
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	4811      	ldr	r0, [pc, #68]	; (800c714 <xTaskGenericNotifyFromISR+0x1bc>)
 800c6ce:	f7fd f920 	bl	8009912 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c6d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6d6:	4b10      	ldr	r3, [pc, #64]	; (800c718 <xTaskGenericNotifyFromISR+0x1c0>)
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6dc:	429a      	cmp	r2, r3
 800c6de:	d908      	bls.n	800c6f2 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800c6e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d002      	beq.n	800c6ec <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800c6e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6e8:	2201      	movs	r2, #1
 800c6ea:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800c6ec:	4b0b      	ldr	r3, [pc, #44]	; (800c71c <xTaskGenericNotifyFromISR+0x1c4>)
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	601a      	str	r2, [r3, #0]
 800c6f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6f4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	f383 8811 	msr	BASEPRI, r3
}
 800c6fc:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800c6fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800c700:	4618      	mov	r0, r3
 800c702:	3738      	adds	r7, #56	; 0x38
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}
 800c708:	20001dc4 	.word	0x20001dc4
 800c70c:	20001da4 	.word	0x20001da4
 800c710:	200018cc 	.word	0x200018cc
 800c714:	20001d5c 	.word	0x20001d5c
 800c718:	200018c8 	.word	0x200018c8
 800c71c:	20001db0 	.word	0x20001db0

0800c720 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800c720:	b580      	push	{r7, lr}
 800c722:	b084      	sub	sp, #16
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d102      	bne.n	800c734 <xTaskNotifyStateClear+0x14>
 800c72e:	4b0e      	ldr	r3, [pc, #56]	; (800c768 <xTaskNotifyStateClear+0x48>)
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	e000      	b.n	800c736 <xTaskNotifyStateClear+0x16>
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800c738:	f000 fce4 	bl	800d104 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800c73c:	68bb      	ldr	r3, [r7, #8]
 800c73e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c742:	b2db      	uxtb	r3, r3
 800c744:	2b02      	cmp	r3, #2
 800c746:	d106      	bne.n	800c756 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	2200      	movs	r2, #0
 800c74c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
				xReturn = pdPASS;
 800c750:	2301      	movs	r3, #1
 800c752:	60fb      	str	r3, [r7, #12]
 800c754:	e001      	b.n	800c75a <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800c756:	2300      	movs	r3, #0
 800c758:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800c75a:	f000 fd03 	bl	800d164 <vPortExitCritical>

		return xReturn;
 800c75e:	68fb      	ldr	r3, [r7, #12]
	}
 800c760:	4618      	mov	r0, r3
 800c762:	3710      	adds	r7, #16
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}
 800c768:	200018c8 	.word	0x200018c8

0800c76c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b084      	sub	sp, #16
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c776:	4b21      	ldr	r3, [pc, #132]	; (800c7fc <prvAddCurrentTaskToDelayedList+0x90>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c77c:	4b20      	ldr	r3, [pc, #128]	; (800c800 <prvAddCurrentTaskToDelayedList+0x94>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	3304      	adds	r3, #4
 800c782:	4618      	mov	r0, r3
 800c784:	f7fd f922 	bl	80099cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c78e:	d10a      	bne.n	800c7a6 <prvAddCurrentTaskToDelayedList+0x3a>
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d007      	beq.n	800c7a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c796:	4b1a      	ldr	r3, [pc, #104]	; (800c800 <prvAddCurrentTaskToDelayedList+0x94>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	3304      	adds	r3, #4
 800c79c:	4619      	mov	r1, r3
 800c79e:	4819      	ldr	r0, [pc, #100]	; (800c804 <prvAddCurrentTaskToDelayedList+0x98>)
 800c7a0:	f7fd f8b7 	bl	8009912 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c7a4:	e026      	b.n	800c7f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c7a6:	68fa      	ldr	r2, [r7, #12]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	4413      	add	r3, r2
 800c7ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c7ae:	4b14      	ldr	r3, [pc, #80]	; (800c800 <prvAddCurrentTaskToDelayedList+0x94>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	68ba      	ldr	r2, [r7, #8]
 800c7b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c7b6:	68ba      	ldr	r2, [r7, #8]
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	d209      	bcs.n	800c7d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c7be:	4b12      	ldr	r3, [pc, #72]	; (800c808 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c7c0:	681a      	ldr	r2, [r3, #0]
 800c7c2:	4b0f      	ldr	r3, [pc, #60]	; (800c800 <prvAddCurrentTaskToDelayedList+0x94>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	3304      	adds	r3, #4
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	4610      	mov	r0, r2
 800c7cc:	f7fd f8c5 	bl	800995a <vListInsert>
}
 800c7d0:	e010      	b.n	800c7f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c7d2:	4b0e      	ldr	r3, [pc, #56]	; (800c80c <prvAddCurrentTaskToDelayedList+0xa0>)
 800c7d4:	681a      	ldr	r2, [r3, #0]
 800c7d6:	4b0a      	ldr	r3, [pc, #40]	; (800c800 <prvAddCurrentTaskToDelayedList+0x94>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	3304      	adds	r3, #4
 800c7dc:	4619      	mov	r1, r3
 800c7de:	4610      	mov	r0, r2
 800c7e0:	f7fd f8bb 	bl	800995a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c7e4:	4b0a      	ldr	r3, [pc, #40]	; (800c810 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	68ba      	ldr	r2, [r7, #8]
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	d202      	bcs.n	800c7f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c7ee:	4a08      	ldr	r2, [pc, #32]	; (800c810 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	6013      	str	r3, [r2, #0]
}
 800c7f4:	bf00      	nop
 800c7f6:	3710      	adds	r7, #16
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}
 800c7fc:	20001da0 	.word	0x20001da0
 800c800:	200018c8 	.word	0x200018c8
 800c804:	20001d88 	.word	0x20001d88
 800c808:	20001d58 	.word	0x20001d58
 800c80c:	20001d54 	.word	0x20001d54
 800c810:	20001dbc 	.word	0x20001dbc

0800c814 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b08a      	sub	sp, #40	; 0x28
 800c818:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c81a:	2300      	movs	r3, #0
 800c81c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c81e:	f000 fb07 	bl	800ce30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c822:	4b1c      	ldr	r3, [pc, #112]	; (800c894 <xTimerCreateTimerTask+0x80>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d021      	beq.n	800c86e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c82a:	2300      	movs	r3, #0
 800c82c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c82e:	2300      	movs	r3, #0
 800c830:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c832:	1d3a      	adds	r2, r7, #4
 800c834:	f107 0108 	add.w	r1, r7, #8
 800c838:	f107 030c 	add.w	r3, r7, #12
 800c83c:	4618      	mov	r0, r3
 800c83e:	f7fd f821 	bl	8009884 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c842:	6879      	ldr	r1, [r7, #4]
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	68fa      	ldr	r2, [r7, #12]
 800c848:	9202      	str	r2, [sp, #8]
 800c84a:	9301      	str	r3, [sp, #4]
 800c84c:	2302      	movs	r3, #2
 800c84e:	9300      	str	r3, [sp, #0]
 800c850:	2300      	movs	r3, #0
 800c852:	460a      	mov	r2, r1
 800c854:	4910      	ldr	r1, [pc, #64]	; (800c898 <xTimerCreateTimerTask+0x84>)
 800c856:	4811      	ldr	r0, [pc, #68]	; (800c89c <xTimerCreateTimerTask+0x88>)
 800c858:	f7fe fafa 	bl	800ae50 <xTaskCreateStatic>
 800c85c:	4603      	mov	r3, r0
 800c85e:	4a10      	ldr	r2, [pc, #64]	; (800c8a0 <xTimerCreateTimerTask+0x8c>)
 800c860:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c862:	4b0f      	ldr	r3, [pc, #60]	; (800c8a0 <xTimerCreateTimerTask+0x8c>)
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d001      	beq.n	800c86e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c86a:	2301      	movs	r3, #1
 800c86c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d10a      	bne.n	800c88a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c874:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c878:	f383 8811 	msr	BASEPRI, r3
 800c87c:	f3bf 8f6f 	isb	sy
 800c880:	f3bf 8f4f 	dsb	sy
 800c884:	613b      	str	r3, [r7, #16]
}
 800c886:	bf00      	nop
 800c888:	e7fe      	b.n	800c888 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c88a:	697b      	ldr	r3, [r7, #20]
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3718      	adds	r7, #24
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}
 800c894:	20001df8 	.word	0x20001df8
 800c898:	080105c4 	.word	0x080105c4
 800c89c:	0800c9d9 	.word	0x0800c9d9
 800c8a0:	20001dfc 	.word	0x20001dfc

0800c8a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b08a      	sub	sp, #40	; 0x28
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	60f8      	str	r0, [r7, #12]
 800c8ac:	60b9      	str	r1, [r7, #8]
 800c8ae:	607a      	str	r2, [r7, #4]
 800c8b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d10a      	bne.n	800c8d2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c8bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8c0:	f383 8811 	msr	BASEPRI, r3
 800c8c4:	f3bf 8f6f 	isb	sy
 800c8c8:	f3bf 8f4f 	dsb	sy
 800c8cc:	623b      	str	r3, [r7, #32]
}
 800c8ce:	bf00      	nop
 800c8d0:	e7fe      	b.n	800c8d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c8d2:	4b1a      	ldr	r3, [pc, #104]	; (800c93c <xTimerGenericCommand+0x98>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d02a      	beq.n	800c930 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	2b05      	cmp	r3, #5
 800c8ea:	dc18      	bgt.n	800c91e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c8ec:	f7ff fad0 	bl	800be90 <xTaskGetSchedulerState>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	2b02      	cmp	r3, #2
 800c8f4:	d109      	bne.n	800c90a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c8f6:	4b11      	ldr	r3, [pc, #68]	; (800c93c <xTimerGenericCommand+0x98>)
 800c8f8:	6818      	ldr	r0, [r3, #0]
 800c8fa:	f107 0110 	add.w	r1, r7, #16
 800c8fe:	2300      	movs	r3, #0
 800c900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c902:	f7fd f9cb 	bl	8009c9c <xQueueGenericSend>
 800c906:	6278      	str	r0, [r7, #36]	; 0x24
 800c908:	e012      	b.n	800c930 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c90a:	4b0c      	ldr	r3, [pc, #48]	; (800c93c <xTimerGenericCommand+0x98>)
 800c90c:	6818      	ldr	r0, [r3, #0]
 800c90e:	f107 0110 	add.w	r1, r7, #16
 800c912:	2300      	movs	r3, #0
 800c914:	2200      	movs	r2, #0
 800c916:	f7fd f9c1 	bl	8009c9c <xQueueGenericSend>
 800c91a:	6278      	str	r0, [r7, #36]	; 0x24
 800c91c:	e008      	b.n	800c930 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c91e:	4b07      	ldr	r3, [pc, #28]	; (800c93c <xTimerGenericCommand+0x98>)
 800c920:	6818      	ldr	r0, [r3, #0]
 800c922:	f107 0110 	add.w	r1, r7, #16
 800c926:	2300      	movs	r3, #0
 800c928:	683a      	ldr	r2, [r7, #0]
 800c92a:	f7fd fab5 	bl	8009e98 <xQueueGenericSendFromISR>
 800c92e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c932:	4618      	mov	r0, r3
 800c934:	3728      	adds	r7, #40	; 0x28
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}
 800c93a:	bf00      	nop
 800c93c:	20001df8 	.word	0x20001df8

0800c940 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b088      	sub	sp, #32
 800c944:	af02      	add	r7, sp, #8
 800c946:	6078      	str	r0, [r7, #4]
 800c948:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c94a:	4b22      	ldr	r3, [pc, #136]	; (800c9d4 <prvProcessExpiredTimer+0x94>)
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	68db      	ldr	r3, [r3, #12]
 800c950:	68db      	ldr	r3, [r3, #12]
 800c952:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	3304      	adds	r3, #4
 800c958:	4618      	mov	r0, r3
 800c95a:	f7fd f837 	bl	80099cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c964:	f003 0304 	and.w	r3, r3, #4
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d022      	beq.n	800c9b2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c96c:	697b      	ldr	r3, [r7, #20]
 800c96e:	699a      	ldr	r2, [r3, #24]
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	18d1      	adds	r1, r2, r3
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	683a      	ldr	r2, [r7, #0]
 800c978:	6978      	ldr	r0, [r7, #20]
 800c97a:	f000 f8d1 	bl	800cb20 <prvInsertTimerInActiveList>
 800c97e:	4603      	mov	r3, r0
 800c980:	2b00      	cmp	r3, #0
 800c982:	d01f      	beq.n	800c9c4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c984:	2300      	movs	r3, #0
 800c986:	9300      	str	r3, [sp, #0]
 800c988:	2300      	movs	r3, #0
 800c98a:	687a      	ldr	r2, [r7, #4]
 800c98c:	2100      	movs	r1, #0
 800c98e:	6978      	ldr	r0, [r7, #20]
 800c990:	f7ff ff88 	bl	800c8a4 <xTimerGenericCommand>
 800c994:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d113      	bne.n	800c9c4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c99c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a0:	f383 8811 	msr	BASEPRI, r3
 800c9a4:	f3bf 8f6f 	isb	sy
 800c9a8:	f3bf 8f4f 	dsb	sy
 800c9ac:	60fb      	str	r3, [r7, #12]
}
 800c9ae:	bf00      	nop
 800c9b0:	e7fe      	b.n	800c9b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9b8:	f023 0301 	bic.w	r3, r3, #1
 800c9bc:	b2da      	uxtb	r2, r3
 800c9be:	697b      	ldr	r3, [r7, #20]
 800c9c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c9c4:	697b      	ldr	r3, [r7, #20]
 800c9c6:	6a1b      	ldr	r3, [r3, #32]
 800c9c8:	6978      	ldr	r0, [r7, #20]
 800c9ca:	4798      	blx	r3
}
 800c9cc:	bf00      	nop
 800c9ce:	3718      	adds	r7, #24
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bd80      	pop	{r7, pc}
 800c9d4:	20001df0 	.word	0x20001df0

0800c9d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b084      	sub	sp, #16
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c9e0:	f107 0308 	add.w	r3, r7, #8
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	f000 f857 	bl	800ca98 <prvGetNextExpireTime>
 800c9ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	4619      	mov	r1, r3
 800c9f0:	68f8      	ldr	r0, [r7, #12]
 800c9f2:	f000 f803 	bl	800c9fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c9f6:	f000 f8d5 	bl	800cba4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c9fa:	e7f1      	b.n	800c9e0 <prvTimerTask+0x8>

0800c9fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b084      	sub	sp, #16
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
 800ca04:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ca06:	f7fe fce5 	bl	800b3d4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ca0a:	f107 0308 	add.w	r3, r7, #8
 800ca0e:	4618      	mov	r0, r3
 800ca10:	f000 f866 	bl	800cae0 <prvSampleTimeNow>
 800ca14:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ca16:	68bb      	ldr	r3, [r7, #8]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d130      	bne.n	800ca7e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d10a      	bne.n	800ca38 <prvProcessTimerOrBlockTask+0x3c>
 800ca22:	687a      	ldr	r2, [r7, #4]
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	429a      	cmp	r2, r3
 800ca28:	d806      	bhi.n	800ca38 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ca2a:	f7fe fce1 	bl	800b3f0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ca2e:	68f9      	ldr	r1, [r7, #12]
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f7ff ff85 	bl	800c940 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ca36:	e024      	b.n	800ca82 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d008      	beq.n	800ca50 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ca3e:	4b13      	ldr	r3, [pc, #76]	; (800ca8c <prvProcessTimerOrBlockTask+0x90>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d101      	bne.n	800ca4c <prvProcessTimerOrBlockTask+0x50>
 800ca48:	2301      	movs	r3, #1
 800ca4a:	e000      	b.n	800ca4e <prvProcessTimerOrBlockTask+0x52>
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ca50:	4b0f      	ldr	r3, [pc, #60]	; (800ca90 <prvProcessTimerOrBlockTask+0x94>)
 800ca52:	6818      	ldr	r0, [r3, #0]
 800ca54:	687a      	ldr	r2, [r7, #4]
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	1ad3      	subs	r3, r2, r3
 800ca5a:	683a      	ldr	r2, [r7, #0]
 800ca5c:	4619      	mov	r1, r3
 800ca5e:	f7fd fe81 	bl	800a764 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ca62:	f7fe fcc5 	bl	800b3f0 <xTaskResumeAll>
 800ca66:	4603      	mov	r3, r0
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d10a      	bne.n	800ca82 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ca6c:	4b09      	ldr	r3, [pc, #36]	; (800ca94 <prvProcessTimerOrBlockTask+0x98>)
 800ca6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca72:	601a      	str	r2, [r3, #0]
 800ca74:	f3bf 8f4f 	dsb	sy
 800ca78:	f3bf 8f6f 	isb	sy
}
 800ca7c:	e001      	b.n	800ca82 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ca7e:	f7fe fcb7 	bl	800b3f0 <xTaskResumeAll>
}
 800ca82:	bf00      	nop
 800ca84:	3710      	adds	r7, #16
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}
 800ca8a:	bf00      	nop
 800ca8c:	20001df4 	.word	0x20001df4
 800ca90:	20001df8 	.word	0x20001df8
 800ca94:	e000ed04 	.word	0xe000ed04

0800ca98 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b085      	sub	sp, #20
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800caa0:	4b0e      	ldr	r3, [pc, #56]	; (800cadc <prvGetNextExpireTime+0x44>)
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d101      	bne.n	800caae <prvGetNextExpireTime+0x16>
 800caaa:	2201      	movs	r2, #1
 800caac:	e000      	b.n	800cab0 <prvGetNextExpireTime+0x18>
 800caae:	2200      	movs	r2, #0
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d105      	bne.n	800cac8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cabc:	4b07      	ldr	r3, [pc, #28]	; (800cadc <prvGetNextExpireTime+0x44>)
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	68db      	ldr	r3, [r3, #12]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	60fb      	str	r3, [r7, #12]
 800cac6:	e001      	b.n	800cacc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cac8:	2300      	movs	r3, #0
 800caca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cacc:	68fb      	ldr	r3, [r7, #12]
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3714      	adds	r7, #20
 800cad2:	46bd      	mov	sp, r7
 800cad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad8:	4770      	bx	lr
 800cada:	bf00      	nop
 800cadc:	20001df0 	.word	0x20001df0

0800cae0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b084      	sub	sp, #16
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cae8:	f7fe fd20 	bl	800b52c <xTaskGetTickCount>
 800caec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800caee:	4b0b      	ldr	r3, [pc, #44]	; (800cb1c <prvSampleTimeNow+0x3c>)
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	68fa      	ldr	r2, [r7, #12]
 800caf4:	429a      	cmp	r2, r3
 800caf6:	d205      	bcs.n	800cb04 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800caf8:	f000 f936 	bl	800cd68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2201      	movs	r2, #1
 800cb00:	601a      	str	r2, [r3, #0]
 800cb02:	e002      	b.n	800cb0a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2200      	movs	r2, #0
 800cb08:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cb0a:	4a04      	ldr	r2, [pc, #16]	; (800cb1c <prvSampleTimeNow+0x3c>)
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cb10:	68fb      	ldr	r3, [r7, #12]
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3710      	adds	r7, #16
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	bf00      	nop
 800cb1c:	20001e00 	.word	0x20001e00

0800cb20 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b086      	sub	sp, #24
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	60f8      	str	r0, [r7, #12]
 800cb28:	60b9      	str	r1, [r7, #8]
 800cb2a:	607a      	str	r2, [r7, #4]
 800cb2c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	68ba      	ldr	r2, [r7, #8]
 800cb36:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	68fa      	ldr	r2, [r7, #12]
 800cb3c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cb3e:	68ba      	ldr	r2, [r7, #8]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	429a      	cmp	r2, r3
 800cb44:	d812      	bhi.n	800cb6c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb46:	687a      	ldr	r2, [r7, #4]
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	1ad2      	subs	r2, r2, r3
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	699b      	ldr	r3, [r3, #24]
 800cb50:	429a      	cmp	r2, r3
 800cb52:	d302      	bcc.n	800cb5a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cb54:	2301      	movs	r3, #1
 800cb56:	617b      	str	r3, [r7, #20]
 800cb58:	e01b      	b.n	800cb92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cb5a:	4b10      	ldr	r3, [pc, #64]	; (800cb9c <prvInsertTimerInActiveList+0x7c>)
 800cb5c:	681a      	ldr	r2, [r3, #0]
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	3304      	adds	r3, #4
 800cb62:	4619      	mov	r1, r3
 800cb64:	4610      	mov	r0, r2
 800cb66:	f7fc fef8 	bl	800995a <vListInsert>
 800cb6a:	e012      	b.n	800cb92 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cb6c:	687a      	ldr	r2, [r7, #4]
 800cb6e:	683b      	ldr	r3, [r7, #0]
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d206      	bcs.n	800cb82 <prvInsertTimerInActiveList+0x62>
 800cb74:	68ba      	ldr	r2, [r7, #8]
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	d302      	bcc.n	800cb82 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	617b      	str	r3, [r7, #20]
 800cb80:	e007      	b.n	800cb92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb82:	4b07      	ldr	r3, [pc, #28]	; (800cba0 <prvInsertTimerInActiveList+0x80>)
 800cb84:	681a      	ldr	r2, [r3, #0]
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	3304      	adds	r3, #4
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	4610      	mov	r0, r2
 800cb8e:	f7fc fee4 	bl	800995a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cb92:	697b      	ldr	r3, [r7, #20]
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	3718      	adds	r7, #24
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}
 800cb9c:	20001df4 	.word	0x20001df4
 800cba0:	20001df0 	.word	0x20001df0

0800cba4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b08e      	sub	sp, #56	; 0x38
 800cba8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cbaa:	e0ca      	b.n	800cd42 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	da18      	bge.n	800cbe4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cbb2:	1d3b      	adds	r3, r7, #4
 800cbb4:	3304      	adds	r3, #4
 800cbb6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cbb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d10a      	bne.n	800cbd4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800cbbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbc2:	f383 8811 	msr	BASEPRI, r3
 800cbc6:	f3bf 8f6f 	isb	sy
 800cbca:	f3bf 8f4f 	dsb	sy
 800cbce:	61fb      	str	r3, [r7, #28]
}
 800cbd0:	bf00      	nop
 800cbd2:	e7fe      	b.n	800cbd2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cbd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cbda:	6850      	ldr	r0, [r2, #4]
 800cbdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cbde:	6892      	ldr	r2, [r2, #8]
 800cbe0:	4611      	mov	r1, r2
 800cbe2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	f2c0 80aa 	blt.w	800cd40 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cbf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbf2:	695b      	ldr	r3, [r3, #20]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d004      	beq.n	800cc02 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cbf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbfa:	3304      	adds	r3, #4
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f7fc fee5 	bl	80099cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cc02:	463b      	mov	r3, r7
 800cc04:	4618      	mov	r0, r3
 800cc06:	f7ff ff6b 	bl	800cae0 <prvSampleTimeNow>
 800cc0a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	2b09      	cmp	r3, #9
 800cc10:	f200 8097 	bhi.w	800cd42 <prvProcessReceivedCommands+0x19e>
 800cc14:	a201      	add	r2, pc, #4	; (adr r2, 800cc1c <prvProcessReceivedCommands+0x78>)
 800cc16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc1a:	bf00      	nop
 800cc1c:	0800cc45 	.word	0x0800cc45
 800cc20:	0800cc45 	.word	0x0800cc45
 800cc24:	0800cc45 	.word	0x0800cc45
 800cc28:	0800ccb9 	.word	0x0800ccb9
 800cc2c:	0800cccd 	.word	0x0800cccd
 800cc30:	0800cd17 	.word	0x0800cd17
 800cc34:	0800cc45 	.word	0x0800cc45
 800cc38:	0800cc45 	.word	0x0800cc45
 800cc3c:	0800ccb9 	.word	0x0800ccb9
 800cc40:	0800cccd 	.word	0x0800cccd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cc44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc4a:	f043 0301 	orr.w	r3, r3, #1
 800cc4e:	b2da      	uxtb	r2, r3
 800cc50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cc56:	68ba      	ldr	r2, [r7, #8]
 800cc58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc5a:	699b      	ldr	r3, [r3, #24]
 800cc5c:	18d1      	adds	r1, r2, r3
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cc64:	f7ff ff5c 	bl	800cb20 <prvInsertTimerInActiveList>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d069      	beq.n	800cd42 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cc6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc70:	6a1b      	ldr	r3, [r3, #32]
 800cc72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cc74:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cc76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc7c:	f003 0304 	and.w	r3, r3, #4
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d05e      	beq.n	800cd42 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cc84:	68ba      	ldr	r2, [r7, #8]
 800cc86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc88:	699b      	ldr	r3, [r3, #24]
 800cc8a:	441a      	add	r2, r3
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	9300      	str	r3, [sp, #0]
 800cc90:	2300      	movs	r3, #0
 800cc92:	2100      	movs	r1, #0
 800cc94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cc96:	f7ff fe05 	bl	800c8a4 <xTimerGenericCommand>
 800cc9a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cc9c:	6a3b      	ldr	r3, [r7, #32]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d14f      	bne.n	800cd42 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800cca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cca6:	f383 8811 	msr	BASEPRI, r3
 800ccaa:	f3bf 8f6f 	isb	sy
 800ccae:	f3bf 8f4f 	dsb	sy
 800ccb2:	61bb      	str	r3, [r7, #24]
}
 800ccb4:	bf00      	nop
 800ccb6:	e7fe      	b.n	800ccb6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ccb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ccbe:	f023 0301 	bic.w	r3, r3, #1
 800ccc2:	b2da      	uxtb	r2, r3
 800ccc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ccca:	e03a      	b.n	800cd42 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ccd2:	f043 0301 	orr.w	r3, r3, #1
 800ccd6:	b2da      	uxtb	r2, r3
 800ccd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ccde:	68ba      	ldr	r2, [r7, #8]
 800cce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cce2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cce6:	699b      	ldr	r3, [r3, #24]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d10a      	bne.n	800cd02 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ccec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf0:	f383 8811 	msr	BASEPRI, r3
 800ccf4:	f3bf 8f6f 	isb	sy
 800ccf8:	f3bf 8f4f 	dsb	sy
 800ccfc:	617b      	str	r3, [r7, #20]
}
 800ccfe:	bf00      	nop
 800cd00:	e7fe      	b.n	800cd00 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cd02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd04:	699a      	ldr	r2, [r3, #24]
 800cd06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd08:	18d1      	adds	r1, r2, r3
 800cd0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cd10:	f7ff ff06 	bl	800cb20 <prvInsertTimerInActiveList>
					break;
 800cd14:	e015      	b.n	800cd42 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cd16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd1c:	f003 0302 	and.w	r3, r3, #2
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d103      	bne.n	800cd2c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800cd24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cd26:	f000 fbdb 	bl	800d4e0 <vPortFree>
 800cd2a:	e00a      	b.n	800cd42 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd32:	f023 0301 	bic.w	r3, r3, #1
 800cd36:	b2da      	uxtb	r2, r3
 800cd38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cd3e:	e000      	b.n	800cd42 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cd40:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cd42:	4b08      	ldr	r3, [pc, #32]	; (800cd64 <prvProcessReceivedCommands+0x1c0>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	1d39      	adds	r1, r7, #4
 800cd48:	2200      	movs	r2, #0
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	f7fd f9cc 	bl	800a0e8 <xQueueReceive>
 800cd50:	4603      	mov	r3, r0
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	f47f af2a 	bne.w	800cbac <prvProcessReceivedCommands+0x8>
	}
}
 800cd58:	bf00      	nop
 800cd5a:	bf00      	nop
 800cd5c:	3730      	adds	r7, #48	; 0x30
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}
 800cd62:	bf00      	nop
 800cd64:	20001df8 	.word	0x20001df8

0800cd68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b088      	sub	sp, #32
 800cd6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cd6e:	e048      	b.n	800ce02 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cd70:	4b2d      	ldr	r3, [pc, #180]	; (800ce28 <prvSwitchTimerLists+0xc0>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	68db      	ldr	r3, [r3, #12]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd7a:	4b2b      	ldr	r3, [pc, #172]	; (800ce28 <prvSwitchTimerLists+0xc0>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	68db      	ldr	r3, [r3, #12]
 800cd80:	68db      	ldr	r3, [r3, #12]
 800cd82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	3304      	adds	r3, #4
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7fc fe1f 	bl	80099cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	6a1b      	ldr	r3, [r3, #32]
 800cd92:	68f8      	ldr	r0, [r7, #12]
 800cd94:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd9c:	f003 0304 	and.w	r3, r3, #4
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d02e      	beq.n	800ce02 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	699b      	ldr	r3, [r3, #24]
 800cda8:	693a      	ldr	r2, [r7, #16]
 800cdaa:	4413      	add	r3, r2
 800cdac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cdae:	68ba      	ldr	r2, [r7, #8]
 800cdb0:	693b      	ldr	r3, [r7, #16]
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	d90e      	bls.n	800cdd4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	68ba      	ldr	r2, [r7, #8]
 800cdba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	68fa      	ldr	r2, [r7, #12]
 800cdc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cdc2:	4b19      	ldr	r3, [pc, #100]	; (800ce28 <prvSwitchTimerLists+0xc0>)
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	3304      	adds	r3, #4
 800cdca:	4619      	mov	r1, r3
 800cdcc:	4610      	mov	r0, r2
 800cdce:	f7fc fdc4 	bl	800995a <vListInsert>
 800cdd2:	e016      	b.n	800ce02 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	9300      	str	r3, [sp, #0]
 800cdd8:	2300      	movs	r3, #0
 800cdda:	693a      	ldr	r2, [r7, #16]
 800cddc:	2100      	movs	r1, #0
 800cdde:	68f8      	ldr	r0, [r7, #12]
 800cde0:	f7ff fd60 	bl	800c8a4 <xTimerGenericCommand>
 800cde4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d10a      	bne.n	800ce02 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cdec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdf0:	f383 8811 	msr	BASEPRI, r3
 800cdf4:	f3bf 8f6f 	isb	sy
 800cdf8:	f3bf 8f4f 	dsb	sy
 800cdfc:	603b      	str	r3, [r7, #0]
}
 800cdfe:	bf00      	nop
 800ce00:	e7fe      	b.n	800ce00 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ce02:	4b09      	ldr	r3, [pc, #36]	; (800ce28 <prvSwitchTimerLists+0xc0>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d1b1      	bne.n	800cd70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ce0c:	4b06      	ldr	r3, [pc, #24]	; (800ce28 <prvSwitchTimerLists+0xc0>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ce12:	4b06      	ldr	r3, [pc, #24]	; (800ce2c <prvSwitchTimerLists+0xc4>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	4a04      	ldr	r2, [pc, #16]	; (800ce28 <prvSwitchTimerLists+0xc0>)
 800ce18:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ce1a:	4a04      	ldr	r2, [pc, #16]	; (800ce2c <prvSwitchTimerLists+0xc4>)
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	6013      	str	r3, [r2, #0]
}
 800ce20:	bf00      	nop
 800ce22:	3718      	adds	r7, #24
 800ce24:	46bd      	mov	sp, r7
 800ce26:	bd80      	pop	{r7, pc}
 800ce28:	20001df0 	.word	0x20001df0
 800ce2c:	20001df4 	.word	0x20001df4

0800ce30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ce36:	f000 f965 	bl	800d104 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ce3a:	4b15      	ldr	r3, [pc, #84]	; (800ce90 <prvCheckForValidListAndQueue+0x60>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d120      	bne.n	800ce84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ce42:	4814      	ldr	r0, [pc, #80]	; (800ce94 <prvCheckForValidListAndQueue+0x64>)
 800ce44:	f7fc fd38 	bl	80098b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ce48:	4813      	ldr	r0, [pc, #76]	; (800ce98 <prvCheckForValidListAndQueue+0x68>)
 800ce4a:	f7fc fd35 	bl	80098b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ce4e:	4b13      	ldr	r3, [pc, #76]	; (800ce9c <prvCheckForValidListAndQueue+0x6c>)
 800ce50:	4a10      	ldr	r2, [pc, #64]	; (800ce94 <prvCheckForValidListAndQueue+0x64>)
 800ce52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ce54:	4b12      	ldr	r3, [pc, #72]	; (800cea0 <prvCheckForValidListAndQueue+0x70>)
 800ce56:	4a10      	ldr	r2, [pc, #64]	; (800ce98 <prvCheckForValidListAndQueue+0x68>)
 800ce58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	9300      	str	r3, [sp, #0]
 800ce5e:	4b11      	ldr	r3, [pc, #68]	; (800cea4 <prvCheckForValidListAndQueue+0x74>)
 800ce60:	4a11      	ldr	r2, [pc, #68]	; (800cea8 <prvCheckForValidListAndQueue+0x78>)
 800ce62:	2110      	movs	r1, #16
 800ce64:	200a      	movs	r0, #10
 800ce66:	f7fc fe43 	bl	8009af0 <xQueueGenericCreateStatic>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	4a08      	ldr	r2, [pc, #32]	; (800ce90 <prvCheckForValidListAndQueue+0x60>)
 800ce6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ce70:	4b07      	ldr	r3, [pc, #28]	; (800ce90 <prvCheckForValidListAndQueue+0x60>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d005      	beq.n	800ce84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ce78:	4b05      	ldr	r3, [pc, #20]	; (800ce90 <prvCheckForValidListAndQueue+0x60>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	490b      	ldr	r1, [pc, #44]	; (800ceac <prvCheckForValidListAndQueue+0x7c>)
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f7fd fc46 	bl	800a710 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ce84:	f000 f96e 	bl	800d164 <vPortExitCritical>
}
 800ce88:	bf00      	nop
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	bf00      	nop
 800ce90:	20001df8 	.word	0x20001df8
 800ce94:	20001dc8 	.word	0x20001dc8
 800ce98:	20001ddc 	.word	0x20001ddc
 800ce9c:	20001df0 	.word	0x20001df0
 800cea0:	20001df4 	.word	0x20001df4
 800cea4:	20001ea4 	.word	0x20001ea4
 800cea8:	20001e04 	.word	0x20001e04
 800ceac:	080105cc 	.word	0x080105cc

0800ceb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	b085      	sub	sp, #20
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	60f8      	str	r0, [r7, #12]
 800ceb8:	60b9      	str	r1, [r7, #8]
 800ceba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	3b04      	subs	r3, #4
 800cec0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cec8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	3b04      	subs	r3, #4
 800cece:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ced0:	68bb      	ldr	r3, [r7, #8]
 800ced2:	f023 0201 	bic.w	r2, r3, #1
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	3b04      	subs	r3, #4
 800cede:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cee0:	4a0c      	ldr	r2, [pc, #48]	; (800cf14 <pxPortInitialiseStack+0x64>)
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	3b14      	subs	r3, #20
 800ceea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ceec:	687a      	ldr	r2, [r7, #4]
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	3b04      	subs	r3, #4
 800cef6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	f06f 0202 	mvn.w	r2, #2
 800cefe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	3b20      	subs	r3, #32
 800cf04:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cf06:	68fb      	ldr	r3, [r7, #12]
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3714      	adds	r7, #20
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf12:	4770      	bx	lr
 800cf14:	0800cf19 	.word	0x0800cf19

0800cf18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cf18:	b480      	push	{r7}
 800cf1a:	b085      	sub	sp, #20
 800cf1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cf22:	4b12      	ldr	r3, [pc, #72]	; (800cf6c <prvTaskExitError+0x54>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cf2a:	d00a      	beq.n	800cf42 <prvTaskExitError+0x2a>
	__asm volatile
 800cf2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf30:	f383 8811 	msr	BASEPRI, r3
 800cf34:	f3bf 8f6f 	isb	sy
 800cf38:	f3bf 8f4f 	dsb	sy
 800cf3c:	60fb      	str	r3, [r7, #12]
}
 800cf3e:	bf00      	nop
 800cf40:	e7fe      	b.n	800cf40 <prvTaskExitError+0x28>
	__asm volatile
 800cf42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf46:	f383 8811 	msr	BASEPRI, r3
 800cf4a:	f3bf 8f6f 	isb	sy
 800cf4e:	f3bf 8f4f 	dsb	sy
 800cf52:	60bb      	str	r3, [r7, #8]
}
 800cf54:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cf56:	bf00      	nop
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d0fc      	beq.n	800cf58 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cf5e:	bf00      	nop
 800cf60:	bf00      	nop
 800cf62:	3714      	adds	r7, #20
 800cf64:	46bd      	mov	sp, r7
 800cf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6a:	4770      	bx	lr
 800cf6c:	200000a4 	.word	0x200000a4

0800cf70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cf70:	4b07      	ldr	r3, [pc, #28]	; (800cf90 <pxCurrentTCBConst2>)
 800cf72:	6819      	ldr	r1, [r3, #0]
 800cf74:	6808      	ldr	r0, [r1, #0]
 800cf76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf7a:	f380 8809 	msr	PSP, r0
 800cf7e:	f3bf 8f6f 	isb	sy
 800cf82:	f04f 0000 	mov.w	r0, #0
 800cf86:	f380 8811 	msr	BASEPRI, r0
 800cf8a:	4770      	bx	lr
 800cf8c:	f3af 8000 	nop.w

0800cf90 <pxCurrentTCBConst2>:
 800cf90:	200018c8 	.word	0x200018c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cf94:	bf00      	nop
 800cf96:	bf00      	nop

0800cf98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cf98:	4808      	ldr	r0, [pc, #32]	; (800cfbc <prvPortStartFirstTask+0x24>)
 800cf9a:	6800      	ldr	r0, [r0, #0]
 800cf9c:	6800      	ldr	r0, [r0, #0]
 800cf9e:	f380 8808 	msr	MSP, r0
 800cfa2:	f04f 0000 	mov.w	r0, #0
 800cfa6:	f380 8814 	msr	CONTROL, r0
 800cfaa:	b662      	cpsie	i
 800cfac:	b661      	cpsie	f
 800cfae:	f3bf 8f4f 	dsb	sy
 800cfb2:	f3bf 8f6f 	isb	sy
 800cfb6:	df00      	svc	0
 800cfb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cfba:	bf00      	nop
 800cfbc:	e000ed08 	.word	0xe000ed08

0800cfc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b086      	sub	sp, #24
 800cfc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cfc6:	4b46      	ldr	r3, [pc, #280]	; (800d0e0 <xPortStartScheduler+0x120>)
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	4a46      	ldr	r2, [pc, #280]	; (800d0e4 <xPortStartScheduler+0x124>)
 800cfcc:	4293      	cmp	r3, r2
 800cfce:	d10a      	bne.n	800cfe6 <xPortStartScheduler+0x26>
	__asm volatile
 800cfd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfd4:	f383 8811 	msr	BASEPRI, r3
 800cfd8:	f3bf 8f6f 	isb	sy
 800cfdc:	f3bf 8f4f 	dsb	sy
 800cfe0:	613b      	str	r3, [r7, #16]
}
 800cfe2:	bf00      	nop
 800cfe4:	e7fe      	b.n	800cfe4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cfe6:	4b3e      	ldr	r3, [pc, #248]	; (800d0e0 <xPortStartScheduler+0x120>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4a3f      	ldr	r2, [pc, #252]	; (800d0e8 <xPortStartScheduler+0x128>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d10a      	bne.n	800d006 <xPortStartScheduler+0x46>
	__asm volatile
 800cff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cff4:	f383 8811 	msr	BASEPRI, r3
 800cff8:	f3bf 8f6f 	isb	sy
 800cffc:	f3bf 8f4f 	dsb	sy
 800d000:	60fb      	str	r3, [r7, #12]
}
 800d002:	bf00      	nop
 800d004:	e7fe      	b.n	800d004 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d006:	4b39      	ldr	r3, [pc, #228]	; (800d0ec <xPortStartScheduler+0x12c>)
 800d008:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d00a:	697b      	ldr	r3, [r7, #20]
 800d00c:	781b      	ldrb	r3, [r3, #0]
 800d00e:	b2db      	uxtb	r3, r3
 800d010:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	22ff      	movs	r2, #255	; 0xff
 800d016:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d018:	697b      	ldr	r3, [r7, #20]
 800d01a:	781b      	ldrb	r3, [r3, #0]
 800d01c:	b2db      	uxtb	r3, r3
 800d01e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d020:	78fb      	ldrb	r3, [r7, #3]
 800d022:	b2db      	uxtb	r3, r3
 800d024:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d028:	b2da      	uxtb	r2, r3
 800d02a:	4b31      	ldr	r3, [pc, #196]	; (800d0f0 <xPortStartScheduler+0x130>)
 800d02c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d02e:	4b31      	ldr	r3, [pc, #196]	; (800d0f4 <xPortStartScheduler+0x134>)
 800d030:	2207      	movs	r2, #7
 800d032:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d034:	e009      	b.n	800d04a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d036:	4b2f      	ldr	r3, [pc, #188]	; (800d0f4 <xPortStartScheduler+0x134>)
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	3b01      	subs	r3, #1
 800d03c:	4a2d      	ldr	r2, [pc, #180]	; (800d0f4 <xPortStartScheduler+0x134>)
 800d03e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d040:	78fb      	ldrb	r3, [r7, #3]
 800d042:	b2db      	uxtb	r3, r3
 800d044:	005b      	lsls	r3, r3, #1
 800d046:	b2db      	uxtb	r3, r3
 800d048:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d04a:	78fb      	ldrb	r3, [r7, #3]
 800d04c:	b2db      	uxtb	r3, r3
 800d04e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d052:	2b80      	cmp	r3, #128	; 0x80
 800d054:	d0ef      	beq.n	800d036 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d056:	4b27      	ldr	r3, [pc, #156]	; (800d0f4 <xPortStartScheduler+0x134>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f1c3 0307 	rsb	r3, r3, #7
 800d05e:	2b04      	cmp	r3, #4
 800d060:	d00a      	beq.n	800d078 <xPortStartScheduler+0xb8>
	__asm volatile
 800d062:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d066:	f383 8811 	msr	BASEPRI, r3
 800d06a:	f3bf 8f6f 	isb	sy
 800d06e:	f3bf 8f4f 	dsb	sy
 800d072:	60bb      	str	r3, [r7, #8]
}
 800d074:	bf00      	nop
 800d076:	e7fe      	b.n	800d076 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d078:	4b1e      	ldr	r3, [pc, #120]	; (800d0f4 <xPortStartScheduler+0x134>)
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	021b      	lsls	r3, r3, #8
 800d07e:	4a1d      	ldr	r2, [pc, #116]	; (800d0f4 <xPortStartScheduler+0x134>)
 800d080:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d082:	4b1c      	ldr	r3, [pc, #112]	; (800d0f4 <xPortStartScheduler+0x134>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d08a:	4a1a      	ldr	r2, [pc, #104]	; (800d0f4 <xPortStartScheduler+0x134>)
 800d08c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	b2da      	uxtb	r2, r3
 800d092:	697b      	ldr	r3, [r7, #20]
 800d094:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d096:	4b18      	ldr	r3, [pc, #96]	; (800d0f8 <xPortStartScheduler+0x138>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	4a17      	ldr	r2, [pc, #92]	; (800d0f8 <xPortStartScheduler+0x138>)
 800d09c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d0a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d0a2:	4b15      	ldr	r3, [pc, #84]	; (800d0f8 <xPortStartScheduler+0x138>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4a14      	ldr	r2, [pc, #80]	; (800d0f8 <xPortStartScheduler+0x138>)
 800d0a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d0ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d0ae:	f000 f8dd 	bl	800d26c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d0b2:	4b12      	ldr	r3, [pc, #72]	; (800d0fc <xPortStartScheduler+0x13c>)
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d0b8:	f000 f8fc 	bl	800d2b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d0bc:	4b10      	ldr	r3, [pc, #64]	; (800d100 <xPortStartScheduler+0x140>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	4a0f      	ldr	r2, [pc, #60]	; (800d100 <xPortStartScheduler+0x140>)
 800d0c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d0c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d0c8:	f7ff ff66 	bl	800cf98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d0cc:	f7fe fb86 	bl	800b7dc <vTaskSwitchContext>
	prvTaskExitError();
 800d0d0:	f7ff ff22 	bl	800cf18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d0d4:	2300      	movs	r3, #0
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3718      	adds	r7, #24
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	bd80      	pop	{r7, pc}
 800d0de:	bf00      	nop
 800d0e0:	e000ed00 	.word	0xe000ed00
 800d0e4:	410fc271 	.word	0x410fc271
 800d0e8:	410fc270 	.word	0x410fc270
 800d0ec:	e000e400 	.word	0xe000e400
 800d0f0:	20001ef4 	.word	0x20001ef4
 800d0f4:	20001ef8 	.word	0x20001ef8
 800d0f8:	e000ed20 	.word	0xe000ed20
 800d0fc:	200000a4 	.word	0x200000a4
 800d100:	e000ef34 	.word	0xe000ef34

0800d104 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d104:	b480      	push	{r7}
 800d106:	b083      	sub	sp, #12
 800d108:	af00      	add	r7, sp, #0
	__asm volatile
 800d10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d10e:	f383 8811 	msr	BASEPRI, r3
 800d112:	f3bf 8f6f 	isb	sy
 800d116:	f3bf 8f4f 	dsb	sy
 800d11a:	607b      	str	r3, [r7, #4]
}
 800d11c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d11e:	4b0f      	ldr	r3, [pc, #60]	; (800d15c <vPortEnterCritical+0x58>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	3301      	adds	r3, #1
 800d124:	4a0d      	ldr	r2, [pc, #52]	; (800d15c <vPortEnterCritical+0x58>)
 800d126:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d128:	4b0c      	ldr	r3, [pc, #48]	; (800d15c <vPortEnterCritical+0x58>)
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	2b01      	cmp	r3, #1
 800d12e:	d10f      	bne.n	800d150 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d130:	4b0b      	ldr	r3, [pc, #44]	; (800d160 <vPortEnterCritical+0x5c>)
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	b2db      	uxtb	r3, r3
 800d136:	2b00      	cmp	r3, #0
 800d138:	d00a      	beq.n	800d150 <vPortEnterCritical+0x4c>
	__asm volatile
 800d13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13e:	f383 8811 	msr	BASEPRI, r3
 800d142:	f3bf 8f6f 	isb	sy
 800d146:	f3bf 8f4f 	dsb	sy
 800d14a:	603b      	str	r3, [r7, #0]
}
 800d14c:	bf00      	nop
 800d14e:	e7fe      	b.n	800d14e <vPortEnterCritical+0x4a>
	}
}
 800d150:	bf00      	nop
 800d152:	370c      	adds	r7, #12
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr
 800d15c:	200000a4 	.word	0x200000a4
 800d160:	e000ed04 	.word	0xe000ed04

0800d164 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d164:	b480      	push	{r7}
 800d166:	b083      	sub	sp, #12
 800d168:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d16a:	4b12      	ldr	r3, [pc, #72]	; (800d1b4 <vPortExitCritical+0x50>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d10a      	bne.n	800d188 <vPortExitCritical+0x24>
	__asm volatile
 800d172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d176:	f383 8811 	msr	BASEPRI, r3
 800d17a:	f3bf 8f6f 	isb	sy
 800d17e:	f3bf 8f4f 	dsb	sy
 800d182:	607b      	str	r3, [r7, #4]
}
 800d184:	bf00      	nop
 800d186:	e7fe      	b.n	800d186 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d188:	4b0a      	ldr	r3, [pc, #40]	; (800d1b4 <vPortExitCritical+0x50>)
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	3b01      	subs	r3, #1
 800d18e:	4a09      	ldr	r2, [pc, #36]	; (800d1b4 <vPortExitCritical+0x50>)
 800d190:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d192:	4b08      	ldr	r3, [pc, #32]	; (800d1b4 <vPortExitCritical+0x50>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d105      	bne.n	800d1a6 <vPortExitCritical+0x42>
 800d19a:	2300      	movs	r3, #0
 800d19c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	f383 8811 	msr	BASEPRI, r3
}
 800d1a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d1a6:	bf00      	nop
 800d1a8:	370c      	adds	r7, #12
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b0:	4770      	bx	lr
 800d1b2:	bf00      	nop
 800d1b4:	200000a4 	.word	0x200000a4
	...

0800d1c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d1c0:	f3ef 8009 	mrs	r0, PSP
 800d1c4:	f3bf 8f6f 	isb	sy
 800d1c8:	4b15      	ldr	r3, [pc, #84]	; (800d220 <pxCurrentTCBConst>)
 800d1ca:	681a      	ldr	r2, [r3, #0]
 800d1cc:	f01e 0f10 	tst.w	lr, #16
 800d1d0:	bf08      	it	eq
 800d1d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d1d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1da:	6010      	str	r0, [r2, #0]
 800d1dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d1e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d1e4:	f380 8811 	msr	BASEPRI, r0
 800d1e8:	f3bf 8f4f 	dsb	sy
 800d1ec:	f3bf 8f6f 	isb	sy
 800d1f0:	f7fe faf4 	bl	800b7dc <vTaskSwitchContext>
 800d1f4:	f04f 0000 	mov.w	r0, #0
 800d1f8:	f380 8811 	msr	BASEPRI, r0
 800d1fc:	bc09      	pop	{r0, r3}
 800d1fe:	6819      	ldr	r1, [r3, #0]
 800d200:	6808      	ldr	r0, [r1, #0]
 800d202:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d206:	f01e 0f10 	tst.w	lr, #16
 800d20a:	bf08      	it	eq
 800d20c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d210:	f380 8809 	msr	PSP, r0
 800d214:	f3bf 8f6f 	isb	sy
 800d218:	4770      	bx	lr
 800d21a:	bf00      	nop
 800d21c:	f3af 8000 	nop.w

0800d220 <pxCurrentTCBConst>:
 800d220:	200018c8 	.word	0x200018c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d224:	bf00      	nop
 800d226:	bf00      	nop

0800d228 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b082      	sub	sp, #8
 800d22c:	af00      	add	r7, sp, #0
	__asm volatile
 800d22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d232:	f383 8811 	msr	BASEPRI, r3
 800d236:	f3bf 8f6f 	isb	sy
 800d23a:	f3bf 8f4f 	dsb	sy
 800d23e:	607b      	str	r3, [r7, #4]
}
 800d240:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d242:	f7fe fa11 	bl	800b668 <xTaskIncrementTick>
 800d246:	4603      	mov	r3, r0
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d003      	beq.n	800d254 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d24c:	4b06      	ldr	r3, [pc, #24]	; (800d268 <xPortSysTickHandler+0x40>)
 800d24e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d252:	601a      	str	r2, [r3, #0]
 800d254:	2300      	movs	r3, #0
 800d256:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d258:	683b      	ldr	r3, [r7, #0]
 800d25a:	f383 8811 	msr	BASEPRI, r3
}
 800d25e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d260:	bf00      	nop
 800d262:	3708      	adds	r7, #8
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}
 800d268:	e000ed04 	.word	0xe000ed04

0800d26c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d26c:	b480      	push	{r7}
 800d26e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d270:	4b0b      	ldr	r3, [pc, #44]	; (800d2a0 <vPortSetupTimerInterrupt+0x34>)
 800d272:	2200      	movs	r2, #0
 800d274:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d276:	4b0b      	ldr	r3, [pc, #44]	; (800d2a4 <vPortSetupTimerInterrupt+0x38>)
 800d278:	2200      	movs	r2, #0
 800d27a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d27c:	4b0a      	ldr	r3, [pc, #40]	; (800d2a8 <vPortSetupTimerInterrupt+0x3c>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	4a0a      	ldr	r2, [pc, #40]	; (800d2ac <vPortSetupTimerInterrupt+0x40>)
 800d282:	fba2 2303 	umull	r2, r3, r2, r3
 800d286:	099b      	lsrs	r3, r3, #6
 800d288:	4a09      	ldr	r2, [pc, #36]	; (800d2b0 <vPortSetupTimerInterrupt+0x44>)
 800d28a:	3b01      	subs	r3, #1
 800d28c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d28e:	4b04      	ldr	r3, [pc, #16]	; (800d2a0 <vPortSetupTimerInterrupt+0x34>)
 800d290:	2207      	movs	r2, #7
 800d292:	601a      	str	r2, [r3, #0]
}
 800d294:	bf00      	nop
 800d296:	46bd      	mov	sp, r7
 800d298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29c:	4770      	bx	lr
 800d29e:	bf00      	nop
 800d2a0:	e000e010 	.word	0xe000e010
 800d2a4:	e000e018 	.word	0xe000e018
 800d2a8:	2000000c 	.word	0x2000000c
 800d2ac:	10624dd3 	.word	0x10624dd3
 800d2b0:	e000e014 	.word	0xe000e014

0800d2b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d2b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d2c4 <vPortEnableVFP+0x10>
 800d2b8:	6801      	ldr	r1, [r0, #0]
 800d2ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d2be:	6001      	str	r1, [r0, #0]
 800d2c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d2c2:	bf00      	nop
 800d2c4:	e000ed88 	.word	0xe000ed88

0800d2c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d2c8:	b480      	push	{r7}
 800d2ca:	b085      	sub	sp, #20
 800d2cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d2ce:	f3ef 8305 	mrs	r3, IPSR
 800d2d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	2b0f      	cmp	r3, #15
 800d2d8:	d914      	bls.n	800d304 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d2da:	4a17      	ldr	r2, [pc, #92]	; (800d338 <vPortValidateInterruptPriority+0x70>)
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	4413      	add	r3, r2
 800d2e0:	781b      	ldrb	r3, [r3, #0]
 800d2e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d2e4:	4b15      	ldr	r3, [pc, #84]	; (800d33c <vPortValidateInterruptPriority+0x74>)
 800d2e6:	781b      	ldrb	r3, [r3, #0]
 800d2e8:	7afa      	ldrb	r2, [r7, #11]
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d20a      	bcs.n	800d304 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d2ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2f2:	f383 8811 	msr	BASEPRI, r3
 800d2f6:	f3bf 8f6f 	isb	sy
 800d2fa:	f3bf 8f4f 	dsb	sy
 800d2fe:	607b      	str	r3, [r7, #4]
}
 800d300:	bf00      	nop
 800d302:	e7fe      	b.n	800d302 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d304:	4b0e      	ldr	r3, [pc, #56]	; (800d340 <vPortValidateInterruptPriority+0x78>)
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d30c:	4b0d      	ldr	r3, [pc, #52]	; (800d344 <vPortValidateInterruptPriority+0x7c>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	429a      	cmp	r2, r3
 800d312:	d90a      	bls.n	800d32a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d318:	f383 8811 	msr	BASEPRI, r3
 800d31c:	f3bf 8f6f 	isb	sy
 800d320:	f3bf 8f4f 	dsb	sy
 800d324:	603b      	str	r3, [r7, #0]
}
 800d326:	bf00      	nop
 800d328:	e7fe      	b.n	800d328 <vPortValidateInterruptPriority+0x60>
	}
 800d32a:	bf00      	nop
 800d32c:	3714      	adds	r7, #20
 800d32e:	46bd      	mov	sp, r7
 800d330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d334:	4770      	bx	lr
 800d336:	bf00      	nop
 800d338:	e000e3f0 	.word	0xe000e3f0
 800d33c:	20001ef4 	.word	0x20001ef4
 800d340:	e000ed0c 	.word	0xe000ed0c
 800d344:	20001ef8 	.word	0x20001ef8

0800d348 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b08a      	sub	sp, #40	; 0x28
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d350:	2300      	movs	r3, #0
 800d352:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d354:	f7fe f83e 	bl	800b3d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d358:	4b5b      	ldr	r3, [pc, #364]	; (800d4c8 <pvPortMalloc+0x180>)
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d101      	bne.n	800d364 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d360:	f000 f920 	bl	800d5a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d364:	4b59      	ldr	r3, [pc, #356]	; (800d4cc <pvPortMalloc+0x184>)
 800d366:	681a      	ldr	r2, [r3, #0]
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	4013      	ands	r3, r2
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	f040 8093 	bne.w	800d498 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d01d      	beq.n	800d3b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d378:	2208      	movs	r2, #8
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	4413      	add	r3, r2
 800d37e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f003 0307 	and.w	r3, r3, #7
 800d386:	2b00      	cmp	r3, #0
 800d388:	d014      	beq.n	800d3b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f023 0307 	bic.w	r3, r3, #7
 800d390:	3308      	adds	r3, #8
 800d392:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f003 0307 	and.w	r3, r3, #7
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d00a      	beq.n	800d3b4 <pvPortMalloc+0x6c>
	__asm volatile
 800d39e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3a2:	f383 8811 	msr	BASEPRI, r3
 800d3a6:	f3bf 8f6f 	isb	sy
 800d3aa:	f3bf 8f4f 	dsb	sy
 800d3ae:	617b      	str	r3, [r7, #20]
}
 800d3b0:	bf00      	nop
 800d3b2:	e7fe      	b.n	800d3b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d06e      	beq.n	800d498 <pvPortMalloc+0x150>
 800d3ba:	4b45      	ldr	r3, [pc, #276]	; (800d4d0 <pvPortMalloc+0x188>)
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	687a      	ldr	r2, [r7, #4]
 800d3c0:	429a      	cmp	r2, r3
 800d3c2:	d869      	bhi.n	800d498 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d3c4:	4b43      	ldr	r3, [pc, #268]	; (800d4d4 <pvPortMalloc+0x18c>)
 800d3c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d3c8:	4b42      	ldr	r3, [pc, #264]	; (800d4d4 <pvPortMalloc+0x18c>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d3ce:	e004      	b.n	800d3da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d3d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d3da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	687a      	ldr	r2, [r7, #4]
 800d3e0:	429a      	cmp	r2, r3
 800d3e2:	d903      	bls.n	800d3ec <pvPortMalloc+0xa4>
 800d3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d1f1      	bne.n	800d3d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d3ec:	4b36      	ldr	r3, [pc, #216]	; (800d4c8 <pvPortMalloc+0x180>)
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	d050      	beq.n	800d498 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d3f6:	6a3b      	ldr	r3, [r7, #32]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	2208      	movs	r2, #8
 800d3fc:	4413      	add	r3, r2
 800d3fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	6a3b      	ldr	r3, [r7, #32]
 800d406:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d40a:	685a      	ldr	r2, [r3, #4]
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	1ad2      	subs	r2, r2, r3
 800d410:	2308      	movs	r3, #8
 800d412:	005b      	lsls	r3, r3, #1
 800d414:	429a      	cmp	r2, r3
 800d416:	d91f      	bls.n	800d458 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	4413      	add	r3, r2
 800d41e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d420:	69bb      	ldr	r3, [r7, #24]
 800d422:	f003 0307 	and.w	r3, r3, #7
 800d426:	2b00      	cmp	r3, #0
 800d428:	d00a      	beq.n	800d440 <pvPortMalloc+0xf8>
	__asm volatile
 800d42a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d42e:	f383 8811 	msr	BASEPRI, r3
 800d432:	f3bf 8f6f 	isb	sy
 800d436:	f3bf 8f4f 	dsb	sy
 800d43a:	613b      	str	r3, [r7, #16]
}
 800d43c:	bf00      	nop
 800d43e:	e7fe      	b.n	800d43e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d442:	685a      	ldr	r2, [r3, #4]
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	1ad2      	subs	r2, r2, r3
 800d448:	69bb      	ldr	r3, [r7, #24]
 800d44a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d44e:	687a      	ldr	r2, [r7, #4]
 800d450:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d452:	69b8      	ldr	r0, [r7, #24]
 800d454:	f000 f908 	bl	800d668 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d458:	4b1d      	ldr	r3, [pc, #116]	; (800d4d0 <pvPortMalloc+0x188>)
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d45e:	685b      	ldr	r3, [r3, #4]
 800d460:	1ad3      	subs	r3, r2, r3
 800d462:	4a1b      	ldr	r2, [pc, #108]	; (800d4d0 <pvPortMalloc+0x188>)
 800d464:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d466:	4b1a      	ldr	r3, [pc, #104]	; (800d4d0 <pvPortMalloc+0x188>)
 800d468:	681a      	ldr	r2, [r3, #0]
 800d46a:	4b1b      	ldr	r3, [pc, #108]	; (800d4d8 <pvPortMalloc+0x190>)
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	429a      	cmp	r2, r3
 800d470:	d203      	bcs.n	800d47a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d472:	4b17      	ldr	r3, [pc, #92]	; (800d4d0 <pvPortMalloc+0x188>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	4a18      	ldr	r2, [pc, #96]	; (800d4d8 <pvPortMalloc+0x190>)
 800d478:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d47c:	685a      	ldr	r2, [r3, #4]
 800d47e:	4b13      	ldr	r3, [pc, #76]	; (800d4cc <pvPortMalloc+0x184>)
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	431a      	orrs	r2, r3
 800d484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d486:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d48a:	2200      	movs	r2, #0
 800d48c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d48e:	4b13      	ldr	r3, [pc, #76]	; (800d4dc <pvPortMalloc+0x194>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	3301      	adds	r3, #1
 800d494:	4a11      	ldr	r2, [pc, #68]	; (800d4dc <pvPortMalloc+0x194>)
 800d496:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d498:	f7fd ffaa 	bl	800b3f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d49c:	69fb      	ldr	r3, [r7, #28]
 800d49e:	f003 0307 	and.w	r3, r3, #7
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d00a      	beq.n	800d4bc <pvPortMalloc+0x174>
	__asm volatile
 800d4a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4aa:	f383 8811 	msr	BASEPRI, r3
 800d4ae:	f3bf 8f6f 	isb	sy
 800d4b2:	f3bf 8f4f 	dsb	sy
 800d4b6:	60fb      	str	r3, [r7, #12]
}
 800d4b8:	bf00      	nop
 800d4ba:	e7fe      	b.n	800d4ba <pvPortMalloc+0x172>
	return pvReturn;
 800d4bc:	69fb      	ldr	r3, [r7, #28]
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	3728      	adds	r7, #40	; 0x28
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
 800d4c6:	bf00      	nop
 800d4c8:	20009f04 	.word	0x20009f04
 800d4cc:	20009f18 	.word	0x20009f18
 800d4d0:	20009f08 	.word	0x20009f08
 800d4d4:	20009efc 	.word	0x20009efc
 800d4d8:	20009f0c 	.word	0x20009f0c
 800d4dc:	20009f10 	.word	0x20009f10

0800d4e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b086      	sub	sp, #24
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d04d      	beq.n	800d58e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d4f2:	2308      	movs	r3, #8
 800d4f4:	425b      	negs	r3, r3
 800d4f6:	697a      	ldr	r2, [r7, #20]
 800d4f8:	4413      	add	r3, r2
 800d4fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d4fc:	697b      	ldr	r3, [r7, #20]
 800d4fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	685a      	ldr	r2, [r3, #4]
 800d504:	4b24      	ldr	r3, [pc, #144]	; (800d598 <vPortFree+0xb8>)
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	4013      	ands	r3, r2
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d10a      	bne.n	800d524 <vPortFree+0x44>
	__asm volatile
 800d50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d512:	f383 8811 	msr	BASEPRI, r3
 800d516:	f3bf 8f6f 	isb	sy
 800d51a:	f3bf 8f4f 	dsb	sy
 800d51e:	60fb      	str	r3, [r7, #12]
}
 800d520:	bf00      	nop
 800d522:	e7fe      	b.n	800d522 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d00a      	beq.n	800d542 <vPortFree+0x62>
	__asm volatile
 800d52c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d530:	f383 8811 	msr	BASEPRI, r3
 800d534:	f3bf 8f6f 	isb	sy
 800d538:	f3bf 8f4f 	dsb	sy
 800d53c:	60bb      	str	r3, [r7, #8]
}
 800d53e:	bf00      	nop
 800d540:	e7fe      	b.n	800d540 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	685a      	ldr	r2, [r3, #4]
 800d546:	4b14      	ldr	r3, [pc, #80]	; (800d598 <vPortFree+0xb8>)
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	4013      	ands	r3, r2
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d01e      	beq.n	800d58e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d11a      	bne.n	800d58e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d558:	693b      	ldr	r3, [r7, #16]
 800d55a:	685a      	ldr	r2, [r3, #4]
 800d55c:	4b0e      	ldr	r3, [pc, #56]	; (800d598 <vPortFree+0xb8>)
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	43db      	mvns	r3, r3
 800d562:	401a      	ands	r2, r3
 800d564:	693b      	ldr	r3, [r7, #16]
 800d566:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d568:	f7fd ff34 	bl	800b3d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	685a      	ldr	r2, [r3, #4]
 800d570:	4b0a      	ldr	r3, [pc, #40]	; (800d59c <vPortFree+0xbc>)
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	4413      	add	r3, r2
 800d576:	4a09      	ldr	r2, [pc, #36]	; (800d59c <vPortFree+0xbc>)
 800d578:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d57a:	6938      	ldr	r0, [r7, #16]
 800d57c:	f000 f874 	bl	800d668 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d580:	4b07      	ldr	r3, [pc, #28]	; (800d5a0 <vPortFree+0xc0>)
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	3301      	adds	r3, #1
 800d586:	4a06      	ldr	r2, [pc, #24]	; (800d5a0 <vPortFree+0xc0>)
 800d588:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d58a:	f7fd ff31 	bl	800b3f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d58e:	bf00      	nop
 800d590:	3718      	adds	r7, #24
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}
 800d596:	bf00      	nop
 800d598:	20009f18 	.word	0x20009f18
 800d59c:	20009f08 	.word	0x20009f08
 800d5a0:	20009f14 	.word	0x20009f14

0800d5a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d5a4:	b480      	push	{r7}
 800d5a6:	b085      	sub	sp, #20
 800d5a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d5aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d5ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d5b0:	4b27      	ldr	r3, [pc, #156]	; (800d650 <prvHeapInit+0xac>)
 800d5b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	f003 0307 	and.w	r3, r3, #7
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d00c      	beq.n	800d5d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	3307      	adds	r3, #7
 800d5c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	f023 0307 	bic.w	r3, r3, #7
 800d5ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d5cc:	68ba      	ldr	r2, [r7, #8]
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	1ad3      	subs	r3, r2, r3
 800d5d2:	4a1f      	ldr	r2, [pc, #124]	; (800d650 <prvHeapInit+0xac>)
 800d5d4:	4413      	add	r3, r2
 800d5d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d5dc:	4a1d      	ldr	r2, [pc, #116]	; (800d654 <prvHeapInit+0xb0>)
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d5e2:	4b1c      	ldr	r3, [pc, #112]	; (800d654 <prvHeapInit+0xb0>)
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	68ba      	ldr	r2, [r7, #8]
 800d5ec:	4413      	add	r3, r2
 800d5ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d5f0:	2208      	movs	r2, #8
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	1a9b      	subs	r3, r3, r2
 800d5f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	f023 0307 	bic.w	r3, r3, #7
 800d5fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	4a15      	ldr	r2, [pc, #84]	; (800d658 <prvHeapInit+0xb4>)
 800d604:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d606:	4b14      	ldr	r3, [pc, #80]	; (800d658 <prvHeapInit+0xb4>)
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	2200      	movs	r2, #0
 800d60c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d60e:	4b12      	ldr	r3, [pc, #72]	; (800d658 <prvHeapInit+0xb4>)
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	2200      	movs	r2, #0
 800d614:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d61a:	683b      	ldr	r3, [r7, #0]
 800d61c:	68fa      	ldr	r2, [r7, #12]
 800d61e:	1ad2      	subs	r2, r2, r3
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d624:	4b0c      	ldr	r3, [pc, #48]	; (800d658 <prvHeapInit+0xb4>)
 800d626:	681a      	ldr	r2, [r3, #0]
 800d628:	683b      	ldr	r3, [r7, #0]
 800d62a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d62c:	683b      	ldr	r3, [r7, #0]
 800d62e:	685b      	ldr	r3, [r3, #4]
 800d630:	4a0a      	ldr	r2, [pc, #40]	; (800d65c <prvHeapInit+0xb8>)
 800d632:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	685b      	ldr	r3, [r3, #4]
 800d638:	4a09      	ldr	r2, [pc, #36]	; (800d660 <prvHeapInit+0xbc>)
 800d63a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d63c:	4b09      	ldr	r3, [pc, #36]	; (800d664 <prvHeapInit+0xc0>)
 800d63e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d642:	601a      	str	r2, [r3, #0]
}
 800d644:	bf00      	nop
 800d646:	3714      	adds	r7, #20
 800d648:	46bd      	mov	sp, r7
 800d64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64e:	4770      	bx	lr
 800d650:	20001efc 	.word	0x20001efc
 800d654:	20009efc 	.word	0x20009efc
 800d658:	20009f04 	.word	0x20009f04
 800d65c:	20009f0c 	.word	0x20009f0c
 800d660:	20009f08 	.word	0x20009f08
 800d664:	20009f18 	.word	0x20009f18

0800d668 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d668:	b480      	push	{r7}
 800d66a:	b085      	sub	sp, #20
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d670:	4b28      	ldr	r3, [pc, #160]	; (800d714 <prvInsertBlockIntoFreeList+0xac>)
 800d672:	60fb      	str	r3, [r7, #12]
 800d674:	e002      	b.n	800d67c <prvInsertBlockIntoFreeList+0x14>
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	60fb      	str	r3, [r7, #12]
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	687a      	ldr	r2, [r7, #4]
 800d682:	429a      	cmp	r2, r3
 800d684:	d8f7      	bhi.n	800d676 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	685b      	ldr	r3, [r3, #4]
 800d68e:	68ba      	ldr	r2, [r7, #8]
 800d690:	4413      	add	r3, r2
 800d692:	687a      	ldr	r2, [r7, #4]
 800d694:	429a      	cmp	r2, r3
 800d696:	d108      	bne.n	800d6aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	685a      	ldr	r2, [r3, #4]
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	685b      	ldr	r3, [r3, #4]
 800d6a0:	441a      	add	r2, r3
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	685b      	ldr	r3, [r3, #4]
 800d6b2:	68ba      	ldr	r2, [r7, #8]
 800d6b4:	441a      	add	r2, r3
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	d118      	bne.n	800d6f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	681a      	ldr	r2, [r3, #0]
 800d6c2:	4b15      	ldr	r3, [pc, #84]	; (800d718 <prvInsertBlockIntoFreeList+0xb0>)
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	429a      	cmp	r2, r3
 800d6c8:	d00d      	beq.n	800d6e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	685a      	ldr	r2, [r3, #4]
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	685b      	ldr	r3, [r3, #4]
 800d6d4:	441a      	add	r2, r3
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	681a      	ldr	r2, [r3, #0]
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	601a      	str	r2, [r3, #0]
 800d6e4:	e008      	b.n	800d6f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d6e6:	4b0c      	ldr	r3, [pc, #48]	; (800d718 <prvInsertBlockIntoFreeList+0xb0>)
 800d6e8:	681a      	ldr	r2, [r3, #0]
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	601a      	str	r2, [r3, #0]
 800d6ee:	e003      	b.n	800d6f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	681a      	ldr	r2, [r3, #0]
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d6f8:	68fa      	ldr	r2, [r7, #12]
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	429a      	cmp	r2, r3
 800d6fe:	d002      	beq.n	800d706 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	687a      	ldr	r2, [r7, #4]
 800d704:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d706:	bf00      	nop
 800d708:	3714      	adds	r7, #20
 800d70a:	46bd      	mov	sp, r7
 800d70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d710:	4770      	bx	lr
 800d712:	bf00      	nop
 800d714:	20009efc 	.word	0x20009efc
 800d718:	20009f04 	.word	0x20009f04

0800d71c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d720:	2200      	movs	r2, #0
 800d722:	4912      	ldr	r1, [pc, #72]	; (800d76c <MX_USB_DEVICE_Init+0x50>)
 800d724:	4812      	ldr	r0, [pc, #72]	; (800d770 <MX_USB_DEVICE_Init+0x54>)
 800d726:	f7fa fc91 	bl	800804c <USBD_Init>
 800d72a:	4603      	mov	r3, r0
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d001      	beq.n	800d734 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d730:	f7f4 f95c 	bl	80019ec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d734:	490f      	ldr	r1, [pc, #60]	; (800d774 <MX_USB_DEVICE_Init+0x58>)
 800d736:	480e      	ldr	r0, [pc, #56]	; (800d770 <MX_USB_DEVICE_Init+0x54>)
 800d738:	f7fa fcb8 	bl	80080ac <USBD_RegisterClass>
 800d73c:	4603      	mov	r3, r0
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d001      	beq.n	800d746 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d742:	f7f4 f953 	bl	80019ec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d746:	490c      	ldr	r1, [pc, #48]	; (800d778 <MX_USB_DEVICE_Init+0x5c>)
 800d748:	4809      	ldr	r0, [pc, #36]	; (800d770 <MX_USB_DEVICE_Init+0x54>)
 800d74a:	f7fa fba9 	bl	8007ea0 <USBD_CDC_RegisterInterface>
 800d74e:	4603      	mov	r3, r0
 800d750:	2b00      	cmp	r3, #0
 800d752:	d001      	beq.n	800d758 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d754:	f7f4 f94a 	bl	80019ec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d758:	4805      	ldr	r0, [pc, #20]	; (800d770 <MX_USB_DEVICE_Init+0x54>)
 800d75a:	f7fa fcdd 	bl	8008118 <USBD_Start>
 800d75e:	4603      	mov	r3, r0
 800d760:	2b00      	cmp	r3, #0
 800d762:	d001      	beq.n	800d768 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d764:	f7f4 f942 	bl	80019ec <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d768:	bf00      	nop
 800d76a:	bd80      	pop	{r7, pc}
 800d76c:	200000bc 	.word	0x200000bc
 800d770:	20009f1c 	.word	0x20009f1c
 800d774:	20000024 	.word	0x20000024
 800d778:	200000a8 	.word	0x200000a8

0800d77c <init_usb_rtos_obj>:
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
void Print_Task(void *param);
void init_usb_rtos_obj(void){
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b082      	sub	sp, #8
 800d780:	af02      	add	r7, sp, #8
	sem_usb_tx = xSemaphoreCreateBinary();
 800d782:	2203      	movs	r2, #3
 800d784:	2100      	movs	r1, #0
 800d786:	2001      	movs	r0, #1
 800d788:	f7fc fa2a 	bl	8009be0 <xQueueGenericCreate>
 800d78c:	4603      	mov	r3, r0
 800d78e:	4a12      	ldr	r2, [pc, #72]	; (800d7d8 <init_usb_rtos_obj+0x5c>)
 800d790:	6013      	str	r3, [r2, #0]
	msg_buf_rx = xMessageBufferCreate(768);
 800d792:	2201      	movs	r2, #1
 800d794:	2100      	movs	r1, #0
 800d796:	f44f 7040 	mov.w	r0, #768	; 0x300
 800d79a:	f7fd f817 	bl	800a7cc <xStreamBufferGenericCreate>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	4a0e      	ldr	r2, [pc, #56]	; (800d7dc <init_usb_rtos_obj+0x60>)
 800d7a2:	6013      	str	r3, [r2, #0]
	msg_buf_tx = xMessageBufferCreate(768);
 800d7a4:	2201      	movs	r2, #1
 800d7a6:	2100      	movs	r1, #0
 800d7a8:	f44f 7040 	mov.w	r0, #768	; 0x300
 800d7ac:	f7fd f80e 	bl	800a7cc <xStreamBufferGenericCreate>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	4a0b      	ldr	r2, [pc, #44]	; (800d7e0 <init_usb_rtos_obj+0x64>)
 800d7b4:	6013      	str	r3, [r2, #0]
	/*
	 *
	 */
	xTaskCreate(Print_Task,"Impressao",256, NULL, 1, NULL);
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	9301      	str	r3, [sp, #4]
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	9300      	str	r3, [sp, #0]
 800d7be:	2300      	movs	r3, #0
 800d7c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d7c4:	4907      	ldr	r1, [pc, #28]	; (800d7e4 <init_usb_rtos_obj+0x68>)
 800d7c6:	4808      	ldr	r0, [pc, #32]	; (800d7e8 <init_usb_rtos_obj+0x6c>)
 800d7c8:	f7fd fb9f 	bl	800af0a <xTaskCreate>
	usb_on = 1;
 800d7cc:	4b07      	ldr	r3, [pc, #28]	; (800d7ec <init_usb_rtos_obj+0x70>)
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	601a      	str	r2, [r3, #0]
}
 800d7d2:	bf00      	nop
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}
 800d7d8:	2000b1f8 	.word	0x2000b1f8
 800d7dc:	2000b1fc 	.word	0x2000b1fc
 800d7e0:	2000b200 	.word	0x2000b200
 800d7e4:	080105d4 	.word	0x080105d4
 800d7e8:	0800d835 	.word	0x0800d835
 800d7ec:	2000b204 	.word	0x2000b204

0800d7f0 <CDC_Receiveq_FS>:
uint32_t usb_is_on(){
	return usb_on;
}


BaseType_t CDC_Receiveq_FS(char *data, TickType_t timeout){
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b082      	sub	sp, #8
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
 800d7f8:	6039      	str	r1, [r7, #0]
	return xMessageBufferReceive(msg_buf_tx,(void *) data, 128,portMAX_DELAY);
 800d7fa:	4b06      	ldr	r3, [pc, #24]	; (800d814 <CDC_Receiveq_FS+0x24>)
 800d7fc:	6818      	ldr	r0, [r3, #0]
 800d7fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d802:	2280      	movs	r2, #128	; 0x80
 800d804:	6879      	ldr	r1, [r7, #4]
 800d806:	f7fd f91d 	bl	800aa44 <xStreamBufferReceive>
 800d80a:	4603      	mov	r3, r0
}
 800d80c:	4618      	mov	r0, r3
 800d80e:	3708      	adds	r7, #8
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}
 800d814:	2000b200 	.word	0x2000b200

0800d818 <queue_print>:

uint8_t read_usb_cdc(char *buffer, int buf_len, TickType_t timeout){
	return xMessageBufferReceive(msg_buf_rx, buffer, buf_len, timeout);
}

void queue_print(char *data,int size){
 800d818:	b580      	push	{r7, lr}
 800d81a:	b082      	sub	sp, #8
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
 800d820:	6039      	str	r1, [r7, #0]
	CDC_Receiveq_FS(data,portMAX_DELAY);
 800d822:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800d826:	6878      	ldr	r0, [r7, #4]
 800d828:	f7ff ffe2 	bl	800d7f0 <CDC_Receiveq_FS>
//	xMessageBufferSend(msg_buf_tx,data,size,portMAX_DELAY);
}
 800d82c:	bf00      	nop
 800d82e:	3708      	adds	r7, #8
 800d830:	46bd      	mov	sp, r7
 800d832:	bd80      	pop	{r7, pc}

0800d834 <Print_Task>:

void Print_Task(void * param){
 800d834:	b580      	push	{r7, lr}
 800d836:	f5ad 6db3 	sub.w	sp, sp, #1432	; 0x598
 800d83a:	af00      	add	r7, sp, #0
 800d83c:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d840:	f2a3 5394 	subw	r3, r3, #1428	; 0x594
 800d844:	6018      	str	r0, [r3, #0]
	char buffer[768];
	uint8_t qtd=0;
 800d846:	2300      	movs	r3, #0
 800d848:	f887 3596 	strb.w	r3, [r7, #1430]	; 0x596
	uint8_t pcInputString[128], pcIndexInput = 0,pcOutputString[512];
 800d84c:	2300      	movs	r3, #0
 800d84e:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597

	BaseType_t xMoreDataToFollow;


	while(1){
		qtd = xMessageBufferReceive(msg_buf_rx,(void *) buffer,sizeof(buffer),portMAX_DELAY);
 800d852:	4b52      	ldr	r3, [pc, #328]	; (800d99c <Print_Task+0x168>)
 800d854:	6818      	ldr	r0, [r3, #0]
 800d856:	f507 7124 	add.w	r1, r7, #656	; 0x290
 800d85a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d85e:	f44f 7240 	mov.w	r2, #768	; 0x300
 800d862:	f7fd f8ef 	bl	800aa44 <xStreamBufferReceive>
 800d866:	4603      	mov	r3, r0
 800d868:	f887 3596 	strb.w	r3, [r7, #1430]	; 0x596
		xRchar = buffer[0];
 800d86c:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d870:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 800d874:	781a      	ldrb	r2, [r3, #0]
 800d876:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d87a:	f2a3 5389 	subw	r3, r3, #1417	; 0x589
 800d87e:	701a      	strb	r2, [r3, #0]
		if(xRchar == '\r'){
 800d880:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d884:	f2a3 5389 	subw	r3, r3, #1417	; 0x589
 800d888:	781b      	ldrb	r3, [r3, #0]
 800d88a:	2b0d      	cmp	r3, #13
 800d88c:	d137      	bne.n	800d8fe <Print_Task+0xca>
			CDC_Transmit_FS((uint8_t *)"\n\r", 2);
 800d88e:	2102      	movs	r1, #2
 800d890:	4843      	ldr	r0, [pc, #268]	; (800d9a0 <Print_Task+0x16c>)
 800d892:	f000 f953 	bl	800db3c <CDC_Transmit_FS>
			pcInputString[pcIndexInput] = '\0';
 800d896:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d89a:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d89e:	f5a2 7262 	sub.w	r2, r2, #904	; 0x388
 800d8a2:	2100      	movs	r1, #0
 800d8a4:	54d1      	strb	r1, [r2, r3]
			do{
							 /* Send the command string to the command interpreter.  Any
							 output generated by the command interpreter will be placed in the
							 pcOutputString buffer. */
				xMoreDataToFollow = FreeRTOS_CLIProcessCommand
 800d8a6:	f107 0110 	add.w	r1, r7, #16
 800d8aa:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800d8ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7f3 fb30 	bl	8000f18 <FreeRTOS_CLIProcessCommand>
 800d8b8:	f8c7 0590 	str.w	r0, [r7, #1424]	; 0x590
							   MAX_OUTPUT_LENGTH/* The size of the output buffer. */
						   );

							 /* Write the output generated by the command interpreter to the
							 console. */
				CDC_Transmit_FS((uint8_t *) pcOutputString, strlen((char *) pcOutputString ) );
 800d8bc:	f107 0310 	add.w	r3, r7, #16
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f7f2 fced 	bl	80002a0 <strlen>
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	b29a      	uxth	r2, r3
 800d8ca:	f107 0310 	add.w	r3, r7, #16
 800d8ce:	4611      	mov	r1, r2
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	f000 f933 	bl	800db3c <CDC_Transmit_FS>
			 } while( xMoreDataToFollow != pdFALSE );
 800d8d6:	f8d7 3590 	ldr.w	r3, [r7, #1424]	; 0x590
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d1e3      	bne.n	800d8a6 <Print_Task+0x72>


			CDC_Transmit_FS((uint8_t *) "\n\r# ", 4);
 800d8de:	2104      	movs	r1, #4
 800d8e0:	4830      	ldr	r0, [pc, #192]	; (800d9a4 <Print_Task+0x170>)
 800d8e2:	f000 f92b 	bl	800db3c <CDC_Transmit_FS>
//			CDC_Transmit_FS((uint8_t *)pcInputString, pcIndexInput);
			pcIndexInput = 0;
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
			pcInputString[pcIndexInput] = '\0';
 800d8ec:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d8f0:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d8f4:	f5a2 7262 	sub.w	r2, r2, #904	; 0x388
 800d8f8:	2100      	movs	r1, #0
 800d8fa:	54d1      	strb	r1, [r2, r3]
 800d8fc:	e7a9      	b.n	800d852 <Print_Task+0x1e>
		} else {
			if( xRchar == '\0' ){
 800d8fe:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d902:	f2a3 5389 	subw	r3, r3, #1417	; 0x589
 800d906:	781b      	ldrb	r3, [r3, #0]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d108      	bne.n	800d91e <Print_Task+0xea>
				CDC_Transmit_FS((uint8_t *) "Welcome to FreeRTOS\n\r", strlen((char *)"Welcome to FreeRTOS\n\r"));
 800d90c:	2115      	movs	r1, #21
 800d90e:	4826      	ldr	r0, [pc, #152]	; (800d9a8 <Print_Task+0x174>)
 800d910:	f000 f914 	bl	800db3c <CDC_Transmit_FS>
				CDC_Transmit_FS((uint8_t *)NewLine, 2);
 800d914:	2102      	movs	r1, #2
 800d916:	4825      	ldr	r0, [pc, #148]	; (800d9ac <Print_Task+0x178>)
 800d918:	f000 f910 	bl	800db3c <CDC_Transmit_FS>
 800d91c:	e799      	b.n	800d852 <Print_Task+0x1e>
			} else if (xRchar == 0x7F ){
 800d91e:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d922:	f2a3 5389 	subw	r3, r3, #1417	; 0x589
 800d926:	781b      	ldrb	r3, [r3, #0]
 800d928:	2b7f      	cmp	r3, #127	; 0x7f
 800d92a:	d117      	bne.n	800d95c <Print_Task+0x128>
				/*
				 * Backspace was pressed.
				 */
				if(pcIndexInput > 0){
 800d92c:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d930:	2b00      	cmp	r3, #0
 800d932:	d08e      	beq.n	800d852 <Print_Task+0x1e>
					CDC_Transmit_FS(&xRchar, 1);
 800d934:	f107 030f 	add.w	r3, r7, #15
 800d938:	2101      	movs	r1, #1
 800d93a:	4618      	mov	r0, r3
 800d93c:	f000 f8fe 	bl	800db3c <CDC_Transmit_FS>

					pcInputString[pcIndexInput] = '\0';
 800d940:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d944:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d948:	f5a2 7262 	sub.w	r2, r2, #904	; 0x388
 800d94c:	2100      	movs	r1, #0
 800d94e:	54d1      	strb	r1, [r2, r3]
					pcIndexInput--;
 800d950:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d954:	3b01      	subs	r3, #1
 800d956:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
 800d95a:	e77a      	b.n	800d852 <Print_Task+0x1e>
				}
			} else if(pcIndexInput < 64){
 800d95c:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d960:	2b3f      	cmp	r3, #63	; 0x3f
 800d962:	f63f af76 	bhi.w	800d852 <Print_Task+0x1e>
				(void) qtd;
				CDC_Transmit_FS(&xRchar, qtd);
 800d966:	f897 3596 	ldrb.w	r3, [r7, #1430]	; 0x596
 800d96a:	b29a      	uxth	r2, r3
 800d96c:	f107 030f 	add.w	r3, r7, #15
 800d970:	4611      	mov	r1, r2
 800d972:	4618      	mov	r0, r3
 800d974:	f000 f8e2 	bl	800db3c <CDC_Transmit_FS>
				pcInputString[pcIndexInput] = xRchar;
 800d978:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d97c:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d980:	f2a2 5289 	subw	r2, r2, #1417	; 0x589
 800d984:	7811      	ldrb	r1, [r2, #0]
 800d986:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d98a:	f5a2 7262 	sub.w	r2, r2, #904	; 0x388
 800d98e:	54d1      	strb	r1, [r2, r3]
				pcIndexInput++;
 800d990:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d994:	3301      	adds	r3, #1
 800d996:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
		qtd = xMessageBufferReceive(msg_buf_rx,(void *) buffer,sizeof(buffer),portMAX_DELAY);
 800d99a:	e75a      	b.n	800d852 <Print_Task+0x1e>
 800d99c:	2000b1fc 	.word	0x2000b1fc
 800d9a0:	080105e0 	.word	0x080105e0
 800d9a4:	080105e4 	.word	0x080105e4
 800d9a8:	080105ec 	.word	0x080105ec
 800d9ac:	08010604 	.word	0x08010604

0800d9b0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	4905      	ldr	r1, [pc, #20]	; (800d9cc <CDC_Init_FS+0x1c>)
 800d9b8:	4805      	ldr	r0, [pc, #20]	; (800d9d0 <CDC_Init_FS+0x20>)
 800d9ba:	f7fa fa8b 	bl	8007ed4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d9be:	4905      	ldr	r1, [pc, #20]	; (800d9d4 <CDC_Init_FS+0x24>)
 800d9c0:	4803      	ldr	r0, [pc, #12]	; (800d9d0 <CDC_Init_FS+0x20>)
 800d9c2:	f7fa faa9 	bl	8007f18 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d9c6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	bd80      	pop	{r7, pc}
 800d9cc:	2000a9f8 	.word	0x2000a9f8
 800d9d0:	20009f1c 	.word	0x20009f1c
 800d9d4:	2000a1f8 	.word	0x2000a1f8

0800d9d8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d9d8:	b480      	push	{r7}
 800d9da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d9dc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e6:	4770      	bx	lr

0800d9e8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	6039      	str	r1, [r7, #0]
 800d9f2:	71fb      	strb	r3, [r7, #7]
 800d9f4:	4613      	mov	r3, r2
 800d9f6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  portBASE_TYPE yield = pdFALSE;
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	60fb      	str	r3, [r7, #12]
  char data = 0;
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	72fb      	strb	r3, [r7, #11]
  switch(cmd)
 800da00:	79fb      	ldrb	r3, [r7, #7]
 800da02:	2b23      	cmp	r3, #35	; 0x23
 800da04:	d85f      	bhi.n	800dac6 <CDC_Control_FS+0xde>
 800da06:	a201      	add	r2, pc, #4	; (adr r2, 800da0c <CDC_Control_FS+0x24>)
 800da08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da0c:	0800dac7 	.word	0x0800dac7
 800da10:	0800dac7 	.word	0x0800dac7
 800da14:	0800dac7 	.word	0x0800dac7
 800da18:	0800dac7 	.word	0x0800dac7
 800da1c:	0800dac7 	.word	0x0800dac7
 800da20:	0800dac7 	.word	0x0800dac7
 800da24:	0800dac7 	.word	0x0800dac7
 800da28:	0800dac7 	.word	0x0800dac7
 800da2c:	0800dac7 	.word	0x0800dac7
 800da30:	0800dac7 	.word	0x0800dac7
 800da34:	0800dac7 	.word	0x0800dac7
 800da38:	0800dac7 	.word	0x0800dac7
 800da3c:	0800dac7 	.word	0x0800dac7
 800da40:	0800dac7 	.word	0x0800dac7
 800da44:	0800dac7 	.word	0x0800dac7
 800da48:	0800dac7 	.word	0x0800dac7
 800da4c:	0800dac7 	.word	0x0800dac7
 800da50:	0800dac7 	.word	0x0800dac7
 800da54:	0800dac7 	.word	0x0800dac7
 800da58:	0800dac7 	.word	0x0800dac7
 800da5c:	0800dac7 	.word	0x0800dac7
 800da60:	0800dac7 	.word	0x0800dac7
 800da64:	0800dac7 	.word	0x0800dac7
 800da68:	0800dac7 	.word	0x0800dac7
 800da6c:	0800dac7 	.word	0x0800dac7
 800da70:	0800dac7 	.word	0x0800dac7
 800da74:	0800dac7 	.word	0x0800dac7
 800da78:	0800dac7 	.word	0x0800dac7
 800da7c:	0800dac7 	.word	0x0800dac7
 800da80:	0800dac7 	.word	0x0800dac7
 800da84:	0800dac7 	.word	0x0800dac7
 800da88:	0800dac7 	.word	0x0800dac7
 800da8c:	0800dac7 	.word	0x0800dac7
 800da90:	0800dac7 	.word	0x0800dac7
 800da94:	0800da9d 	.word	0x0800da9d
 800da98:	0800dac7 	.word	0x0800dac7
    case CDC_GET_LINE_CODING:

    break;

    case CDC_SET_CONTROL_LINE_STATE:
  	  xMessageBufferSendFromISR(msg_buf_rx, &data, 1, &yield);
 800da9c:	4b0e      	ldr	r3, [pc, #56]	; (800dad8 <CDC_Control_FS+0xf0>)
 800da9e:	6818      	ldr	r0, [r3, #0]
 800daa0:	f107 030c 	add.w	r3, r7, #12
 800daa4:	f107 010b 	add.w	r1, r7, #11
 800daa8:	2201      	movs	r2, #1
 800daaa:	f7fc ff1d 	bl	800a8e8 <xStreamBufferSendFromISR>
  	  portYIELD_FROM_ISR(yield);
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d00a      	beq.n	800daca <CDC_Control_FS+0xe2>
 800dab4:	4b09      	ldr	r3, [pc, #36]	; (800dadc <CDC_Control_FS+0xf4>)
 800dab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800daba:	601a      	str	r2, [r3, #0]
 800dabc:	f3bf 8f4f 	dsb	sy
 800dac0:	f3bf 8f6f 	isb	sy

    break;
 800dac4:	e001      	b.n	800daca <CDC_Control_FS+0xe2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dac6:	bf00      	nop
 800dac8:	e000      	b.n	800dacc <CDC_Control_FS+0xe4>
    break;
 800daca:	bf00      	nop
  }

  return (USBD_OK);
 800dacc:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dace:	4618      	mov	r0, r3
 800dad0:	3710      	adds	r7, #16
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bd80      	pop	{r7, pc}
 800dad6:	bf00      	nop
 800dad8:	2000b1fc 	.word	0x2000b1fc
 800dadc:	e000ed04 	.word	0xe000ed04

0800dae0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b084      	sub	sp, #16
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]
 800dae8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	portBASE_TYPE yield = pdFALSE;
 800daea:	2300      	movs	r3, #0
 800daec:	60fb      	str	r3, [r7, #12]
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800daee:	6879      	ldr	r1, [r7, #4]
 800daf0:	480f      	ldr	r0, [pc, #60]	; (800db30 <CDC_Receive_FS+0x50>)
 800daf2:	f7fa fa11 	bl	8007f18 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800daf6:	480e      	ldr	r0, [pc, #56]	; (800db30 <CDC_Receive_FS+0x50>)
 800daf8:	f7fa fa72 	bl	8007fe0 <USBD_CDC_ReceivePacket>

	  xMessageBufferSendFromISR(msg_buf_rx, Buf, *Len, &yield);
 800dafc:	4b0d      	ldr	r3, [pc, #52]	; (800db34 <CDC_Receive_FS+0x54>)
 800dafe:	6818      	ldr	r0, [r3, #0]
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	681a      	ldr	r2, [r3, #0]
 800db04:	f107 030c 	add.w	r3, r7, #12
 800db08:	6879      	ldr	r1, [r7, #4]
 800db0a:	f7fc feed 	bl	800a8e8 <xStreamBufferSendFromISR>
	  portYIELD_FROM_ISR(yield);
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d007      	beq.n	800db24 <CDC_Receive_FS+0x44>
 800db14:	4b08      	ldr	r3, [pc, #32]	; (800db38 <CDC_Receive_FS+0x58>)
 800db16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db1a:	601a      	str	r2, [r3, #0]
 800db1c:	f3bf 8f4f 	dsb	sy
 800db20:	f3bf 8f6f 	isb	sy

	return (USBD_OK);
 800db24:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800db26:	4618      	mov	r0, r3
 800db28:	3710      	adds	r7, #16
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	20009f1c 	.word	0x20009f1c
 800db34:	2000b1fc 	.word	0x2000b1fc
 800db38:	e000ed04 	.word	0xe000ed04

0800db3c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b084      	sub	sp, #16
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
 800db44:	460b      	mov	r3, r1
 800db46:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800db48:	2300      	movs	r3, #0
 800db4a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800db4c:	4b10      	ldr	r3, [pc, #64]	; (800db90 <CDC_Transmit_FS+0x54>)
 800db4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800db52:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800db54:	68bb      	ldr	r3, [r7, #8]
 800db56:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d001      	beq.n	800db62 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800db5e:	2301      	movs	r3, #1
 800db60:	e012      	b.n	800db88 <CDC_Transmit_FS+0x4c>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800db62:	887b      	ldrh	r3, [r7, #2]
 800db64:	461a      	mov	r2, r3
 800db66:	6879      	ldr	r1, [r7, #4]
 800db68:	4809      	ldr	r0, [pc, #36]	; (800db90 <CDC_Transmit_FS+0x54>)
 800db6a:	f7fa f9b3 	bl	8007ed4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800db6e:	4808      	ldr	r0, [pc, #32]	; (800db90 <CDC_Transmit_FS+0x54>)
 800db70:	f7fa f9f0 	bl	8007f54 <USBD_CDC_TransmitPacket>
 800db74:	4603      	mov	r3, r0
 800db76:	73fb      	strb	r3, [r7, #15]
  xSemaphoreTake(sem_usb_tx, portMAX_DELAY);
 800db78:	4b06      	ldr	r3, [pc, #24]	; (800db94 <CDC_Transmit_FS+0x58>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800db80:	4618      	mov	r0, r3
 800db82:	f7fc fb91 	bl	800a2a8 <xQueueSemaphoreTake>
  /* USER CODE END 7 */
  return result;
 800db86:	7bfb      	ldrb	r3, [r7, #15]
}
 800db88:	4618      	mov	r0, r3
 800db8a:	3710      	adds	r7, #16
 800db8c:	46bd      	mov	sp, r7
 800db8e:	bd80      	pop	{r7, pc}
 800db90:	20009f1c 	.word	0x20009f1c
 800db94:	2000b1f8 	.word	0x2000b1f8

0800db98 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b086      	sub	sp, #24
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	60f8      	str	r0, [r7, #12]
 800dba0:	60b9      	str	r1, [r7, #8]
 800dba2:	4613      	mov	r3, r2
 800dba4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dba6:	2300      	movs	r3, #0
 800dba8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  portBASE_TYPE tmp = pdFALSE;
 800dbaa:	2300      	movs	r3, #0
 800dbac:	613b      	str	r3, [r7, #16]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  xSemaphoreGiveFromISR(sem_usb_tx, &tmp);
 800dbae:	4b0b      	ldr	r3, [pc, #44]	; (800dbdc <CDC_TransmitCplt_FS+0x44>)
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	f107 0210 	add.w	r2, r7, #16
 800dbb6:	4611      	mov	r1, r2
 800dbb8:	4618      	mov	r0, r3
 800dbba:	f7fc fa08 	bl	8009fce <xQueueGiveFromISR>
  portYIELD_FROM_ISR(&tmp);
 800dbbe:	4b08      	ldr	r3, [pc, #32]	; (800dbe0 <CDC_TransmitCplt_FS+0x48>)
 800dbc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dbc4:	601a      	str	r2, [r3, #0]
 800dbc6:	f3bf 8f4f 	dsb	sy
 800dbca:	f3bf 8f6f 	isb	sy
  /* USER CODE END 13 */
  return result;
 800dbce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	3718      	adds	r7, #24
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	bd80      	pop	{r7, pc}
 800dbda:	bf00      	nop
 800dbdc:	2000b1f8 	.word	0x2000b1f8
 800dbe0:	e000ed04 	.word	0xe000ed04

0800dbe4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbe4:	b480      	push	{r7}
 800dbe6:	b083      	sub	sp, #12
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	4603      	mov	r3, r0
 800dbec:	6039      	str	r1, [r7, #0]
 800dbee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	2212      	movs	r2, #18
 800dbf4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800dbf6:	4b03      	ldr	r3, [pc, #12]	; (800dc04 <USBD_FS_DeviceDescriptor+0x20>)
}
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	370c      	adds	r7, #12
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc02:	4770      	bx	lr
 800dc04:	200000d8 	.word	0x200000d8

0800dc08 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b083      	sub	sp, #12
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	4603      	mov	r3, r0
 800dc10:	6039      	str	r1, [r7, #0]
 800dc12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	2204      	movs	r2, #4
 800dc18:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dc1a:	4b03      	ldr	r3, [pc, #12]	; (800dc28 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	370c      	adds	r7, #12
 800dc20:	46bd      	mov	sp, r7
 800dc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc26:	4770      	bx	lr
 800dc28:	200000ec 	.word	0x200000ec

0800dc2c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b082      	sub	sp, #8
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	4603      	mov	r3, r0
 800dc34:	6039      	str	r1, [r7, #0]
 800dc36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc38:	79fb      	ldrb	r3, [r7, #7]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d105      	bne.n	800dc4a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dc3e:	683a      	ldr	r2, [r7, #0]
 800dc40:	4907      	ldr	r1, [pc, #28]	; (800dc60 <USBD_FS_ProductStrDescriptor+0x34>)
 800dc42:	4808      	ldr	r0, [pc, #32]	; (800dc64 <USBD_FS_ProductStrDescriptor+0x38>)
 800dc44:	f7fb fc14 	bl	8009470 <USBD_GetString>
 800dc48:	e004      	b.n	800dc54 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dc4a:	683a      	ldr	r2, [r7, #0]
 800dc4c:	4904      	ldr	r1, [pc, #16]	; (800dc60 <USBD_FS_ProductStrDescriptor+0x34>)
 800dc4e:	4805      	ldr	r0, [pc, #20]	; (800dc64 <USBD_FS_ProductStrDescriptor+0x38>)
 800dc50:	f7fb fc0e 	bl	8009470 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc54:	4b02      	ldr	r3, [pc, #8]	; (800dc60 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dc56:	4618      	mov	r0, r3
 800dc58:	3708      	adds	r7, #8
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
 800dc5e:	bf00      	nop
 800dc60:	2000b208 	.word	0x2000b208
 800dc64:	08010608 	.word	0x08010608

0800dc68 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b082      	sub	sp, #8
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	4603      	mov	r3, r0
 800dc70:	6039      	str	r1, [r7, #0]
 800dc72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dc74:	683a      	ldr	r2, [r7, #0]
 800dc76:	4904      	ldr	r1, [pc, #16]	; (800dc88 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dc78:	4804      	ldr	r0, [pc, #16]	; (800dc8c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dc7a:	f7fb fbf9 	bl	8009470 <USBD_GetString>
  return USBD_StrDesc;
 800dc7e:	4b02      	ldr	r3, [pc, #8]	; (800dc88 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dc80:	4618      	mov	r0, r3
 800dc82:	3708      	adds	r7, #8
 800dc84:	46bd      	mov	sp, r7
 800dc86:	bd80      	pop	{r7, pc}
 800dc88:	2000b208 	.word	0x2000b208
 800dc8c:	08010620 	.word	0x08010620

0800dc90 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b082      	sub	sp, #8
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	4603      	mov	r3, r0
 800dc98:	6039      	str	r1, [r7, #0]
 800dc9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	221a      	movs	r2, #26
 800dca0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dca2:	f000 f843 	bl	800dd2c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dca6:	4b02      	ldr	r3, [pc, #8]	; (800dcb0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3708      	adds	r7, #8
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}
 800dcb0:	200000f0 	.word	0x200000f0

0800dcb4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b082      	sub	sp, #8
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	4603      	mov	r3, r0
 800dcbc:	6039      	str	r1, [r7, #0]
 800dcbe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dcc0:	79fb      	ldrb	r3, [r7, #7]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d105      	bne.n	800dcd2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dcc6:	683a      	ldr	r2, [r7, #0]
 800dcc8:	4907      	ldr	r1, [pc, #28]	; (800dce8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dcca:	4808      	ldr	r0, [pc, #32]	; (800dcec <USBD_FS_ConfigStrDescriptor+0x38>)
 800dccc:	f7fb fbd0 	bl	8009470 <USBD_GetString>
 800dcd0:	e004      	b.n	800dcdc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dcd2:	683a      	ldr	r2, [r7, #0]
 800dcd4:	4904      	ldr	r1, [pc, #16]	; (800dce8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dcd6:	4805      	ldr	r0, [pc, #20]	; (800dcec <USBD_FS_ConfigStrDescriptor+0x38>)
 800dcd8:	f7fb fbca 	bl	8009470 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dcdc:	4b02      	ldr	r3, [pc, #8]	; (800dce8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dcde:	4618      	mov	r0, r3
 800dce0:	3708      	adds	r7, #8
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}
 800dce6:	bf00      	nop
 800dce8:	2000b208 	.word	0x2000b208
 800dcec:	08010634 	.word	0x08010634

0800dcf0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b082      	sub	sp, #8
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	6039      	str	r1, [r7, #0]
 800dcfa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dcfc:	79fb      	ldrb	r3, [r7, #7]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d105      	bne.n	800dd0e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dd02:	683a      	ldr	r2, [r7, #0]
 800dd04:	4907      	ldr	r1, [pc, #28]	; (800dd24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dd06:	4808      	ldr	r0, [pc, #32]	; (800dd28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dd08:	f7fb fbb2 	bl	8009470 <USBD_GetString>
 800dd0c:	e004      	b.n	800dd18 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dd0e:	683a      	ldr	r2, [r7, #0]
 800dd10:	4904      	ldr	r1, [pc, #16]	; (800dd24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dd12:	4805      	ldr	r0, [pc, #20]	; (800dd28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dd14:	f7fb fbac 	bl	8009470 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dd18:	4b02      	ldr	r3, [pc, #8]	; (800dd24 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	3708      	adds	r7, #8
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}
 800dd22:	bf00      	nop
 800dd24:	2000b208 	.word	0x2000b208
 800dd28:	08010640 	.word	0x08010640

0800dd2c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b084      	sub	sp, #16
 800dd30:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dd32:	4b0f      	ldr	r3, [pc, #60]	; (800dd70 <Get_SerialNum+0x44>)
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dd38:	4b0e      	ldr	r3, [pc, #56]	; (800dd74 <Get_SerialNum+0x48>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dd3e:	4b0e      	ldr	r3, [pc, #56]	; (800dd78 <Get_SerialNum+0x4c>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dd44:	68fa      	ldr	r2, [r7, #12]
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	4413      	add	r3, r2
 800dd4a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d009      	beq.n	800dd66 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dd52:	2208      	movs	r2, #8
 800dd54:	4909      	ldr	r1, [pc, #36]	; (800dd7c <Get_SerialNum+0x50>)
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f000 f814 	bl	800dd84 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dd5c:	2204      	movs	r2, #4
 800dd5e:	4908      	ldr	r1, [pc, #32]	; (800dd80 <Get_SerialNum+0x54>)
 800dd60:	68b8      	ldr	r0, [r7, #8]
 800dd62:	f000 f80f 	bl	800dd84 <IntToUnicode>
  }
}
 800dd66:	bf00      	nop
 800dd68:	3710      	adds	r7, #16
 800dd6a:	46bd      	mov	sp, r7
 800dd6c:	bd80      	pop	{r7, pc}
 800dd6e:	bf00      	nop
 800dd70:	1fff7a10 	.word	0x1fff7a10
 800dd74:	1fff7a14 	.word	0x1fff7a14
 800dd78:	1fff7a18 	.word	0x1fff7a18
 800dd7c:	200000f2 	.word	0x200000f2
 800dd80:	20000102 	.word	0x20000102

0800dd84 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dd84:	b480      	push	{r7}
 800dd86:	b087      	sub	sp, #28
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	60f8      	str	r0, [r7, #12]
 800dd8c:	60b9      	str	r1, [r7, #8]
 800dd8e:	4613      	mov	r3, r2
 800dd90:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dd92:	2300      	movs	r3, #0
 800dd94:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dd96:	2300      	movs	r3, #0
 800dd98:	75fb      	strb	r3, [r7, #23]
 800dd9a:	e027      	b.n	800ddec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	0f1b      	lsrs	r3, r3, #28
 800dda0:	2b09      	cmp	r3, #9
 800dda2:	d80b      	bhi.n	800ddbc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	0f1b      	lsrs	r3, r3, #28
 800dda8:	b2da      	uxtb	r2, r3
 800ddaa:	7dfb      	ldrb	r3, [r7, #23]
 800ddac:	005b      	lsls	r3, r3, #1
 800ddae:	4619      	mov	r1, r3
 800ddb0:	68bb      	ldr	r3, [r7, #8]
 800ddb2:	440b      	add	r3, r1
 800ddb4:	3230      	adds	r2, #48	; 0x30
 800ddb6:	b2d2      	uxtb	r2, r2
 800ddb8:	701a      	strb	r2, [r3, #0]
 800ddba:	e00a      	b.n	800ddd2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	0f1b      	lsrs	r3, r3, #28
 800ddc0:	b2da      	uxtb	r2, r3
 800ddc2:	7dfb      	ldrb	r3, [r7, #23]
 800ddc4:	005b      	lsls	r3, r3, #1
 800ddc6:	4619      	mov	r1, r3
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	440b      	add	r3, r1
 800ddcc:	3237      	adds	r2, #55	; 0x37
 800ddce:	b2d2      	uxtb	r2, r2
 800ddd0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	011b      	lsls	r3, r3, #4
 800ddd6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ddd8:	7dfb      	ldrb	r3, [r7, #23]
 800ddda:	005b      	lsls	r3, r3, #1
 800dddc:	3301      	adds	r3, #1
 800ddde:	68ba      	ldr	r2, [r7, #8]
 800dde0:	4413      	add	r3, r2
 800dde2:	2200      	movs	r2, #0
 800dde4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dde6:	7dfb      	ldrb	r3, [r7, #23]
 800dde8:	3301      	adds	r3, #1
 800ddea:	75fb      	strb	r3, [r7, #23]
 800ddec:	7dfa      	ldrb	r2, [r7, #23]
 800ddee:	79fb      	ldrb	r3, [r7, #7]
 800ddf0:	429a      	cmp	r2, r3
 800ddf2:	d3d3      	bcc.n	800dd9c <IntToUnicode+0x18>
  }
}
 800ddf4:	bf00      	nop
 800ddf6:	bf00      	nop
 800ddf8:	371c      	adds	r7, #28
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de00:	4770      	bx	lr
	...

0800de04 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b08a      	sub	sp, #40	; 0x28
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800de0c:	f107 0314 	add.w	r3, r7, #20
 800de10:	2200      	movs	r2, #0
 800de12:	601a      	str	r2, [r3, #0]
 800de14:	605a      	str	r2, [r3, #4]
 800de16:	609a      	str	r2, [r3, #8]
 800de18:	60da      	str	r2, [r3, #12]
 800de1a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800de24:	d13a      	bne.n	800de9c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800de26:	2300      	movs	r3, #0
 800de28:	613b      	str	r3, [r7, #16]
 800de2a:	4b1e      	ldr	r3, [pc, #120]	; (800dea4 <HAL_PCD_MspInit+0xa0>)
 800de2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de2e:	4a1d      	ldr	r2, [pc, #116]	; (800dea4 <HAL_PCD_MspInit+0xa0>)
 800de30:	f043 0301 	orr.w	r3, r3, #1
 800de34:	6313      	str	r3, [r2, #48]	; 0x30
 800de36:	4b1b      	ldr	r3, [pc, #108]	; (800dea4 <HAL_PCD_MspInit+0xa0>)
 800de38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de3a:	f003 0301 	and.w	r3, r3, #1
 800de3e:	613b      	str	r3, [r7, #16]
 800de40:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800de42:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800de46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800de48:	2302      	movs	r3, #2
 800de4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de4c:	2300      	movs	r3, #0
 800de4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800de50:	2303      	movs	r3, #3
 800de52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800de54:	230a      	movs	r3, #10
 800de56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800de58:	f107 0314 	add.w	r3, r7, #20
 800de5c:	4619      	mov	r1, r3
 800de5e:	4812      	ldr	r0, [pc, #72]	; (800dea8 <HAL_PCD_MspInit+0xa4>)
 800de60:	f7f5 f890 	bl	8002f84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800de64:	4b0f      	ldr	r3, [pc, #60]	; (800dea4 <HAL_PCD_MspInit+0xa0>)
 800de66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de68:	4a0e      	ldr	r2, [pc, #56]	; (800dea4 <HAL_PCD_MspInit+0xa0>)
 800de6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de6e:	6353      	str	r3, [r2, #52]	; 0x34
 800de70:	2300      	movs	r3, #0
 800de72:	60fb      	str	r3, [r7, #12]
 800de74:	4b0b      	ldr	r3, [pc, #44]	; (800dea4 <HAL_PCD_MspInit+0xa0>)
 800de76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de78:	4a0a      	ldr	r2, [pc, #40]	; (800dea4 <HAL_PCD_MspInit+0xa0>)
 800de7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800de7e:	6453      	str	r3, [r2, #68]	; 0x44
 800de80:	4b08      	ldr	r3, [pc, #32]	; (800dea4 <HAL_PCD_MspInit+0xa0>)
 800de82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de88:	60fb      	str	r3, [r7, #12]
 800de8a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800de8c:	2200      	movs	r2, #0
 800de8e:	2105      	movs	r1, #5
 800de90:	2043      	movs	r0, #67	; 0x43
 800de92:	f7f4 fcd0 	bl	8002836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800de96:	2043      	movs	r0, #67	; 0x43
 800de98:	f7f4 fce9 	bl	800286e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800de9c:	bf00      	nop
 800de9e:	3728      	adds	r7, #40	; 0x28
 800dea0:	46bd      	mov	sp, r7
 800dea2:	bd80      	pop	{r7, pc}
 800dea4:	40023800 	.word	0x40023800
 800dea8:	40020000 	.word	0x40020000

0800deac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b082      	sub	sp, #8
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800dec0:	4619      	mov	r1, r3
 800dec2:	4610      	mov	r0, r2
 800dec4:	f7fa f975 	bl	80081b2 <USBD_LL_SetupStage>
}
 800dec8:	bf00      	nop
 800deca:	3708      	adds	r7, #8
 800decc:	46bd      	mov	sp, r7
 800dece:	bd80      	pop	{r7, pc}

0800ded0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b082      	sub	sp, #8
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
 800ded8:	460b      	mov	r3, r1
 800deda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800dee2:	78fa      	ldrb	r2, [r7, #3]
 800dee4:	6879      	ldr	r1, [r7, #4]
 800dee6:	4613      	mov	r3, r2
 800dee8:	00db      	lsls	r3, r3, #3
 800deea:	4413      	add	r3, r2
 800deec:	009b      	lsls	r3, r3, #2
 800deee:	440b      	add	r3, r1
 800def0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	78fb      	ldrb	r3, [r7, #3]
 800def8:	4619      	mov	r1, r3
 800defa:	f7fa f9af 	bl	800825c <USBD_LL_DataOutStage>
}
 800defe:	bf00      	nop
 800df00:	3708      	adds	r7, #8
 800df02:	46bd      	mov	sp, r7
 800df04:	bd80      	pop	{r7, pc}

0800df06 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df06:	b580      	push	{r7, lr}
 800df08:	b082      	sub	sp, #8
 800df0a:	af00      	add	r7, sp, #0
 800df0c:	6078      	str	r0, [r7, #4]
 800df0e:	460b      	mov	r3, r1
 800df10:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800df18:	78fa      	ldrb	r2, [r7, #3]
 800df1a:	6879      	ldr	r1, [r7, #4]
 800df1c:	4613      	mov	r3, r2
 800df1e:	00db      	lsls	r3, r3, #3
 800df20:	4413      	add	r3, r2
 800df22:	009b      	lsls	r3, r3, #2
 800df24:	440b      	add	r3, r1
 800df26:	334c      	adds	r3, #76	; 0x4c
 800df28:	681a      	ldr	r2, [r3, #0]
 800df2a:	78fb      	ldrb	r3, [r7, #3]
 800df2c:	4619      	mov	r1, r3
 800df2e:	f7fa fa48 	bl	80083c2 <USBD_LL_DataInStage>
}
 800df32:	bf00      	nop
 800df34:	3708      	adds	r7, #8
 800df36:	46bd      	mov	sp, r7
 800df38:	bd80      	pop	{r7, pc}

0800df3a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df3a:	b580      	push	{r7, lr}
 800df3c:	b082      	sub	sp, #8
 800df3e:	af00      	add	r7, sp, #0
 800df40:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800df48:	4618      	mov	r0, r3
 800df4a:	f7fa fb7c 	bl	8008646 <USBD_LL_SOF>
}
 800df4e:	bf00      	nop
 800df50:	3708      	adds	r7, #8
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}

0800df56 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df56:	b580      	push	{r7, lr}
 800df58:	b084      	sub	sp, #16
 800df5a:	af00      	add	r7, sp, #0
 800df5c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800df5e:	2301      	movs	r3, #1
 800df60:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	68db      	ldr	r3, [r3, #12]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d102      	bne.n	800df70 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800df6a:	2300      	movs	r3, #0
 800df6c:	73fb      	strb	r3, [r7, #15]
 800df6e:	e008      	b.n	800df82 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	68db      	ldr	r3, [r3, #12]
 800df74:	2b02      	cmp	r3, #2
 800df76:	d102      	bne.n	800df7e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800df78:	2301      	movs	r3, #1
 800df7a:	73fb      	strb	r3, [r7, #15]
 800df7c:	e001      	b.n	800df82 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800df7e:	f7f3 fd35 	bl	80019ec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800df88:	7bfa      	ldrb	r2, [r7, #15]
 800df8a:	4611      	mov	r1, r2
 800df8c:	4618      	mov	r0, r3
 800df8e:	f7fa fb1c 	bl	80085ca <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800df98:	4618      	mov	r0, r3
 800df9a:	f7fa fac4 	bl	8008526 <USBD_LL_Reset>
}
 800df9e:	bf00      	nop
 800dfa0:	3710      	adds	r7, #16
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd80      	pop	{r7, pc}
	...

0800dfa8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b082      	sub	sp, #8
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	f7fa fb17 	bl	80085ea <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	6812      	ldr	r2, [r2, #0]
 800dfca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800dfce:	f043 0301 	orr.w	r3, r3, #1
 800dfd2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6a1b      	ldr	r3, [r3, #32]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d005      	beq.n	800dfe8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dfdc:	4b04      	ldr	r3, [pc, #16]	; (800dff0 <HAL_PCD_SuspendCallback+0x48>)
 800dfde:	691b      	ldr	r3, [r3, #16]
 800dfe0:	4a03      	ldr	r2, [pc, #12]	; (800dff0 <HAL_PCD_SuspendCallback+0x48>)
 800dfe2:	f043 0306 	orr.w	r3, r3, #6
 800dfe6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800dfe8:	bf00      	nop
 800dfea:	3708      	adds	r7, #8
 800dfec:	46bd      	mov	sp, r7
 800dfee:	bd80      	pop	{r7, pc}
 800dff0:	e000ed00 	.word	0xe000ed00

0800dff4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b082      	sub	sp, #8
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e002:	4618      	mov	r0, r3
 800e004:	f7fa fb07 	bl	8008616 <USBD_LL_Resume>
}
 800e008:	bf00      	nop
 800e00a:	3708      	adds	r7, #8
 800e00c:	46bd      	mov	sp, r7
 800e00e:	bd80      	pop	{r7, pc}

0800e010 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b082      	sub	sp, #8
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	460b      	mov	r3, r1
 800e01a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e022:	78fa      	ldrb	r2, [r7, #3]
 800e024:	4611      	mov	r1, r2
 800e026:	4618      	mov	r0, r3
 800e028:	f7fa fb5f 	bl	80086ea <USBD_LL_IsoOUTIncomplete>
}
 800e02c:	bf00      	nop
 800e02e:	3708      	adds	r7, #8
 800e030:	46bd      	mov	sp, r7
 800e032:	bd80      	pop	{r7, pc}

0800e034 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b082      	sub	sp, #8
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
 800e03c:	460b      	mov	r3, r1
 800e03e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e046:	78fa      	ldrb	r2, [r7, #3]
 800e048:	4611      	mov	r1, r2
 800e04a:	4618      	mov	r0, r3
 800e04c:	f7fa fb1b 	bl	8008686 <USBD_LL_IsoINIncomplete>
}
 800e050:	bf00      	nop
 800e052:	3708      	adds	r7, #8
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}

0800e058 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b082      	sub	sp, #8
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e066:	4618      	mov	r0, r3
 800e068:	f7fa fb71 	bl	800874e <USBD_LL_DevConnected>
}
 800e06c:	bf00      	nop
 800e06e:	3708      	adds	r7, #8
 800e070:	46bd      	mov	sp, r7
 800e072:	bd80      	pop	{r7, pc}

0800e074 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b082      	sub	sp, #8
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e082:	4618      	mov	r0, r3
 800e084:	f7fa fb6e 	bl	8008764 <USBD_LL_DevDisconnected>
}
 800e088:	bf00      	nop
 800e08a:	3708      	adds	r7, #8
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}

0800e090 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b082      	sub	sp, #8
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	781b      	ldrb	r3, [r3, #0]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d13c      	bne.n	800e11a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e0a0:	4a20      	ldr	r2, [pc, #128]	; (800e124 <USBD_LL_Init+0x94>)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	4a1e      	ldr	r2, [pc, #120]	; (800e124 <USBD_LL_Init+0x94>)
 800e0ac:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e0b0:	4b1c      	ldr	r3, [pc, #112]	; (800e124 <USBD_LL_Init+0x94>)
 800e0b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e0b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e0b8:	4b1a      	ldr	r3, [pc, #104]	; (800e124 <USBD_LL_Init+0x94>)
 800e0ba:	2204      	movs	r2, #4
 800e0bc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e0be:	4b19      	ldr	r3, [pc, #100]	; (800e124 <USBD_LL_Init+0x94>)
 800e0c0:	2202      	movs	r2, #2
 800e0c2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e0c4:	4b17      	ldr	r3, [pc, #92]	; (800e124 <USBD_LL_Init+0x94>)
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e0ca:	4b16      	ldr	r3, [pc, #88]	; (800e124 <USBD_LL_Init+0x94>)
 800e0cc:	2202      	movs	r2, #2
 800e0ce:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e0d0:	4b14      	ldr	r3, [pc, #80]	; (800e124 <USBD_LL_Init+0x94>)
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e0d6:	4b13      	ldr	r3, [pc, #76]	; (800e124 <USBD_LL_Init+0x94>)
 800e0d8:	2200      	movs	r2, #0
 800e0da:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e0dc:	4b11      	ldr	r3, [pc, #68]	; (800e124 <USBD_LL_Init+0x94>)
 800e0de:	2200      	movs	r2, #0
 800e0e0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e0e2:	4b10      	ldr	r3, [pc, #64]	; (800e124 <USBD_LL_Init+0x94>)
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e0e8:	4b0e      	ldr	r3, [pc, #56]	; (800e124 <USBD_LL_Init+0x94>)
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e0ee:	480d      	ldr	r0, [pc, #52]	; (800e124 <USBD_LL_Init+0x94>)
 800e0f0:	f7f5 f8ff 	bl	80032f2 <HAL_PCD_Init>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d001      	beq.n	800e0fe <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e0fa:	f7f3 fc77 	bl	80019ec <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e0fe:	2180      	movs	r1, #128	; 0x80
 800e100:	4808      	ldr	r0, [pc, #32]	; (800e124 <USBD_LL_Init+0x94>)
 800e102:	f7f6 fb56 	bl	80047b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e106:	2240      	movs	r2, #64	; 0x40
 800e108:	2100      	movs	r1, #0
 800e10a:	4806      	ldr	r0, [pc, #24]	; (800e124 <USBD_LL_Init+0x94>)
 800e10c:	f7f6 fb0a 	bl	8004724 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e110:	2280      	movs	r2, #128	; 0x80
 800e112:	2101      	movs	r1, #1
 800e114:	4803      	ldr	r0, [pc, #12]	; (800e124 <USBD_LL_Init+0x94>)
 800e116:	f7f6 fb05 	bl	8004724 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e11a:	2300      	movs	r3, #0
}
 800e11c:	4618      	mov	r0, r3
 800e11e:	3708      	adds	r7, #8
 800e120:	46bd      	mov	sp, r7
 800e122:	bd80      	pop	{r7, pc}
 800e124:	2000b408 	.word	0x2000b408

0800e128 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b084      	sub	sp, #16
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e130:	2300      	movs	r3, #0
 800e132:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e134:	2300      	movs	r3, #0
 800e136:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e13e:	4618      	mov	r0, r3
 800e140:	f7f5 f9f4 	bl	800352c <HAL_PCD_Start>
 800e144:	4603      	mov	r3, r0
 800e146:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e148:	7bfb      	ldrb	r3, [r7, #15]
 800e14a:	4618      	mov	r0, r3
 800e14c:	f000 f942 	bl	800e3d4 <USBD_Get_USB_Status>
 800e150:	4603      	mov	r3, r0
 800e152:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e154:	7bbb      	ldrb	r3, [r7, #14]
}
 800e156:	4618      	mov	r0, r3
 800e158:	3710      	adds	r7, #16
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bd80      	pop	{r7, pc}

0800e15e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e15e:	b580      	push	{r7, lr}
 800e160:	b084      	sub	sp, #16
 800e162:	af00      	add	r7, sp, #0
 800e164:	6078      	str	r0, [r7, #4]
 800e166:	4608      	mov	r0, r1
 800e168:	4611      	mov	r1, r2
 800e16a:	461a      	mov	r2, r3
 800e16c:	4603      	mov	r3, r0
 800e16e:	70fb      	strb	r3, [r7, #3]
 800e170:	460b      	mov	r3, r1
 800e172:	70bb      	strb	r3, [r7, #2]
 800e174:	4613      	mov	r3, r2
 800e176:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e178:	2300      	movs	r3, #0
 800e17a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e17c:	2300      	movs	r3, #0
 800e17e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e186:	78bb      	ldrb	r3, [r7, #2]
 800e188:	883a      	ldrh	r2, [r7, #0]
 800e18a:	78f9      	ldrb	r1, [r7, #3]
 800e18c:	f7f5 fec5 	bl	8003f1a <HAL_PCD_EP_Open>
 800e190:	4603      	mov	r3, r0
 800e192:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e194:	7bfb      	ldrb	r3, [r7, #15]
 800e196:	4618      	mov	r0, r3
 800e198:	f000 f91c 	bl	800e3d4 <USBD_Get_USB_Status>
 800e19c:	4603      	mov	r3, r0
 800e19e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	3710      	adds	r7, #16
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}

0800e1aa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1aa:	b580      	push	{r7, lr}
 800e1ac:	b084      	sub	sp, #16
 800e1ae:	af00      	add	r7, sp, #0
 800e1b0:	6078      	str	r0, [r7, #4]
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e1c4:	78fa      	ldrb	r2, [r7, #3]
 800e1c6:	4611      	mov	r1, r2
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	f7f5 ff0e 	bl	8003fea <HAL_PCD_EP_Close>
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1d2:	7bfb      	ldrb	r3, [r7, #15]
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	f000 f8fd 	bl	800e3d4 <USBD_Get_USB_Status>
 800e1da:	4603      	mov	r3, r0
 800e1dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1de:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3710      	adds	r7, #16
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}

0800e1e8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b084      	sub	sp, #16
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	460b      	mov	r3, r1
 800e1f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e202:	78fa      	ldrb	r2, [r7, #3]
 800e204:	4611      	mov	r1, r2
 800e206:	4618      	mov	r0, r3
 800e208:	f7f5 ffe6 	bl	80041d8 <HAL_PCD_EP_SetStall>
 800e20c:	4603      	mov	r3, r0
 800e20e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e210:	7bfb      	ldrb	r3, [r7, #15]
 800e212:	4618      	mov	r0, r3
 800e214:	f000 f8de 	bl	800e3d4 <USBD_Get_USB_Status>
 800e218:	4603      	mov	r3, r0
 800e21a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e21c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e21e:	4618      	mov	r0, r3
 800e220:	3710      	adds	r7, #16
 800e222:	46bd      	mov	sp, r7
 800e224:	bd80      	pop	{r7, pc}

0800e226 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e226:	b580      	push	{r7, lr}
 800e228:	b084      	sub	sp, #16
 800e22a:	af00      	add	r7, sp, #0
 800e22c:	6078      	str	r0, [r7, #4]
 800e22e:	460b      	mov	r3, r1
 800e230:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e232:	2300      	movs	r3, #0
 800e234:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e236:	2300      	movs	r3, #0
 800e238:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e240:	78fa      	ldrb	r2, [r7, #3]
 800e242:	4611      	mov	r1, r2
 800e244:	4618      	mov	r0, r3
 800e246:	f7f6 f82b 	bl	80042a0 <HAL_PCD_EP_ClrStall>
 800e24a:	4603      	mov	r3, r0
 800e24c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e24e:	7bfb      	ldrb	r3, [r7, #15]
 800e250:	4618      	mov	r0, r3
 800e252:	f000 f8bf 	bl	800e3d4 <USBD_Get_USB_Status>
 800e256:	4603      	mov	r3, r0
 800e258:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e25a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e25c:	4618      	mov	r0, r3
 800e25e:	3710      	adds	r7, #16
 800e260:	46bd      	mov	sp, r7
 800e262:	bd80      	pop	{r7, pc}

0800e264 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e264:	b480      	push	{r7}
 800e266:	b085      	sub	sp, #20
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
 800e26c:	460b      	mov	r3, r1
 800e26e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e276:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e278:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	da0b      	bge.n	800e298 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e280:	78fb      	ldrb	r3, [r7, #3]
 800e282:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e286:	68f9      	ldr	r1, [r7, #12]
 800e288:	4613      	mov	r3, r2
 800e28a:	00db      	lsls	r3, r3, #3
 800e28c:	4413      	add	r3, r2
 800e28e:	009b      	lsls	r3, r3, #2
 800e290:	440b      	add	r3, r1
 800e292:	333e      	adds	r3, #62	; 0x3e
 800e294:	781b      	ldrb	r3, [r3, #0]
 800e296:	e00b      	b.n	800e2b0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e298:	78fb      	ldrb	r3, [r7, #3]
 800e29a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e29e:	68f9      	ldr	r1, [r7, #12]
 800e2a0:	4613      	mov	r3, r2
 800e2a2:	00db      	lsls	r3, r3, #3
 800e2a4:	4413      	add	r3, r2
 800e2a6:	009b      	lsls	r3, r3, #2
 800e2a8:	440b      	add	r3, r1
 800e2aa:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e2ae:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	3714      	adds	r7, #20
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ba:	4770      	bx	lr

0800e2bc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b084      	sub	sp, #16
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
 800e2c4:	460b      	mov	r3, r1
 800e2c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e2d6:	78fa      	ldrb	r2, [r7, #3]
 800e2d8:	4611      	mov	r1, r2
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f7f5 fdf8 	bl	8003ed0 <HAL_PCD_SetAddress>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2e4:	7bfb      	ldrb	r3, [r7, #15]
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f000 f874 	bl	800e3d4 <USBD_Get_USB_Status>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	3710      	adds	r7, #16
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}

0800e2fa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e2fa:	b580      	push	{r7, lr}
 800e2fc:	b086      	sub	sp, #24
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	60f8      	str	r0, [r7, #12]
 800e302:	607a      	str	r2, [r7, #4]
 800e304:	603b      	str	r3, [r7, #0]
 800e306:	460b      	mov	r3, r1
 800e308:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e30a:	2300      	movs	r3, #0
 800e30c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e30e:	2300      	movs	r3, #0
 800e310:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e318:	7af9      	ldrb	r1, [r7, #11]
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	687a      	ldr	r2, [r7, #4]
 800e31e:	f7f5 ff11 	bl	8004144 <HAL_PCD_EP_Transmit>
 800e322:	4603      	mov	r3, r0
 800e324:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e326:	7dfb      	ldrb	r3, [r7, #23]
 800e328:	4618      	mov	r0, r3
 800e32a:	f000 f853 	bl	800e3d4 <USBD_Get_USB_Status>
 800e32e:	4603      	mov	r3, r0
 800e330:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e332:	7dbb      	ldrb	r3, [r7, #22]
}
 800e334:	4618      	mov	r0, r3
 800e336:	3718      	adds	r7, #24
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}

0800e33c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b086      	sub	sp, #24
 800e340:	af00      	add	r7, sp, #0
 800e342:	60f8      	str	r0, [r7, #12]
 800e344:	607a      	str	r2, [r7, #4]
 800e346:	603b      	str	r3, [r7, #0]
 800e348:	460b      	mov	r3, r1
 800e34a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e34c:	2300      	movs	r3, #0
 800e34e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e350:	2300      	movs	r3, #0
 800e352:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e35a:	7af9      	ldrb	r1, [r7, #11]
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	687a      	ldr	r2, [r7, #4]
 800e360:	f7f5 fe8d 	bl	800407e <HAL_PCD_EP_Receive>
 800e364:	4603      	mov	r3, r0
 800e366:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e368:	7dfb      	ldrb	r3, [r7, #23]
 800e36a:	4618      	mov	r0, r3
 800e36c:	f000 f832 	bl	800e3d4 <USBD_Get_USB_Status>
 800e370:	4603      	mov	r3, r0
 800e372:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e374:	7dbb      	ldrb	r3, [r7, #22]
}
 800e376:	4618      	mov	r0, r3
 800e378:	3718      	adds	r7, #24
 800e37a:	46bd      	mov	sp, r7
 800e37c:	bd80      	pop	{r7, pc}

0800e37e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e37e:	b580      	push	{r7, lr}
 800e380:	b082      	sub	sp, #8
 800e382:	af00      	add	r7, sp, #0
 800e384:	6078      	str	r0, [r7, #4]
 800e386:	460b      	mov	r3, r1
 800e388:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e390:	78fa      	ldrb	r2, [r7, #3]
 800e392:	4611      	mov	r1, r2
 800e394:	4618      	mov	r0, r3
 800e396:	f7f5 febd 	bl	8004114 <HAL_PCD_EP_GetRxCount>
 800e39a:	4603      	mov	r3, r0
}
 800e39c:	4618      	mov	r0, r3
 800e39e:	3708      	adds	r7, #8
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	bd80      	pop	{r7, pc}

0800e3a4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e3a4:	b480      	push	{r7}
 800e3a6:	b083      	sub	sp, #12
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e3ac:	4b03      	ldr	r3, [pc, #12]	; (800e3bc <USBD_static_malloc+0x18>)
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	370c      	adds	r7, #12
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b8:	4770      	bx	lr
 800e3ba:	bf00      	nop
 800e3bc:	2000b914 	.word	0x2000b914

0800e3c0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e3c0:	b480      	push	{r7}
 800e3c2:	b083      	sub	sp, #12
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]

}
 800e3c8:	bf00      	nop
 800e3ca:	370c      	adds	r7, #12
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d2:	4770      	bx	lr

0800e3d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e3d4:	b480      	push	{r7}
 800e3d6:	b085      	sub	sp, #20
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	4603      	mov	r3, r0
 800e3dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3de:	2300      	movs	r3, #0
 800e3e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e3e2:	79fb      	ldrb	r3, [r7, #7]
 800e3e4:	2b03      	cmp	r3, #3
 800e3e6:	d817      	bhi.n	800e418 <USBD_Get_USB_Status+0x44>
 800e3e8:	a201      	add	r2, pc, #4	; (adr r2, 800e3f0 <USBD_Get_USB_Status+0x1c>)
 800e3ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3ee:	bf00      	nop
 800e3f0:	0800e401 	.word	0x0800e401
 800e3f4:	0800e407 	.word	0x0800e407
 800e3f8:	0800e40d 	.word	0x0800e40d
 800e3fc:	0800e413 	.word	0x0800e413
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e400:	2300      	movs	r3, #0
 800e402:	73fb      	strb	r3, [r7, #15]
    break;
 800e404:	e00b      	b.n	800e41e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e406:	2303      	movs	r3, #3
 800e408:	73fb      	strb	r3, [r7, #15]
    break;
 800e40a:	e008      	b.n	800e41e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e40c:	2301      	movs	r3, #1
 800e40e:	73fb      	strb	r3, [r7, #15]
    break;
 800e410:	e005      	b.n	800e41e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e412:	2303      	movs	r3, #3
 800e414:	73fb      	strb	r3, [r7, #15]
    break;
 800e416:	e002      	b.n	800e41e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e418:	2303      	movs	r3, #3
 800e41a:	73fb      	strb	r3, [r7, #15]
    break;
 800e41c:	bf00      	nop
  }
  return usb_status;
 800e41e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e420:	4618      	mov	r0, r3
 800e422:	3714      	adds	r7, #20
 800e424:	46bd      	mov	sp, r7
 800e426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42a:	4770      	bx	lr

0800e42c <arm_cfft_radix8by2_f32>:
 800e42c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e430:	ed2d 8b08 	vpush	{d8-d11}
 800e434:	f8b0 e000 	ldrh.w	lr, [r0]
 800e438:	6842      	ldr	r2, [r0, #4]
 800e43a:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 800e43e:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800e442:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800e446:	4607      	mov	r7, r0
 800e448:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800e44c:	f000 80af 	beq.w	800e5ae <arm_cfft_radix8by2_f32+0x182>
 800e450:	3310      	adds	r3, #16
 800e452:	18ce      	adds	r6, r1, r3
 800e454:	3210      	adds	r2, #16
 800e456:	4443      	add	r3, r8
 800e458:	f101 0510 	add.w	r5, r1, #16
 800e45c:	f108 0410 	add.w	r4, r8, #16
 800e460:	ed54 1a04 	vldr	s3, [r4, #-16]
 800e464:	ed13 4a04 	vldr	s8, [r3, #-16]
 800e468:	ed53 3a03 	vldr	s7, [r3, #-12]
 800e46c:	ed53 5a02 	vldr	s11, [r3, #-8]
 800e470:	ed13 5a01 	vldr	s10, [r3, #-4]
 800e474:	ed54 6a03 	vldr	s13, [r4, #-12]
 800e478:	ed14 0a02 	vldr	s0, [r4, #-8]
 800e47c:	ed16 2a04 	vldr	s4, [r6, #-16]
 800e480:	ed56 2a03 	vldr	s5, [r6, #-12]
 800e484:	ed15 6a03 	vldr	s12, [r5, #-12]
 800e488:	ed15 7a01 	vldr	s14, [r5, #-4]
 800e48c:	ed15 3a04 	vldr	s6, [r5, #-16]
 800e490:	ed54 7a01 	vldr	s15, [r4, #-4]
 800e494:	ed56 0a02 	vldr	s1, [r6, #-8]
 800e498:	ed16 1a01 	vldr	s2, [r6, #-4]
 800e49c:	ed55 4a02 	vldr	s9, [r5, #-8]
 800e4a0:	ee73 ba21 	vadd.f32	s23, s6, s3
 800e4a4:	ee36 ba26 	vadd.f32	s22, s12, s13
 800e4a8:	ee37 aa27 	vadd.f32	s20, s14, s15
 800e4ac:	ee72 9a04 	vadd.f32	s19, s4, s8
 800e4b0:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800e4b4:	ee31 8a05 	vadd.f32	s16, s2, s10
 800e4b8:	ee74 aa80 	vadd.f32	s21, s9, s0
 800e4bc:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800e4c0:	ed45 ba04 	vstr	s23, [r5, #-16]
 800e4c4:	ed05 ba03 	vstr	s22, [r5, #-12]
 800e4c8:	ed45 aa02 	vstr	s21, [r5, #-8]
 800e4cc:	ed05 aa01 	vstr	s20, [r5, #-4]
 800e4d0:	ed06 8a01 	vstr	s16, [r6, #-4]
 800e4d4:	ed46 9a04 	vstr	s19, [r6, #-16]
 800e4d8:	ed06 9a03 	vstr	s18, [r6, #-12]
 800e4dc:	ed46 8a02 	vstr	s17, [r6, #-8]
 800e4e0:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e4e4:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800e4e8:	ed12 6a03 	vldr	s12, [r2, #-12]
 800e4ec:	ed52 2a04 	vldr	s5, [r2, #-16]
 800e4f0:	ee33 3a61 	vsub.f32	s6, s6, s3
 800e4f4:	ee34 4a42 	vsub.f32	s8, s8, s4
 800e4f8:	ee26 8a86 	vmul.f32	s16, s13, s12
 800e4fc:	ee24 2a06 	vmul.f32	s4, s8, s12
 800e500:	ee63 1a22 	vmul.f32	s3, s6, s5
 800e504:	ee24 4a22 	vmul.f32	s8, s8, s5
 800e508:	ee23 3a06 	vmul.f32	s6, s6, s12
 800e50c:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800e510:	ee23 6a86 	vmul.f32	s12, s7, s12
 800e514:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800e518:	ee36 6a04 	vadd.f32	s12, s12, s8
 800e51c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800e520:	ee72 3a63 	vsub.f32	s7, s4, s7
 800e524:	ee71 2a88 	vadd.f32	s5, s3, s16
 800e528:	ed44 6a03 	vstr	s13, [r4, #-12]
 800e52c:	ed44 2a04 	vstr	s5, [r4, #-16]
 800e530:	ed43 3a04 	vstr	s7, [r3, #-16]
 800e534:	ed03 6a03 	vstr	s12, [r3, #-12]
 800e538:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e53c:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800e540:	ed12 7a01 	vldr	s14, [r2, #-4]
 800e544:	ed52 5a02 	vldr	s11, [r2, #-8]
 800e548:	ee35 6a41 	vsub.f32	s12, s10, s2
 800e54c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800e550:	ee67 3a87 	vmul.f32	s7, s15, s14
 800e554:	ee26 5a87 	vmul.f32	s10, s13, s14
 800e558:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800e55c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e560:	ee64 4a87 	vmul.f32	s9, s9, s14
 800e564:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e568:	ee26 7a07 	vmul.f32	s14, s12, s14
 800e56c:	ee26 6a25 	vmul.f32	s12, s12, s11
 800e570:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800e574:	ee74 5a23 	vadd.f32	s11, s8, s7
 800e578:	ee35 6a46 	vsub.f32	s12, s10, s12
 800e57c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e580:	f1be 0e01 	subs.w	lr, lr, #1
 800e584:	ed44 5a02 	vstr	s11, [r4, #-8]
 800e588:	f105 0510 	add.w	r5, r5, #16
 800e58c:	ed44 7a01 	vstr	s15, [r4, #-4]
 800e590:	f106 0610 	add.w	r6, r6, #16
 800e594:	ed03 6a02 	vstr	s12, [r3, #-8]
 800e598:	ed03 7a01 	vstr	s14, [r3, #-4]
 800e59c:	f102 0210 	add.w	r2, r2, #16
 800e5a0:	f104 0410 	add.w	r4, r4, #16
 800e5a4:	f103 0310 	add.w	r3, r3, #16
 800e5a8:	f47f af5a 	bne.w	800e460 <arm_cfft_radix8by2_f32+0x34>
 800e5ac:	687a      	ldr	r2, [r7, #4]
 800e5ae:	fa1f f48c 	uxth.w	r4, ip
 800e5b2:	4608      	mov	r0, r1
 800e5b4:	2302      	movs	r3, #2
 800e5b6:	4621      	mov	r1, r4
 800e5b8:	f000 fc00 	bl	800edbc <arm_radix8_butterfly_f32>
 800e5bc:	ecbd 8b08 	vpop	{d8-d11}
 800e5c0:	4640      	mov	r0, r8
 800e5c2:	4621      	mov	r1, r4
 800e5c4:	687a      	ldr	r2, [r7, #4]
 800e5c6:	2302      	movs	r3, #2
 800e5c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e5cc:	f000 bbf6 	b.w	800edbc <arm_radix8_butterfly_f32>

0800e5d0 <arm_cfft_radix8by4_f32>:
 800e5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5d4:	ed2d 8b0a 	vpush	{d8-d12}
 800e5d8:	8802      	ldrh	r2, [r0, #0]
 800e5da:	ed91 6a00 	vldr	s12, [r1]
 800e5de:	b08f      	sub	sp, #60	; 0x3c
 800e5e0:	460f      	mov	r7, r1
 800e5e2:	0852      	lsrs	r2, r2, #1
 800e5e4:	0093      	lsls	r3, r2, #2
 800e5e6:	900c      	str	r0, [sp, #48]	; 0x30
 800e5e8:	9103      	str	r1, [sp, #12]
 800e5ea:	6841      	ldr	r1, [r0, #4]
 800e5ec:	ed97 7a01 	vldr	s14, [r7, #4]
 800e5f0:	4638      	mov	r0, r7
 800e5f2:	4418      	add	r0, r3
 800e5f4:	4606      	mov	r6, r0
 800e5f6:	9009      	str	r0, [sp, #36]	; 0x24
 800e5f8:	4418      	add	r0, r3
 800e5fa:	edd0 6a00 	vldr	s13, [r0]
 800e5fe:	edd6 3a00 	vldr	s7, [r6]
 800e602:	edd6 2a01 	vldr	s5, [r6, #4]
 800e606:	edd0 7a01 	vldr	s15, [r0, #4]
 800e60a:	900a      	str	r0, [sp, #40]	; 0x28
 800e60c:	ee76 5a26 	vadd.f32	s11, s12, s13
 800e610:	4604      	mov	r4, r0
 800e612:	4625      	mov	r5, r4
 800e614:	441c      	add	r4, r3
 800e616:	ed94 4a00 	vldr	s8, [r4]
 800e61a:	ed94 5a01 	vldr	s10, [r4, #4]
 800e61e:	9401      	str	r4, [sp, #4]
 800e620:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800e624:	4630      	mov	r0, r6
 800e626:	ee74 4a24 	vadd.f32	s9, s8, s9
 800e62a:	463e      	mov	r6, r7
 800e62c:	ee14 ea90 	vmov	lr, s9
 800e630:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e634:	f846 eb08 	str.w	lr, [r6], #8
 800e638:	ee37 6a27 	vadd.f32	s12, s14, s15
 800e63c:	edd0 4a01 	vldr	s9, [r0, #4]
 800e640:	9604      	str	r6, [sp, #16]
 800e642:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e646:	9e01      	ldr	r6, [sp, #4]
 800e648:	ee32 3aa6 	vadd.f32	s6, s5, s13
 800e64c:	ed96 2a01 	vldr	s4, [r6, #4]
 800e650:	ee36 7a24 	vadd.f32	s14, s12, s9
 800e654:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800e658:	ee77 4ae3 	vsub.f32	s9, s15, s7
 800e65c:	ee36 6a62 	vsub.f32	s12, s12, s5
 800e660:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800e664:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800e668:	ee73 3a45 	vsub.f32	s7, s6, s10
 800e66c:	4604      	mov	r4, r0
 800e66e:	ee36 6a45 	vsub.f32	s12, s12, s10
 800e672:	ee75 6a26 	vadd.f32	s13, s10, s13
 800e676:	46a3      	mov	fp, r4
 800e678:	ee37 7a02 	vadd.f32	s14, s14, s4
 800e67c:	ee34 5a84 	vadd.f32	s10, s9, s8
 800e680:	ee13 8a90 	vmov	r8, s7
 800e684:	46a4      	mov	ip, r4
 800e686:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800e68a:	ed87 7a01 	vstr	s14, [r7, #4]
 800e68e:	f84b 8b08 	str.w	r8, [fp], #8
 800e692:	f1ac 0704 	sub.w	r7, ip, #4
 800e696:	ed8c 5a01 	vstr	s10, [ip, #4]
 800e69a:	f101 0c08 	add.w	ip, r1, #8
 800e69e:	462c      	mov	r4, r5
 800e6a0:	f8cd c014 	str.w	ip, [sp, #20]
 800e6a4:	ee15 ca90 	vmov	ip, s11
 800e6a8:	f844 cb08 	str.w	ip, [r4], #8
 800e6ac:	9407      	str	r4, [sp, #28]
 800e6ae:	f101 0410 	add.w	r4, r1, #16
 800e6b2:	ed85 6a01 	vstr	s12, [r5, #4]
 800e6b6:	0852      	lsrs	r2, r2, #1
 800e6b8:	9402      	str	r4, [sp, #8]
 800e6ba:	462c      	mov	r4, r5
 800e6bc:	f101 0518 	add.w	r5, r1, #24
 800e6c0:	920b      	str	r2, [sp, #44]	; 0x2c
 800e6c2:	46b2      	mov	sl, r6
 800e6c4:	9506      	str	r5, [sp, #24]
 800e6c6:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800e6ca:	3a02      	subs	r2, #2
 800e6cc:	ee16 5a90 	vmov	r5, s13
 800e6d0:	46b6      	mov	lr, r6
 800e6d2:	4630      	mov	r0, r6
 800e6d4:	0852      	lsrs	r2, r2, #1
 800e6d6:	f84a 5b08 	str.w	r5, [sl], #8
 800e6da:	f1a0 0604 	sub.w	r6, r0, #4
 800e6de:	edce 7a01 	vstr	s15, [lr, #4]
 800e6e2:	9208      	str	r2, [sp, #32]
 800e6e4:	f000 8130 	beq.w	800e948 <arm_cfft_radix8by4_f32+0x378>
 800e6e8:	4691      	mov	r9, r2
 800e6ea:	9a03      	ldr	r2, [sp, #12]
 800e6ec:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e6f0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800e6f4:	3b08      	subs	r3, #8
 800e6f6:	f102 0510 	add.w	r5, r2, #16
 800e6fa:	f101 0c20 	add.w	ip, r1, #32
 800e6fe:	f1a4 020c 	sub.w	r2, r4, #12
 800e702:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800e706:	4433      	add	r3, r6
 800e708:	3410      	adds	r4, #16
 800e70a:	4650      	mov	r0, sl
 800e70c:	4659      	mov	r1, fp
 800e70e:	ed55 3a02 	vldr	s7, [r5, #-8]
 800e712:	ed14 5a02 	vldr	s10, [r4, #-8]
 800e716:	ed91 7a00 	vldr	s14, [r1]
 800e71a:	edd0 7a00 	vldr	s15, [r0]
 800e71e:	ed15 4a01 	vldr	s8, [r5, #-4]
 800e722:	ed54 5a01 	vldr	s11, [r4, #-4]
 800e726:	edd0 6a01 	vldr	s13, [r0, #4]
 800e72a:	ed91 6a01 	vldr	s12, [r1, #4]
 800e72e:	ee33 8a85 	vadd.f32	s16, s7, s10
 800e732:	ee34 0a25 	vadd.f32	s0, s8, s11
 800e736:	ee78 4a07 	vadd.f32	s9, s16, s14
 800e73a:	ee74 5a65 	vsub.f32	s11, s8, s11
 800e73e:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800e742:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800e746:	ed45 4a02 	vstr	s9, [r5, #-8]
 800e74a:	edd1 4a01 	vldr	s9, [r1, #4]
 800e74e:	ed90 4a01 	vldr	s8, [r0, #4]
 800e752:	ee70 4a24 	vadd.f32	s9, s0, s9
 800e756:	ee76 aa05 	vadd.f32	s21, s12, s10
 800e75a:	ee74 4a84 	vadd.f32	s9, s9, s8
 800e75e:	ee35 aac7 	vsub.f32	s20, s11, s14
 800e762:	ed45 4a01 	vstr	s9, [r5, #-4]
 800e766:	edd6 1a00 	vldr	s3, [r6]
 800e76a:	edd7 0a00 	vldr	s1, [r7]
 800e76e:	ed92 4a02 	vldr	s8, [r2, #8]
 800e772:	edd3 3a02 	vldr	s7, [r3, #8]
 800e776:	ed93 2a01 	vldr	s4, [r3, #4]
 800e77a:	ed16 1a01 	vldr	s2, [r6, #-4]
 800e77e:	edd2 2a01 	vldr	s5, [r2, #4]
 800e782:	ed57 9a01 	vldr	s19, [r7, #-4]
 800e786:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800e78a:	ee39 3a81 	vadd.f32	s6, s19, s2
 800e78e:	ee74 8a84 	vadd.f32	s17, s9, s8
 800e792:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800e796:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800e79a:	ee7a aae6 	vsub.f32	s21, s21, s13
 800e79e:	ee18 aa90 	vmov	sl, s17
 800e7a2:	f847 a908 	str.w	sl, [r7], #-8
 800e7a6:	edd2 8a01 	vldr	s17, [r2, #4]
 800e7aa:	ed93 9a01 	vldr	s18, [r3, #4]
 800e7ae:	ee73 8a28 	vadd.f32	s17, s6, s17
 800e7b2:	ee3a aa27 	vadd.f32	s20, s20, s15
 800e7b6:	ee78 8a89 	vadd.f32	s17, s17, s18
 800e7ba:	ee74 0a63 	vsub.f32	s1, s8, s7
 800e7be:	edc7 8a01 	vstr	s17, [r7, #4]
 800e7c2:	ed18 ba02 	vldr	s22, [r8, #-8]
 800e7c6:	ed58 8a01 	vldr	s17, [r8, #-4]
 800e7ca:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800e7ce:	ee6a ba28 	vmul.f32	s23, s20, s17
 800e7d2:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800e7d6:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800e7da:	ee30 9a81 	vadd.f32	s18, s1, s2
 800e7de:	ee79 9a82 	vadd.f32	s19, s19, s4
 800e7e2:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800e7e6:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800e7ea:	ee69 baa8 	vmul.f32	s23, s19, s17
 800e7ee:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800e7f2:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800e7f6:	ee69 8a28 	vmul.f32	s17, s18, s17
 800e7fa:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800e7fe:	ee1c aa10 	vmov	sl, s24
 800e802:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800e806:	f841 ab08 	str.w	sl, [r1], #8
 800e80a:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800e80e:	ee3b bacb 	vsub.f32	s22, s23, s22
 800e812:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800e816:	ee33 3a62 	vsub.f32	s6, s6, s5
 800e81a:	ed01 aa01 	vstr	s20, [r1, #-4]
 800e81e:	edc2 8a01 	vstr	s17, [r2, #4]
 800e822:	ed82 ba02 	vstr	s22, [r2, #8]
 800e826:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800e82a:	ee74 3a63 	vsub.f32	s7, s8, s7
 800e82e:	ee38 8a47 	vsub.f32	s16, s16, s14
 800e832:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800e836:	ee30 0a46 	vsub.f32	s0, s0, s12
 800e83a:	ee33 3a42 	vsub.f32	s6, s6, s4
 800e83e:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e842:	ee30 0a66 	vsub.f32	s0, s0, s13
 800e846:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800e84a:	ee63 8a04 	vmul.f32	s17, s6, s8
 800e84e:	ee28 aa24 	vmul.f32	s20, s16, s9
 800e852:	ee60 9a04 	vmul.f32	s19, s0, s8
 800e856:	ee28 8a04 	vmul.f32	s16, s16, s8
 800e85a:	ee20 0a24 	vmul.f32	s0, s0, s9
 800e85e:	ee63 3a84 	vmul.f32	s7, s7, s8
 800e862:	ee39 4a68 	vsub.f32	s8, s18, s17
 800e866:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800e86a:	ee14 aa10 	vmov	sl, s8
 800e86e:	ee30 0a48 	vsub.f32	s0, s0, s16
 800e872:	ee63 4a24 	vmul.f32	s9, s6, s9
 800e876:	ed44 9a02 	vstr	s19, [r4, #-8]
 800e87a:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800e87e:	ed04 0a01 	vstr	s0, [r4, #-4]
 800e882:	f846 a908 	str.w	sl, [r6], #-8
 800e886:	ee35 6a46 	vsub.f32	s12, s10, s12
 800e88a:	ee35 7a87 	vadd.f32	s14, s11, s14
 800e88e:	edc6 3a01 	vstr	s7, [r6, #4]
 800e892:	ee76 6a86 	vadd.f32	s13, s13, s12
 800e896:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e89a:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800e89e:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800e8a2:	ee67 5a86 	vmul.f32	s11, s15, s12
 800e8a6:	ee26 5a87 	vmul.f32	s10, s13, s14
 800e8aa:	ee72 2a62 	vsub.f32	s5, s4, s5
 800e8ae:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800e8b2:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800e8b6:	ee75 5a25 	vadd.f32	s11, s10, s11
 800e8ba:	ee62 0a86 	vmul.f32	s1, s5, s12
 800e8be:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e8c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e8c6:	ee21 6a06 	vmul.f32	s12, s2, s12
 800e8ca:	ee62 2a87 	vmul.f32	s5, s5, s14
 800e8ce:	ee21 1a07 	vmul.f32	s2, s2, s14
 800e8d2:	ee15 aa90 	vmov	sl, s11
 800e8d6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e8da:	f840 ab08 	str.w	sl, [r0], #8
 800e8de:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800e8e2:	ee76 2a22 	vadd.f32	s5, s12, s5
 800e8e6:	f1b9 0901 	subs.w	r9, r9, #1
 800e8ea:	ed40 7a01 	vstr	s15, [r0, #-4]
 800e8ee:	f105 0508 	add.w	r5, r5, #8
 800e8f2:	ed83 1a02 	vstr	s2, [r3, #8]
 800e8f6:	edc3 2a01 	vstr	s5, [r3, #4]
 800e8fa:	f108 0808 	add.w	r8, r8, #8
 800e8fe:	f1a2 0208 	sub.w	r2, r2, #8
 800e902:	f10c 0c10 	add.w	ip, ip, #16
 800e906:	f104 0408 	add.w	r4, r4, #8
 800e90a:	f10e 0e18 	add.w	lr, lr, #24
 800e90e:	f1a3 0308 	sub.w	r3, r3, #8
 800e912:	f47f aefc 	bne.w	800e70e <arm_cfft_radix8by4_f32+0x13e>
 800e916:	9908      	ldr	r1, [sp, #32]
 800e918:	9802      	ldr	r0, [sp, #8]
 800e91a:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800e91e:	00cb      	lsls	r3, r1, #3
 800e920:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800e924:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800e928:	9102      	str	r1, [sp, #8]
 800e92a:	9904      	ldr	r1, [sp, #16]
 800e92c:	4419      	add	r1, r3
 800e92e:	9104      	str	r1, [sp, #16]
 800e930:	9905      	ldr	r1, [sp, #20]
 800e932:	4419      	add	r1, r3
 800e934:	9105      	str	r1, [sp, #20]
 800e936:	9907      	ldr	r1, [sp, #28]
 800e938:	449b      	add	fp, r3
 800e93a:	4419      	add	r1, r3
 800e93c:	449a      	add	sl, r3
 800e93e:	9b06      	ldr	r3, [sp, #24]
 800e940:	9107      	str	r1, [sp, #28]
 800e942:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e946:	9306      	str	r3, [sp, #24]
 800e948:	9a04      	ldr	r2, [sp, #16]
 800e94a:	9807      	ldr	r0, [sp, #28]
 800e94c:	edd2 3a00 	vldr	s7, [r2]
 800e950:	ed90 4a00 	vldr	s8, [r0]
 800e954:	eddb 7a00 	vldr	s15, [fp]
 800e958:	ed9a 3a00 	vldr	s6, [sl]
 800e95c:	edd2 4a01 	vldr	s9, [r2, #4]
 800e960:	ed90 7a01 	vldr	s14, [r0, #4]
 800e964:	ed9b 2a01 	vldr	s4, [fp, #4]
 800e968:	edda 5a01 	vldr	s11, [sl, #4]
 800e96c:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800e970:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e972:	ee73 6a84 	vadd.f32	s13, s7, s8
 800e976:	ee34 6a87 	vadd.f32	s12, s9, s14
 800e97a:	ee36 5aa7 	vadd.f32	s10, s13, s15
 800e97e:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800e982:	ee33 5a05 	vadd.f32	s10, s6, s10
 800e986:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800e98a:	ed82 5a00 	vstr	s10, [r2]
 800e98e:	ed9b 5a01 	vldr	s10, [fp, #4]
 800e992:	edda 4a01 	vldr	s9, [sl, #4]
 800e996:	ee36 5a05 	vadd.f32	s10, s12, s10
 800e99a:	ee72 3a04 	vadd.f32	s7, s4, s8
 800e99e:	ee35 5a24 	vadd.f32	s10, s10, s9
 800e9a2:	ee77 4a67 	vsub.f32	s9, s14, s15
 800e9a6:	ed82 5a01 	vstr	s10, [r2, #4]
 800e9aa:	9a05      	ldr	r2, [sp, #20]
 800e9ac:	ee34 5a83 	vadd.f32	s10, s9, s6
 800e9b0:	edd2 1a00 	vldr	s3, [r2]
 800e9b4:	edd2 2a01 	vldr	s5, [r2, #4]
 800e9b8:	9a02      	ldr	r2, [sp, #8]
 800e9ba:	ee73 3ae5 	vsub.f32	s7, s7, s11
 800e9be:	ee36 6a42 	vsub.f32	s12, s12, s4
 800e9c2:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800e9c6:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800e9ca:	ee65 2a22 	vmul.f32	s5, s10, s5
 800e9ce:	ee25 5a21 	vmul.f32	s10, s10, s3
 800e9d2:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800e9d6:	ee35 5a63 	vsub.f32	s10, s10, s7
 800e9da:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e9de:	edcb 2a00 	vstr	s5, [fp]
 800e9e2:	ed8b 5a01 	vstr	s10, [fp, #4]
 800e9e6:	edd2 3a01 	vldr	s7, [r2, #4]
 800e9ea:	ed92 5a00 	vldr	s10, [r2]
 800e9ee:	9a06      	ldr	r2, [sp, #24]
 800e9f0:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800e9f4:	ee36 6a65 	vsub.f32	s12, s12, s11
 800e9f8:	ee66 4a85 	vmul.f32	s9, s13, s10
 800e9fc:	ee26 5a05 	vmul.f32	s10, s12, s10
 800ea00:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800ea04:	ee26 6a23 	vmul.f32	s12, s12, s7
 800ea08:	ee75 6a66 	vsub.f32	s13, s10, s13
 800ea0c:	ee34 6a86 	vadd.f32	s12, s9, s12
 800ea10:	ee34 4a42 	vsub.f32	s8, s8, s4
 800ea14:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ea18:	edc0 6a01 	vstr	s13, [r0, #4]
 800ea1c:	ed80 6a00 	vstr	s12, [r0]
 800ea20:	ed92 6a01 	vldr	s12, [r2, #4]
 800ea24:	9803      	ldr	r0, [sp, #12]
 800ea26:	ee77 7a43 	vsub.f32	s15, s14, s6
 800ea2a:	ee75 5a84 	vadd.f32	s11, s11, s8
 800ea2e:	ed92 7a00 	vldr	s14, [r2]
 800ea32:	ee65 6a87 	vmul.f32	s13, s11, s14
 800ea36:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ea3a:	ee65 5a86 	vmul.f32	s11, s11, s12
 800ea3e:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ea42:	ee77 5a65 	vsub.f32	s11, s14, s11
 800ea46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea4a:	edca 5a01 	vstr	s11, [sl, #4]
 800ea4e:	edca 7a00 	vstr	s15, [sl]
 800ea52:	6872      	ldr	r2, [r6, #4]
 800ea54:	4621      	mov	r1, r4
 800ea56:	2304      	movs	r3, #4
 800ea58:	f000 f9b0 	bl	800edbc <arm_radix8_butterfly_f32>
 800ea5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ea5e:	6872      	ldr	r2, [r6, #4]
 800ea60:	4621      	mov	r1, r4
 800ea62:	2304      	movs	r3, #4
 800ea64:	f000 f9aa 	bl	800edbc <arm_radix8_butterfly_f32>
 800ea68:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea6a:	6872      	ldr	r2, [r6, #4]
 800ea6c:	4621      	mov	r1, r4
 800ea6e:	2304      	movs	r3, #4
 800ea70:	f000 f9a4 	bl	800edbc <arm_radix8_butterfly_f32>
 800ea74:	9801      	ldr	r0, [sp, #4]
 800ea76:	6872      	ldr	r2, [r6, #4]
 800ea78:	4621      	mov	r1, r4
 800ea7a:	2304      	movs	r3, #4
 800ea7c:	b00f      	add	sp, #60	; 0x3c
 800ea7e:	ecbd 8b0a 	vpop	{d8-d12}
 800ea82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea86:	f000 b999 	b.w	800edbc <arm_radix8_butterfly_f32>
 800ea8a:	bf00      	nop

0800ea8c <arm_cfft_f32>:
 800ea8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea90:	2a01      	cmp	r2, #1
 800ea92:	4606      	mov	r6, r0
 800ea94:	4617      	mov	r7, r2
 800ea96:	460c      	mov	r4, r1
 800ea98:	4698      	mov	r8, r3
 800ea9a:	8805      	ldrh	r5, [r0, #0]
 800ea9c:	d054      	beq.n	800eb48 <arm_cfft_f32+0xbc>
 800ea9e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800eaa2:	d04c      	beq.n	800eb3e <arm_cfft_f32+0xb2>
 800eaa4:	d916      	bls.n	800ead4 <arm_cfft_f32+0x48>
 800eaa6:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800eaaa:	d01a      	beq.n	800eae2 <arm_cfft_f32+0x56>
 800eaac:	d95c      	bls.n	800eb68 <arm_cfft_f32+0xdc>
 800eaae:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800eab2:	d044      	beq.n	800eb3e <arm_cfft_f32+0xb2>
 800eab4:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800eab8:	d105      	bne.n	800eac6 <arm_cfft_f32+0x3a>
 800eaba:	4620      	mov	r0, r4
 800eabc:	4629      	mov	r1, r5
 800eabe:	6872      	ldr	r2, [r6, #4]
 800eac0:	2301      	movs	r3, #1
 800eac2:	f000 f97b 	bl	800edbc <arm_radix8_butterfly_f32>
 800eac6:	f1b8 0f00 	cmp.w	r8, #0
 800eaca:	d111      	bne.n	800eaf0 <arm_cfft_f32+0x64>
 800eacc:	2f01      	cmp	r7, #1
 800eace:	d016      	beq.n	800eafe <arm_cfft_f32+0x72>
 800ead0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ead4:	2d20      	cmp	r5, #32
 800ead6:	d032      	beq.n	800eb3e <arm_cfft_f32+0xb2>
 800ead8:	d94a      	bls.n	800eb70 <arm_cfft_f32+0xe4>
 800eada:	2d40      	cmp	r5, #64	; 0x40
 800eadc:	d0ed      	beq.n	800eaba <arm_cfft_f32+0x2e>
 800eade:	2d80      	cmp	r5, #128	; 0x80
 800eae0:	d1f1      	bne.n	800eac6 <arm_cfft_f32+0x3a>
 800eae2:	4630      	mov	r0, r6
 800eae4:	4621      	mov	r1, r4
 800eae6:	f7ff fca1 	bl	800e42c <arm_cfft_radix8by2_f32>
 800eaea:	f1b8 0f00 	cmp.w	r8, #0
 800eaee:	d0ed      	beq.n	800eacc <arm_cfft_f32+0x40>
 800eaf0:	4620      	mov	r0, r4
 800eaf2:	89b1      	ldrh	r1, [r6, #12]
 800eaf4:	68b2      	ldr	r2, [r6, #8]
 800eaf6:	f7f1 fb73 	bl	80001e0 <arm_bitreversal_32>
 800eafa:	2f01      	cmp	r7, #1
 800eafc:	d1e8      	bne.n	800ead0 <arm_cfft_f32+0x44>
 800eafe:	ee07 5a90 	vmov	s15, r5
 800eb02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eb06:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800eb0a:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 800eb0e:	2d00      	cmp	r5, #0
 800eb10:	d0de      	beq.n	800ead0 <arm_cfft_f32+0x44>
 800eb12:	f104 0108 	add.w	r1, r4, #8
 800eb16:	2300      	movs	r3, #0
 800eb18:	3301      	adds	r3, #1
 800eb1a:	429d      	cmp	r5, r3
 800eb1c:	f101 0108 	add.w	r1, r1, #8
 800eb20:	ed11 7a04 	vldr	s14, [r1, #-16]
 800eb24:	ed51 7a03 	vldr	s15, [r1, #-12]
 800eb28:	ee27 7a26 	vmul.f32	s14, s14, s13
 800eb2c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800eb30:	ed01 7a04 	vstr	s14, [r1, #-16]
 800eb34:	ed41 7a03 	vstr	s15, [r1, #-12]
 800eb38:	d1ee      	bne.n	800eb18 <arm_cfft_f32+0x8c>
 800eb3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb3e:	4630      	mov	r0, r6
 800eb40:	4621      	mov	r1, r4
 800eb42:	f7ff fd45 	bl	800e5d0 <arm_cfft_radix8by4_f32>
 800eb46:	e7be      	b.n	800eac6 <arm_cfft_f32+0x3a>
 800eb48:	b1ad      	cbz	r5, 800eb76 <arm_cfft_f32+0xea>
 800eb4a:	f101 030c 	add.w	r3, r1, #12
 800eb4e:	2200      	movs	r2, #0
 800eb50:	ed53 7a02 	vldr	s15, [r3, #-8]
 800eb54:	3201      	adds	r2, #1
 800eb56:	eef1 7a67 	vneg.f32	s15, s15
 800eb5a:	4295      	cmp	r5, r2
 800eb5c:	ed43 7a02 	vstr	s15, [r3, #-8]
 800eb60:	f103 0308 	add.w	r3, r3, #8
 800eb64:	d1f4      	bne.n	800eb50 <arm_cfft_f32+0xc4>
 800eb66:	e79a      	b.n	800ea9e <arm_cfft_f32+0x12>
 800eb68:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800eb6c:	d0a5      	beq.n	800eaba <arm_cfft_f32+0x2e>
 800eb6e:	e7aa      	b.n	800eac6 <arm_cfft_f32+0x3a>
 800eb70:	2d10      	cmp	r5, #16
 800eb72:	d0b6      	beq.n	800eae2 <arm_cfft_f32+0x56>
 800eb74:	e7a7      	b.n	800eac6 <arm_cfft_f32+0x3a>
 800eb76:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800eb7a:	d894      	bhi.n	800eaa6 <arm_cfft_f32+0x1a>
 800eb7c:	e7aa      	b.n	800ead4 <arm_cfft_f32+0x48>
 800eb7e:	bf00      	nop

0800eb80 <arm_cmplx_mag_f32>:
 800eb80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb84:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800eb88:	b084      	sub	sp, #16
 800eb8a:	d07f      	beq.n	800ec8c <arm_cmplx_mag_f32+0x10c>
 800eb8c:	2700      	movs	r7, #0
 800eb8e:	f100 0420 	add.w	r4, r0, #32
 800eb92:	f101 0510 	add.w	r5, r1, #16
 800eb96:	4646      	mov	r6, r8
 800eb98:	e05a      	b.n	800ec50 <arm_cmplx_mag_f32+0xd0>
 800eb9a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800eb9e:	eeb4 0a40 	vcmp.f32	s0, s0
 800eba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eba6:	f040 80a4 	bne.w	800ecf2 <arm_cmplx_mag_f32+0x172>
 800ebaa:	ed05 0a04 	vstr	s0, [r5, #-16]
 800ebae:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800ebb2:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800ebb6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ebba:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ebbe:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ebc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ebc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebca:	f2c0 808f 	blt.w	800ecec <arm_cmplx_mag_f32+0x16c>
 800ebce:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ebd2:	eeb4 0a40 	vcmp.f32	s0, s0
 800ebd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebda:	f040 80af 	bne.w	800ed3c <arm_cmplx_mag_f32+0x1bc>
 800ebde:	ed05 0a03 	vstr	s0, [r5, #-12]
 800ebe2:	ed54 7a04 	vldr	s15, [r4, #-16]
 800ebe6:	ed14 0a03 	vldr	s0, [r4, #-12]
 800ebea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ebee:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ebf2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ebf6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ebfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebfe:	db72      	blt.n	800ece6 <arm_cmplx_mag_f32+0x166>
 800ec00:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ec04:	eeb4 0a40 	vcmp.f32	s0, s0
 800ec08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec0c:	f040 808c 	bne.w	800ed28 <arm_cmplx_mag_f32+0x1a8>
 800ec10:	ed05 0a02 	vstr	s0, [r5, #-8]
 800ec14:	ed54 7a02 	vldr	s15, [r4, #-8]
 800ec18:	ed14 0a01 	vldr	s0, [r4, #-4]
 800ec1c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ec20:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ec24:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ec28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ec2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec30:	db20      	blt.n	800ec74 <arm_cmplx_mag_f32+0xf4>
 800ec32:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ec36:	eeb4 0a40 	vcmp.f32	s0, s0
 800ec3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec3e:	d169      	bne.n	800ed14 <arm_cmplx_mag_f32+0x194>
 800ec40:	3e01      	subs	r6, #1
 800ec42:	ed05 0a01 	vstr	s0, [r5, #-4]
 800ec46:	f104 0420 	add.w	r4, r4, #32
 800ec4a:	f105 0510 	add.w	r5, r5, #16
 800ec4e:	d019      	beq.n	800ec84 <arm_cmplx_mag_f32+0x104>
 800ec50:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800ec54:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800ec58:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ec5c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ec60:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ec64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ec68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec6c:	da95      	bge.n	800eb9a <arm_cmplx_mag_f32+0x1a>
 800ec6e:	f845 7c10 	str.w	r7, [r5, #-16]
 800ec72:	e79c      	b.n	800ebae <arm_cmplx_mag_f32+0x2e>
 800ec74:	3e01      	subs	r6, #1
 800ec76:	f845 7c04 	str.w	r7, [r5, #-4]
 800ec7a:	f104 0420 	add.w	r4, r4, #32
 800ec7e:	f105 0510 	add.w	r5, r5, #16
 800ec82:	d1e5      	bne.n	800ec50 <arm_cmplx_mag_f32+0xd0>
 800ec84:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800ec88:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800ec8c:	f012 0503 	ands.w	r5, r2, #3
 800ec90:	d026      	beq.n	800ece0 <arm_cmplx_mag_f32+0x160>
 800ec92:	2600      	movs	r6, #0
 800ec94:	f100 0408 	add.w	r4, r0, #8
 800ec98:	e00c      	b.n	800ecb4 <arm_cmplx_mag_f32+0x134>
 800ec9a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ec9e:	eeb4 0a40 	vcmp.f32	s0, s0
 800eca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eca6:	d12e      	bne.n	800ed06 <arm_cmplx_mag_f32+0x186>
 800eca8:	3d01      	subs	r5, #1
 800ecaa:	ed01 0a01 	vstr	s0, [r1, #-4]
 800ecae:	f104 0408 	add.w	r4, r4, #8
 800ecb2:	d015      	beq.n	800ece0 <arm_cmplx_mag_f32+0x160>
 800ecb4:	ed54 7a02 	vldr	s15, [r4, #-8]
 800ecb8:	ed14 0a01 	vldr	s0, [r4, #-4]
 800ecbc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ecc0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ecc4:	3104      	adds	r1, #4
 800ecc6:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ecca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ecce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecd2:	dae2      	bge.n	800ec9a <arm_cmplx_mag_f32+0x11a>
 800ecd4:	3d01      	subs	r5, #1
 800ecd6:	f841 6c04 	str.w	r6, [r1, #-4]
 800ecda:	f104 0408 	add.w	r4, r4, #8
 800ecde:	d1e9      	bne.n	800ecb4 <arm_cmplx_mag_f32+0x134>
 800ece0:	b004      	add	sp, #16
 800ece2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ece6:	f845 7c08 	str.w	r7, [r5, #-8]
 800ecea:	e793      	b.n	800ec14 <arm_cmplx_mag_f32+0x94>
 800ecec:	f845 7c0c 	str.w	r7, [r5, #-12]
 800ecf0:	e777      	b.n	800ebe2 <arm_cmplx_mag_f32+0x62>
 800ecf2:	eeb0 0a67 	vmov.f32	s0, s15
 800ecf6:	9203      	str	r2, [sp, #12]
 800ecf8:	9102      	str	r1, [sp, #8]
 800ecfa:	9001      	str	r0, [sp, #4]
 800ecfc:	f001 f968 	bl	800ffd0 <sqrtf>
 800ed00:	a801      	add	r0, sp, #4
 800ed02:	c807      	ldmia	r0, {r0, r1, r2}
 800ed04:	e751      	b.n	800ebaa <arm_cmplx_mag_f32+0x2a>
 800ed06:	eeb0 0a67 	vmov.f32	s0, s15
 800ed0a:	9101      	str	r1, [sp, #4]
 800ed0c:	f001 f960 	bl	800ffd0 <sqrtf>
 800ed10:	9901      	ldr	r1, [sp, #4]
 800ed12:	e7c9      	b.n	800eca8 <arm_cmplx_mag_f32+0x128>
 800ed14:	eeb0 0a67 	vmov.f32	s0, s15
 800ed18:	9203      	str	r2, [sp, #12]
 800ed1a:	9102      	str	r1, [sp, #8]
 800ed1c:	9001      	str	r0, [sp, #4]
 800ed1e:	f001 f957 	bl	800ffd0 <sqrtf>
 800ed22:	a801      	add	r0, sp, #4
 800ed24:	c807      	ldmia	r0, {r0, r1, r2}
 800ed26:	e78b      	b.n	800ec40 <arm_cmplx_mag_f32+0xc0>
 800ed28:	eeb0 0a67 	vmov.f32	s0, s15
 800ed2c:	9203      	str	r2, [sp, #12]
 800ed2e:	9102      	str	r1, [sp, #8]
 800ed30:	9001      	str	r0, [sp, #4]
 800ed32:	f001 f94d 	bl	800ffd0 <sqrtf>
 800ed36:	a801      	add	r0, sp, #4
 800ed38:	c807      	ldmia	r0, {r0, r1, r2}
 800ed3a:	e769      	b.n	800ec10 <arm_cmplx_mag_f32+0x90>
 800ed3c:	eeb0 0a67 	vmov.f32	s0, s15
 800ed40:	9203      	str	r2, [sp, #12]
 800ed42:	9102      	str	r1, [sp, #8]
 800ed44:	9001      	str	r0, [sp, #4]
 800ed46:	f001 f943 	bl	800ffd0 <sqrtf>
 800ed4a:	a801      	add	r0, sp, #4
 800ed4c:	c807      	ldmia	r0, {r0, r1, r2}
 800ed4e:	e746      	b.n	800ebde <arm_cmplx_mag_f32+0x5e>

0800ed50 <arm_scale_f32>:
 800ed50:	b470      	push	{r4, r5, r6}
 800ed52:	0896      	lsrs	r6, r2, #2
 800ed54:	d025      	beq.n	800eda2 <arm_scale_f32+0x52>
 800ed56:	f100 0410 	add.w	r4, r0, #16
 800ed5a:	f101 0310 	add.w	r3, r1, #16
 800ed5e:	4635      	mov	r5, r6
 800ed60:	ed14 6a04 	vldr	s12, [r4, #-16]
 800ed64:	ed54 6a03 	vldr	s13, [r4, #-12]
 800ed68:	ed14 7a02 	vldr	s14, [r4, #-8]
 800ed6c:	ed54 7a01 	vldr	s15, [r4, #-4]
 800ed70:	ee26 6a00 	vmul.f32	s12, s12, s0
 800ed74:	ee66 6a80 	vmul.f32	s13, s13, s0
 800ed78:	ee27 7a00 	vmul.f32	s14, s14, s0
 800ed7c:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ed80:	3d01      	subs	r5, #1
 800ed82:	ed03 6a04 	vstr	s12, [r3, #-16]
 800ed86:	ed43 6a03 	vstr	s13, [r3, #-12]
 800ed8a:	ed03 7a02 	vstr	s14, [r3, #-8]
 800ed8e:	ed43 7a01 	vstr	s15, [r3, #-4]
 800ed92:	f104 0410 	add.w	r4, r4, #16
 800ed96:	f103 0310 	add.w	r3, r3, #16
 800ed9a:	d1e1      	bne.n	800ed60 <arm_scale_f32+0x10>
 800ed9c:	0136      	lsls	r6, r6, #4
 800ed9e:	4430      	add	r0, r6
 800eda0:	4431      	add	r1, r6
 800eda2:	f012 0203 	ands.w	r2, r2, #3
 800eda6:	d007      	beq.n	800edb8 <arm_scale_f32+0x68>
 800eda8:	ecf0 7a01 	vldmia	r0!, {s15}
 800edac:	ee67 7a80 	vmul.f32	s15, s15, s0
 800edb0:	3a01      	subs	r2, #1
 800edb2:	ece1 7a01 	vstmia	r1!, {s15}
 800edb6:	d1f7      	bne.n	800eda8 <arm_scale_f32+0x58>
 800edb8:	bc70      	pop	{r4, r5, r6}
 800edba:	4770      	bx	lr

0800edbc <arm_radix8_butterfly_f32>:
 800edbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edc0:	ed2d 8b10 	vpush	{d8-d15}
 800edc4:	b09d      	sub	sp, #116	; 0x74
 800edc6:	461c      	mov	r4, r3
 800edc8:	ed9f bac8 	vldr	s22, [pc, #800]	; 800f0ec <arm_radix8_butterfly_f32+0x330>
 800edcc:	921a      	str	r2, [sp, #104]	; 0x68
 800edce:	1d03      	adds	r3, r0, #4
 800edd0:	4682      	mov	sl, r0
 800edd2:	4689      	mov	r9, r1
 800edd4:	468b      	mov	fp, r1
 800edd6:	931b      	str	r3, [sp, #108]	; 0x6c
 800edd8:	9400      	str	r4, [sp, #0]
 800edda:	469e      	mov	lr, r3
 800eddc:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800ede0:	005a      	lsls	r2, r3, #1
 800ede2:	18d6      	adds	r6, r2, r3
 800ede4:	18f5      	adds	r5, r6, r3
 800ede6:	9203      	str	r2, [sp, #12]
 800ede8:	195a      	adds	r2, r3, r5
 800edea:	18d0      	adds	r0, r2, r3
 800edec:	00df      	lsls	r7, r3, #3
 800edee:	1819      	adds	r1, r3, r0
 800edf0:	463c      	mov	r4, r7
 800edf2:	9701      	str	r7, [sp, #4]
 800edf4:	4457      	add	r7, sl
 800edf6:	930c      	str	r3, [sp, #48]	; 0x30
 800edf8:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 800edfc:	011b      	lsls	r3, r3, #4
 800edfe:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800ee02:	eb07 0c04 	add.w	ip, r7, r4
 800ee06:	9c00      	ldr	r4, [sp, #0]
 800ee08:	9302      	str	r3, [sp, #8]
 800ee0a:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800ee0e:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800ee12:	3204      	adds	r2, #4
 800ee14:	3104      	adds	r1, #4
 800ee16:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 800ee1a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ee1e:	f04f 0800 	mov.w	r8, #0
 800ee22:	eddc 7a00 	vldr	s15, [ip]
 800ee26:	edd7 6a00 	vldr	s13, [r7]
 800ee2a:	edd6 3a00 	vldr	s7, [r6]
 800ee2e:	ed5e aa01 	vldr	s21, [lr, #-4]
 800ee32:	edd5 4a00 	vldr	s9, [r5]
 800ee36:	ed90 2a00 	vldr	s4, [r0]
 800ee3a:	ed12 7a01 	vldr	s14, [r2, #-4]
 800ee3e:	ed51 0a01 	vldr	s1, [r1, #-4]
 800ee42:	ee77 8a82 	vadd.f32	s17, s15, s4
 800ee46:	ee33 4aa0 	vadd.f32	s8, s7, s1
 800ee4a:	ee76 1a87 	vadd.f32	s3, s13, s14
 800ee4e:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800ee52:	ee31 6a84 	vadd.f32	s12, s3, s8
 800ee56:	ee33 5a28 	vadd.f32	s10, s6, s17
 800ee5a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ee5e:	ee75 6a06 	vadd.f32	s13, s10, s12
 800ee62:	ee35 5a46 	vsub.f32	s10, s10, s12
 800ee66:	ed4e 6a01 	vstr	s13, [lr, #-4]
 800ee6a:	ed85 5a00 	vstr	s10, [r5]
 800ee6e:	ed96 1a01 	vldr	s2, [r6, #4]
 800ee72:	edd7 5a01 	vldr	s11, [r7, #4]
 800ee76:	ed92 aa00 	vldr	s20, [r2]
 800ee7a:	ed91 6a00 	vldr	s12, [r1]
 800ee7e:	ed9e 9a00 	vldr	s18, [lr]
 800ee82:	ed95 5a01 	vldr	s10, [r5, #4]
 800ee86:	eddc 6a01 	vldr	s13, [ip, #4]
 800ee8a:	edd0 9a01 	vldr	s19, [r0, #4]
 800ee8e:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800ee92:	ee71 2a46 	vsub.f32	s5, s2, s12
 800ee96:	ee75 3aca 	vsub.f32	s7, s11, s20
 800ee9a:	ee37 0a60 	vsub.f32	s0, s14, s1
 800ee9e:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800eea2:	ee37 7a20 	vadd.f32	s14, s14, s1
 800eea6:	ee73 2ae2 	vsub.f32	s5, s7, s5
 800eeaa:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800eeae:	ee79 3a05 	vadd.f32	s7, s18, s10
 800eeb2:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800eeb6:	ee39 5a45 	vsub.f32	s10, s18, s10
 800eeba:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800eebe:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800eec2:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800eec6:	ee31 6a06 	vadd.f32	s12, s2, s12
 800eeca:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800eece:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800eed2:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800eed6:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800eeda:	ee33 3a68 	vsub.f32	s6, s6, s17
 800eede:	ee36 0a88 	vadd.f32	s0, s13, s16
 800eee2:	ee75 8a86 	vadd.f32	s17, s11, s12
 800eee6:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800eeea:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800eeee:	ee75 6a62 	vsub.f32	s13, s10, s5
 800eef2:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800eef6:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800eefa:	ee33 1a89 	vadd.f32	s2, s7, s18
 800eefe:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800ef02:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800ef06:	ee75 4a22 	vadd.f32	s9, s10, s5
 800ef0a:	ee32 5a27 	vadd.f32	s10, s4, s15
 800ef0e:	ee72 7a67 	vsub.f32	s15, s4, s15
 800ef12:	ee33 8a06 	vadd.f32	s16, s6, s12
 800ef16:	ee75 2a87 	vadd.f32	s5, s11, s14
 800ef1a:	ee31 9a28 	vadd.f32	s18, s2, s17
 800ef1e:	ee33 6a46 	vsub.f32	s12, s6, s12
 800ef22:	ee74 0a61 	vsub.f32	s1, s8, s3
 800ef26:	ee33 2a80 	vadd.f32	s4, s7, s0
 800ef2a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800ef2e:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800ef32:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ef36:	ee31 1a68 	vsub.f32	s2, s2, s17
 800ef3a:	ee34 4a21 	vadd.f32	s8, s8, s3
 800ef3e:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800ef42:	ee74 4a85 	vadd.f32	s9, s9, s10
 800ef46:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ef4a:	44d8      	add	r8, fp
 800ef4c:	45c1      	cmp	r9, r8
 800ef4e:	ed8e 9a00 	vstr	s18, [lr]
 800ef52:	ed85 1a01 	vstr	s2, [r5, #4]
 800ef56:	449e      	add	lr, r3
 800ef58:	ed8c 8a00 	vstr	s16, [ip]
 800ef5c:	441d      	add	r5, r3
 800ef5e:	ed80 6a00 	vstr	s12, [r0]
 800ef62:	edcc 0a01 	vstr	s1, [ip, #4]
 800ef66:	ed80 4a01 	vstr	s8, [r0, #4]
 800ef6a:	449c      	add	ip, r3
 800ef6c:	ed87 2a00 	vstr	s4, [r7]
 800ef70:	4418      	add	r0, r3
 800ef72:	ed41 3a01 	vstr	s7, [r1, #-4]
 800ef76:	ed42 2a01 	vstr	s5, [r2, #-4]
 800ef7a:	ed86 7a00 	vstr	s14, [r6]
 800ef7e:	ed87 3a01 	vstr	s6, [r7, #4]
 800ef82:	edc1 4a00 	vstr	s9, [r1]
 800ef86:	441f      	add	r7, r3
 800ef88:	edc2 5a00 	vstr	s11, [r2]
 800ef8c:	4419      	add	r1, r3
 800ef8e:	edc6 6a01 	vstr	s13, [r6, #4]
 800ef92:	441a      	add	r2, r3
 800ef94:	441e      	add	r6, r3
 800ef96:	f63f af44 	bhi.w	800ee22 <arm_radix8_butterfly_f32+0x66>
 800ef9a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ef9c:	2907      	cmp	r1, #7
 800ef9e:	4620      	mov	r0, r4
 800efa0:	f240 81e9 	bls.w	800f376 <arm_radix8_butterfly_f32+0x5ba>
 800efa4:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 800efa8:	193e      	adds	r6, r7, r4
 800efaa:	1935      	adds	r5, r6, r4
 800efac:	9c03      	ldr	r4, [sp, #12]
 800efae:	9000      	str	r0, [sp, #0]
 800efb0:	4622      	mov	r2, r4
 800efb2:	3201      	adds	r2, #1
 800efb4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800efb8:	9900      	ldr	r1, [sp, #0]
 800efba:	1828      	adds	r0, r5, r0
 800efbc:	eb00 0e01 	add.w	lr, r0, r1
 800efc0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800efc2:	440a      	add	r2, r1
 800efc4:	eb04 0c01 	add.w	ip, r4, r1
 800efc8:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 800efcc:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800efd0:	9a00      	ldr	r2, [sp, #0]
 800efd2:	940f      	str	r4, [sp, #60]	; 0x3c
 800efd4:	00ed      	lsls	r5, r5, #3
 800efd6:	9511      	str	r5, [sp, #68]	; 0x44
 800efd8:	00d5      	lsls	r5, r2, #3
 800efda:	950d      	str	r5, [sp, #52]	; 0x34
 800efdc:	9d01      	ldr	r5, [sp, #4]
 800efde:	3508      	adds	r5, #8
 800efe0:	9516      	str	r5, [sp, #88]	; 0x58
 800efe2:	9d02      	ldr	r5, [sp, #8]
 800efe4:	3508      	adds	r5, #8
 800efe6:	0114      	lsls	r4, r2, #4
 800efe8:	9517      	str	r5, [sp, #92]	; 0x5c
 800efea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800efec:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800efee:	940e      	str	r4, [sp, #56]	; 0x38
 800eff0:	00c0      	lsls	r0, r0, #3
 800eff2:	9010      	str	r0, [sp, #64]	; 0x40
 800eff4:	18aa      	adds	r2, r5, r2
 800eff6:	9207      	str	r2, [sp, #28]
 800eff8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800effa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800effc:	18aa      	adds	r2, r5, r2
 800effe:	9208      	str	r2, [sp, #32]
 800f000:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f002:	18aa      	adds	r2, r5, r2
 800f004:	9209      	str	r2, [sp, #36]	; 0x24
 800f006:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800f00a:	f10e 0204 	add.w	r2, lr, #4
 800f00e:	920a      	str	r2, [sp, #40]	; 0x28
 800f010:	00c9      	lsls	r1, r1, #3
 800f012:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f014:	310c      	adds	r1, #12
 800f016:	00f6      	lsls	r6, r6, #3
 800f018:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 800f01c:	9114      	str	r1, [sp, #80]	; 0x50
 800f01e:	18a9      	adds	r1, r5, r2
 800f020:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f022:	9612      	str	r6, [sp, #72]	; 0x48
 800f024:	00ff      	lsls	r7, r7, #3
 800f026:	19ae      	adds	r6, r5, r6
 800f028:	3008      	adds	r0, #8
 800f02a:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800f02e:	9606      	str	r6, [sp, #24]
 800f030:	9019      	str	r0, [sp, #100]	; 0x64
 800f032:	18aa      	adds	r2, r5, r2
 800f034:	0164      	lsls	r4, r4, #5
 800f036:	19ee      	adds	r6, r5, r7
 800f038:	f10c 000c 	add.w	r0, ip, #12
 800f03c:	9713      	str	r7, [sp, #76]	; 0x4c
 800f03e:	9604      	str	r6, [sp, #16]
 800f040:	9015      	str	r0, [sp, #84]	; 0x54
 800f042:	9103      	str	r1, [sp, #12]
 800f044:	9205      	str	r2, [sp, #20]
 800f046:	f104 0208 	add.w	r2, r4, #8
 800f04a:	9218      	str	r2, [sp, #96]	; 0x60
 800f04c:	f04f 0801 	mov.w	r8, #1
 800f050:	2200      	movs	r2, #0
 800f052:	f102 0108 	add.w	r1, r2, #8
 800f056:	460f      	mov	r7, r1
 800f058:	910b      	str	r1, [sp, #44]	; 0x2c
 800f05a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f05c:	188e      	adds	r6, r1, r2
 800f05e:	9916      	ldr	r1, [sp, #88]	; 0x58
 800f060:	188d      	adds	r5, r1, r2
 800f062:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800f064:	188c      	adds	r4, r1, r2
 800f066:	9919      	ldr	r1, [sp, #100]	; 0x64
 800f068:	1888      	adds	r0, r1, r2
 800f06a:	9914      	ldr	r1, [sp, #80]	; 0x50
 800f06c:	eb01 0c02 	add.w	ip, r1, r2
 800f070:	9915      	ldr	r1, [sp, #84]	; 0x54
 800f072:	440a      	add	r2, r1
 800f074:	9903      	ldr	r1, [sp, #12]
 800f076:	edd1 fa00 	vldr	s31, [r1]
 800f07a:	9905      	ldr	r1, [sp, #20]
 800f07c:	ed91 fa00 	vldr	s30, [r1]
 800f080:	9904      	ldr	r1, [sp, #16]
 800f082:	edd1 ea00 	vldr	s29, [r1]
 800f086:	9906      	ldr	r1, [sp, #24]
 800f088:	ed91 ea00 	vldr	s28, [r1]
 800f08c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f08e:	edd1 da00 	vldr	s27, [r1]
 800f092:	9908      	ldr	r1, [sp, #32]
 800f094:	ed91 da00 	vldr	s26, [r1]
 800f098:	9907      	ldr	r1, [sp, #28]
 800f09a:	edd1 ca00 	vldr	s25, [r1]
 800f09e:	9903      	ldr	r1, [sp, #12]
 800f0a0:	ed91 ca01 	vldr	s24, [r1, #4]
 800f0a4:	9905      	ldr	r1, [sp, #20]
 800f0a6:	edd1 ba01 	vldr	s23, [r1, #4]
 800f0aa:	9904      	ldr	r1, [sp, #16]
 800f0ac:	edd1 aa01 	vldr	s21, [r1, #4]
 800f0b0:	9906      	ldr	r1, [sp, #24]
 800f0b2:	ed91 aa01 	vldr	s20, [r1, #4]
 800f0b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f0b8:	edd1 7a01 	vldr	s15, [r1, #4]
 800f0bc:	9908      	ldr	r1, [sp, #32]
 800f0be:	edcd 7a00 	vstr	s15, [sp]
 800f0c2:	edd1 7a01 	vldr	s15, [r1, #4]
 800f0c6:	9907      	ldr	r1, [sp, #28]
 800f0c8:	edcd 7a01 	vstr	s15, [sp, #4]
 800f0cc:	edd1 7a01 	vldr	s15, [r1, #4]
 800f0d0:	eb0a 0e07 	add.w	lr, sl, r7
 800f0d4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800f0d6:	edcd 7a02 	vstr	s15, [sp, #8]
 800f0da:	eb0c 010a 	add.w	r1, ip, sl
 800f0de:	4456      	add	r6, sl
 800f0e0:	4455      	add	r5, sl
 800f0e2:	4454      	add	r4, sl
 800f0e4:	4450      	add	r0, sl
 800f0e6:	4452      	add	r2, sl
 800f0e8:	46c4      	mov	ip, r8
 800f0ea:	e001      	b.n	800f0f0 <arm_radix8_butterfly_f32+0x334>
 800f0ec:	3f3504f3 	.word	0x3f3504f3
 800f0f0:	ed96 5a00 	vldr	s10, [r6]
 800f0f4:	ed52 9a01 	vldr	s19, [r2, #-4]
 800f0f8:	ed11 6a01 	vldr	s12, [r1, #-4]
 800f0fc:	edd0 7a00 	vldr	s15, [r0]
 800f100:	ed17 7a01 	vldr	s14, [r7, #-4]
 800f104:	edde 3a00 	vldr	s7, [lr]
 800f108:	ed94 3a00 	vldr	s6, [r4]
 800f10c:	ed95 2a00 	vldr	s4, [r5]
 800f110:	ed9e 0a01 	vldr	s0, [lr, #4]
 800f114:	ee33 8a85 	vadd.f32	s16, s7, s10
 800f118:	ee32 1a06 	vadd.f32	s2, s4, s12
 800f11c:	ee33 4a29 	vadd.f32	s8, s6, s19
 800f120:	ee77 4a87 	vadd.f32	s9, s15, s14
 800f124:	ee78 1a04 	vadd.f32	s3, s16, s8
 800f128:	ee71 6a24 	vadd.f32	s13, s2, s9
 800f12c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800f130:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800f134:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f138:	ed8e 6a00 	vstr	s12, [lr]
 800f13c:	edd0 8a01 	vldr	s17, [r0, #4]
 800f140:	ed95 9a01 	vldr	s18, [r5, #4]
 800f144:	edd1 2a00 	vldr	s5, [r1]
 800f148:	ed97 7a00 	vldr	s14, [r7]
 800f14c:	edd4 0a01 	vldr	s1, [r4, #4]
 800f150:	ed96 6a01 	vldr	s12, [r6, #4]
 800f154:	edd2 5a00 	vldr	s11, [r2]
 800f158:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800f15c:	ee33 3a69 	vsub.f32	s6, s6, s19
 800f160:	ee39 5a62 	vsub.f32	s10, s18, s5
 800f164:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800f168:	ee38 4a44 	vsub.f32	s8, s16, s8
 800f16c:	ee38 7a87 	vadd.f32	s14, s17, s14
 800f170:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800f174:	ee79 2a22 	vadd.f32	s5, s18, s5
 800f178:	ee75 8a69 	vsub.f32	s17, s10, s19
 800f17c:	ee32 9a27 	vadd.f32	s18, s4, s15
 800f180:	ee35 5a29 	vadd.f32	s10, s10, s19
 800f184:	ee72 7a67 	vsub.f32	s15, s4, s15
 800f188:	ee30 2a06 	vadd.f32	s4, s0, s12
 800f18c:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800f190:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800f194:	ee32 9a08 	vadd.f32	s18, s4, s16
 800f198:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800f19c:	ee32 2a48 	vsub.f32	s4, s4, s16
 800f1a0:	ee71 4a64 	vsub.f32	s9, s2, s9
 800f1a4:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800f1a8:	ee32 1a87 	vadd.f32	s2, s5, s14
 800f1ac:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800f1b0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800f1b4:	ee30 6a46 	vsub.f32	s12, s0, s12
 800f1b8:	ee73 0a29 	vadd.f32	s1, s6, s19
 800f1bc:	ee36 0a28 	vadd.f32	s0, s12, s17
 800f1c0:	ee33 3a69 	vsub.f32	s6, s6, s19
 800f1c4:	ee32 7a64 	vsub.f32	s14, s4, s9
 800f1c8:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800f1cc:	ee36 6a68 	vsub.f32	s12, s12, s17
 800f1d0:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800f1d4:	ee75 8a85 	vadd.f32	s17, s11, s10
 800f1d8:	ee74 3a22 	vadd.f32	s7, s8, s5
 800f1dc:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800f1e0:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800f1e4:	ee79 1a41 	vsub.f32	s3, s18, s2
 800f1e8:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800f1ec:	ee76 5a43 	vsub.f32	s11, s12, s6
 800f1f0:	ee74 2a62 	vsub.f32	s5, s8, s5
 800f1f4:	ee72 4a24 	vadd.f32	s9, s4, s9
 800f1f8:	ee30 4a60 	vsub.f32	s8, s0, s1
 800f1fc:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800f200:	ee30 0a20 	vadd.f32	s0, s0, s1
 800f204:	ee77 9a85 	vadd.f32	s19, s15, s10
 800f208:	ee36 6a03 	vadd.f32	s12, s12, s6
 800f20c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800f210:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800f214:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800f218:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800f21c:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800f220:	ee39 1a01 	vadd.f32	s2, s18, s2
 800f224:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800f228:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800f22c:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800f230:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800f234:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800f238:	ee35 3a03 	vadd.f32	s6, s10, s6
 800f23c:	ee72 6a66 	vsub.f32	s13, s4, s13
 800f240:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800f244:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800f248:	ed9d 4a02 	vldr	s8, [sp, #8]
 800f24c:	ed8e 1a01 	vstr	s2, [lr, #4]
 800f250:	ee77 3a63 	vsub.f32	s7, s14, s7
 800f254:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800f258:	ed9d 7a01 	vldr	s14, [sp, #4]
 800f25c:	ed86 3a00 	vstr	s6, [r6]
 800f260:	ee30 9a89 	vadd.f32	s18, s1, s18
 800f264:	ee32 2a05 	vadd.f32	s4, s4, s10
 800f268:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800f26c:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800f270:	ee67 2a22 	vmul.f32	s5, s14, s5
 800f274:	ee64 1a00 	vmul.f32	s3, s8, s0
 800f278:	ee27 7a24 	vmul.f32	s14, s14, s9
 800f27c:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800f280:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800f284:	ee64 8a28 	vmul.f32	s17, s8, s17
 800f288:	ed9d 4a00 	vldr	s8, [sp]
 800f28c:	edc6 6a01 	vstr	s13, [r6, #4]
 800f290:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800f294:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800f298:	ee64 9a29 	vmul.f32	s19, s8, s19
 800f29c:	ee24 4a25 	vmul.f32	s8, s8, s11
 800f2a0:	ee30 7a87 	vadd.f32	s14, s1, s14
 800f2a4:	ee74 4a84 	vadd.f32	s9, s9, s8
 800f2a8:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800f2ac:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800f2b0:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800f2b4:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800f2b8:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800f2bc:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800f2c0:	ee75 1a21 	vadd.f32	s3, s10, s3
 800f2c4:	ee30 0a68 	vsub.f32	s0, s0, s17
 800f2c8:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800f2cc:	ee70 0a84 	vadd.f32	s1, s1, s8
 800f2d0:	ee36 6a67 	vsub.f32	s12, s12, s15
 800f2d4:	44dc      	add	ip, fp
 800f2d6:	45e1      	cmp	r9, ip
 800f2d8:	ed84 9a00 	vstr	s18, [r4]
 800f2dc:	edc4 3a01 	vstr	s7, [r4, #4]
 800f2e0:	449e      	add	lr, r3
 800f2e2:	ed02 7a01 	vstr	s14, [r2, #-4]
 800f2e6:	edc2 2a00 	vstr	s5, [r2]
 800f2ea:	441e      	add	r6, r3
 800f2ec:	ed85 2a00 	vstr	s4, [r5]
 800f2f0:	ed85 8a01 	vstr	s16, [r5, #4]
 800f2f4:	441c      	add	r4, r3
 800f2f6:	ed47 1a01 	vstr	s3, [r7, #-4]
 800f2fa:	ed87 0a00 	vstr	s0, [r7]
 800f2fe:	441a      	add	r2, r3
 800f300:	ed41 4a01 	vstr	s9, [r1, #-4]
 800f304:	edc1 9a00 	vstr	s19, [r1]
 800f308:	441d      	add	r5, r3
 800f30a:	edc0 0a00 	vstr	s1, [r0]
 800f30e:	441f      	add	r7, r3
 800f310:	ed80 6a01 	vstr	s12, [r0, #4]
 800f314:	4419      	add	r1, r3
 800f316:	4418      	add	r0, r3
 800f318:	f63f aeea 	bhi.w	800f0f0 <arm_radix8_butterfly_f32+0x334>
 800f31c:	9a03      	ldr	r2, [sp, #12]
 800f31e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f320:	440a      	add	r2, r1
 800f322:	9203      	str	r2, [sp, #12]
 800f324:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f326:	9a05      	ldr	r2, [sp, #20]
 800f328:	440a      	add	r2, r1
 800f32a:	9205      	str	r2, [sp, #20]
 800f32c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f32e:	9a04      	ldr	r2, [sp, #16]
 800f330:	440a      	add	r2, r1
 800f332:	9204      	str	r2, [sp, #16]
 800f334:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f336:	9a06      	ldr	r2, [sp, #24]
 800f338:	440a      	add	r2, r1
 800f33a:	9206      	str	r2, [sp, #24]
 800f33c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f33e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f340:	440a      	add	r2, r1
 800f342:	9209      	str	r2, [sp, #36]	; 0x24
 800f344:	9910      	ldr	r1, [sp, #64]	; 0x40
 800f346:	9a08      	ldr	r2, [sp, #32]
 800f348:	440a      	add	r2, r1
 800f34a:	9208      	str	r2, [sp, #32]
 800f34c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f34e:	9a07      	ldr	r2, [sp, #28]
 800f350:	440a      	add	r2, r1
 800f352:	9207      	str	r2, [sp, #28]
 800f354:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f356:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f358:	f108 0801 	add.w	r8, r8, #1
 800f35c:	3208      	adds	r2, #8
 800f35e:	4588      	cmp	r8, r1
 800f360:	920a      	str	r2, [sp, #40]	; 0x28
 800f362:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f364:	f47f ae75 	bne.w	800f052 <arm_radix8_butterfly_f32+0x296>
 800f368:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800f36c:	9300      	str	r3, [sp, #0]
 800f36e:	46c3      	mov	fp, r8
 800f370:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 800f374:	e532      	b.n	800eddc <arm_radix8_butterfly_f32+0x20>
 800f376:	b01d      	add	sp, #116	; 0x74
 800f378:	ecbd 8b10 	vpop	{d8-d15}
 800f37c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f380 <atoi>:
 800f380:	220a      	movs	r2, #10
 800f382:	2100      	movs	r1, #0
 800f384:	f000 ba3c 	b.w	800f800 <strtol>

0800f388 <__errno>:
 800f388:	4b01      	ldr	r3, [pc, #4]	; (800f390 <__errno+0x8>)
 800f38a:	6818      	ldr	r0, [r3, #0]
 800f38c:	4770      	bx	lr
 800f38e:	bf00      	nop
 800f390:	2000010c 	.word	0x2000010c

0800f394 <__libc_init_array>:
 800f394:	b570      	push	{r4, r5, r6, lr}
 800f396:	4d0d      	ldr	r5, [pc, #52]	; (800f3cc <__libc_init_array+0x38>)
 800f398:	4c0d      	ldr	r4, [pc, #52]	; (800f3d0 <__libc_init_array+0x3c>)
 800f39a:	1b64      	subs	r4, r4, r5
 800f39c:	10a4      	asrs	r4, r4, #2
 800f39e:	2600      	movs	r6, #0
 800f3a0:	42a6      	cmp	r6, r4
 800f3a2:	d109      	bne.n	800f3b8 <__libc_init_array+0x24>
 800f3a4:	4d0b      	ldr	r5, [pc, #44]	; (800f3d4 <__libc_init_array+0x40>)
 800f3a6:	4c0c      	ldr	r4, [pc, #48]	; (800f3d8 <__libc_init_array+0x44>)
 800f3a8:	f000 ffb0 	bl	801030c <_init>
 800f3ac:	1b64      	subs	r4, r4, r5
 800f3ae:	10a4      	asrs	r4, r4, #2
 800f3b0:	2600      	movs	r6, #0
 800f3b2:	42a6      	cmp	r6, r4
 800f3b4:	d105      	bne.n	800f3c2 <__libc_init_array+0x2e>
 800f3b6:	bd70      	pop	{r4, r5, r6, pc}
 800f3b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f3bc:	4798      	blx	r3
 800f3be:	3601      	adds	r6, #1
 800f3c0:	e7ee      	b.n	800f3a0 <__libc_init_array+0xc>
 800f3c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f3c6:	4798      	blx	r3
 800f3c8:	3601      	adds	r6, #1
 800f3ca:	e7f2      	b.n	800f3b2 <__libc_init_array+0x1e>
 800f3cc:	08011458 	.word	0x08011458
 800f3d0:	08011458 	.word	0x08011458
 800f3d4:	08011458 	.word	0x08011458
 800f3d8:	0801145c 	.word	0x0801145c

0800f3dc <__itoa>:
 800f3dc:	1e93      	subs	r3, r2, #2
 800f3de:	2b22      	cmp	r3, #34	; 0x22
 800f3e0:	b510      	push	{r4, lr}
 800f3e2:	460c      	mov	r4, r1
 800f3e4:	d904      	bls.n	800f3f0 <__itoa+0x14>
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	700b      	strb	r3, [r1, #0]
 800f3ea:	461c      	mov	r4, r3
 800f3ec:	4620      	mov	r0, r4
 800f3ee:	bd10      	pop	{r4, pc}
 800f3f0:	2a0a      	cmp	r2, #10
 800f3f2:	d109      	bne.n	800f408 <__itoa+0x2c>
 800f3f4:	2800      	cmp	r0, #0
 800f3f6:	da07      	bge.n	800f408 <__itoa+0x2c>
 800f3f8:	232d      	movs	r3, #45	; 0x2d
 800f3fa:	700b      	strb	r3, [r1, #0]
 800f3fc:	4240      	negs	r0, r0
 800f3fe:	2101      	movs	r1, #1
 800f400:	4421      	add	r1, r4
 800f402:	f000 fa07 	bl	800f814 <__utoa>
 800f406:	e7f1      	b.n	800f3ec <__itoa+0x10>
 800f408:	2100      	movs	r1, #0
 800f40a:	e7f9      	b.n	800f400 <__itoa+0x24>

0800f40c <itoa>:
 800f40c:	f7ff bfe6 	b.w	800f3dc <__itoa>

0800f410 <__retarget_lock_acquire_recursive>:
 800f410:	4770      	bx	lr

0800f412 <__retarget_lock_release_recursive>:
 800f412:	4770      	bx	lr

0800f414 <memcpy>:
 800f414:	440a      	add	r2, r1
 800f416:	4291      	cmp	r1, r2
 800f418:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800f41c:	d100      	bne.n	800f420 <memcpy+0xc>
 800f41e:	4770      	bx	lr
 800f420:	b510      	push	{r4, lr}
 800f422:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f426:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f42a:	4291      	cmp	r1, r2
 800f42c:	d1f9      	bne.n	800f422 <memcpy+0xe>
 800f42e:	bd10      	pop	{r4, pc}

0800f430 <memset>:
 800f430:	4402      	add	r2, r0
 800f432:	4603      	mov	r3, r0
 800f434:	4293      	cmp	r3, r2
 800f436:	d100      	bne.n	800f43a <memset+0xa>
 800f438:	4770      	bx	lr
 800f43a:	f803 1b01 	strb.w	r1, [r3], #1
 800f43e:	e7f9      	b.n	800f434 <memset+0x4>

0800f440 <sbrk_aligned>:
 800f440:	b570      	push	{r4, r5, r6, lr}
 800f442:	4e0e      	ldr	r6, [pc, #56]	; (800f47c <sbrk_aligned+0x3c>)
 800f444:	460c      	mov	r4, r1
 800f446:	6831      	ldr	r1, [r6, #0]
 800f448:	4605      	mov	r5, r0
 800f44a:	b911      	cbnz	r1, 800f452 <sbrk_aligned+0x12>
 800f44c:	f000 f8f6 	bl	800f63c <_sbrk_r>
 800f450:	6030      	str	r0, [r6, #0]
 800f452:	4621      	mov	r1, r4
 800f454:	4628      	mov	r0, r5
 800f456:	f000 f8f1 	bl	800f63c <_sbrk_r>
 800f45a:	1c43      	adds	r3, r0, #1
 800f45c:	d00a      	beq.n	800f474 <sbrk_aligned+0x34>
 800f45e:	1cc4      	adds	r4, r0, #3
 800f460:	f024 0403 	bic.w	r4, r4, #3
 800f464:	42a0      	cmp	r0, r4
 800f466:	d007      	beq.n	800f478 <sbrk_aligned+0x38>
 800f468:	1a21      	subs	r1, r4, r0
 800f46a:	4628      	mov	r0, r5
 800f46c:	f000 f8e6 	bl	800f63c <_sbrk_r>
 800f470:	3001      	adds	r0, #1
 800f472:	d101      	bne.n	800f478 <sbrk_aligned+0x38>
 800f474:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f478:	4620      	mov	r0, r4
 800f47a:	bd70      	pop	{r4, r5, r6, pc}
 800f47c:	2000bb3c 	.word	0x2000bb3c

0800f480 <_malloc_r>:
 800f480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f484:	1ccd      	adds	r5, r1, #3
 800f486:	f025 0503 	bic.w	r5, r5, #3
 800f48a:	3508      	adds	r5, #8
 800f48c:	2d0c      	cmp	r5, #12
 800f48e:	bf38      	it	cc
 800f490:	250c      	movcc	r5, #12
 800f492:	2d00      	cmp	r5, #0
 800f494:	4607      	mov	r7, r0
 800f496:	db01      	blt.n	800f49c <_malloc_r+0x1c>
 800f498:	42a9      	cmp	r1, r5
 800f49a:	d905      	bls.n	800f4a8 <_malloc_r+0x28>
 800f49c:	230c      	movs	r3, #12
 800f49e:	603b      	str	r3, [r7, #0]
 800f4a0:	2600      	movs	r6, #0
 800f4a2:	4630      	mov	r0, r6
 800f4a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4a8:	4e2e      	ldr	r6, [pc, #184]	; (800f564 <_malloc_r+0xe4>)
 800f4aa:	f000 f9f5 	bl	800f898 <__malloc_lock>
 800f4ae:	6833      	ldr	r3, [r6, #0]
 800f4b0:	461c      	mov	r4, r3
 800f4b2:	bb34      	cbnz	r4, 800f502 <_malloc_r+0x82>
 800f4b4:	4629      	mov	r1, r5
 800f4b6:	4638      	mov	r0, r7
 800f4b8:	f7ff ffc2 	bl	800f440 <sbrk_aligned>
 800f4bc:	1c43      	adds	r3, r0, #1
 800f4be:	4604      	mov	r4, r0
 800f4c0:	d14d      	bne.n	800f55e <_malloc_r+0xde>
 800f4c2:	6834      	ldr	r4, [r6, #0]
 800f4c4:	4626      	mov	r6, r4
 800f4c6:	2e00      	cmp	r6, #0
 800f4c8:	d140      	bne.n	800f54c <_malloc_r+0xcc>
 800f4ca:	6823      	ldr	r3, [r4, #0]
 800f4cc:	4631      	mov	r1, r6
 800f4ce:	4638      	mov	r0, r7
 800f4d0:	eb04 0803 	add.w	r8, r4, r3
 800f4d4:	f000 f8b2 	bl	800f63c <_sbrk_r>
 800f4d8:	4580      	cmp	r8, r0
 800f4da:	d13a      	bne.n	800f552 <_malloc_r+0xd2>
 800f4dc:	6821      	ldr	r1, [r4, #0]
 800f4de:	3503      	adds	r5, #3
 800f4e0:	1a6d      	subs	r5, r5, r1
 800f4e2:	f025 0503 	bic.w	r5, r5, #3
 800f4e6:	3508      	adds	r5, #8
 800f4e8:	2d0c      	cmp	r5, #12
 800f4ea:	bf38      	it	cc
 800f4ec:	250c      	movcc	r5, #12
 800f4ee:	4629      	mov	r1, r5
 800f4f0:	4638      	mov	r0, r7
 800f4f2:	f7ff ffa5 	bl	800f440 <sbrk_aligned>
 800f4f6:	3001      	adds	r0, #1
 800f4f8:	d02b      	beq.n	800f552 <_malloc_r+0xd2>
 800f4fa:	6823      	ldr	r3, [r4, #0]
 800f4fc:	442b      	add	r3, r5
 800f4fe:	6023      	str	r3, [r4, #0]
 800f500:	e00e      	b.n	800f520 <_malloc_r+0xa0>
 800f502:	6822      	ldr	r2, [r4, #0]
 800f504:	1b52      	subs	r2, r2, r5
 800f506:	d41e      	bmi.n	800f546 <_malloc_r+0xc6>
 800f508:	2a0b      	cmp	r2, #11
 800f50a:	d916      	bls.n	800f53a <_malloc_r+0xba>
 800f50c:	1961      	adds	r1, r4, r5
 800f50e:	42a3      	cmp	r3, r4
 800f510:	6025      	str	r5, [r4, #0]
 800f512:	bf18      	it	ne
 800f514:	6059      	strne	r1, [r3, #4]
 800f516:	6863      	ldr	r3, [r4, #4]
 800f518:	bf08      	it	eq
 800f51a:	6031      	streq	r1, [r6, #0]
 800f51c:	5162      	str	r2, [r4, r5]
 800f51e:	604b      	str	r3, [r1, #4]
 800f520:	4638      	mov	r0, r7
 800f522:	f104 060b 	add.w	r6, r4, #11
 800f526:	f000 f9bd 	bl	800f8a4 <__malloc_unlock>
 800f52a:	f026 0607 	bic.w	r6, r6, #7
 800f52e:	1d23      	adds	r3, r4, #4
 800f530:	1af2      	subs	r2, r6, r3
 800f532:	d0b6      	beq.n	800f4a2 <_malloc_r+0x22>
 800f534:	1b9b      	subs	r3, r3, r6
 800f536:	50a3      	str	r3, [r4, r2]
 800f538:	e7b3      	b.n	800f4a2 <_malloc_r+0x22>
 800f53a:	6862      	ldr	r2, [r4, #4]
 800f53c:	42a3      	cmp	r3, r4
 800f53e:	bf0c      	ite	eq
 800f540:	6032      	streq	r2, [r6, #0]
 800f542:	605a      	strne	r2, [r3, #4]
 800f544:	e7ec      	b.n	800f520 <_malloc_r+0xa0>
 800f546:	4623      	mov	r3, r4
 800f548:	6864      	ldr	r4, [r4, #4]
 800f54a:	e7b2      	b.n	800f4b2 <_malloc_r+0x32>
 800f54c:	4634      	mov	r4, r6
 800f54e:	6876      	ldr	r6, [r6, #4]
 800f550:	e7b9      	b.n	800f4c6 <_malloc_r+0x46>
 800f552:	230c      	movs	r3, #12
 800f554:	603b      	str	r3, [r7, #0]
 800f556:	4638      	mov	r0, r7
 800f558:	f000 f9a4 	bl	800f8a4 <__malloc_unlock>
 800f55c:	e7a1      	b.n	800f4a2 <_malloc_r+0x22>
 800f55e:	6025      	str	r5, [r4, #0]
 800f560:	e7de      	b.n	800f520 <_malloc_r+0xa0>
 800f562:	bf00      	nop
 800f564:	2000bb38 	.word	0x2000bb38

0800f568 <cleanup_glue>:
 800f568:	b538      	push	{r3, r4, r5, lr}
 800f56a:	460c      	mov	r4, r1
 800f56c:	6809      	ldr	r1, [r1, #0]
 800f56e:	4605      	mov	r5, r0
 800f570:	b109      	cbz	r1, 800f576 <cleanup_glue+0xe>
 800f572:	f7ff fff9 	bl	800f568 <cleanup_glue>
 800f576:	4621      	mov	r1, r4
 800f578:	4628      	mov	r0, r5
 800f57a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f57e:	f000 b997 	b.w	800f8b0 <_free_r>
	...

0800f584 <_reclaim_reent>:
 800f584:	4b2c      	ldr	r3, [pc, #176]	; (800f638 <_reclaim_reent+0xb4>)
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	4283      	cmp	r3, r0
 800f58a:	b570      	push	{r4, r5, r6, lr}
 800f58c:	4604      	mov	r4, r0
 800f58e:	d051      	beq.n	800f634 <_reclaim_reent+0xb0>
 800f590:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f592:	b143      	cbz	r3, 800f5a6 <_reclaim_reent+0x22>
 800f594:	68db      	ldr	r3, [r3, #12]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d14a      	bne.n	800f630 <_reclaim_reent+0xac>
 800f59a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f59c:	6819      	ldr	r1, [r3, #0]
 800f59e:	b111      	cbz	r1, 800f5a6 <_reclaim_reent+0x22>
 800f5a0:	4620      	mov	r0, r4
 800f5a2:	f000 f985 	bl	800f8b0 <_free_r>
 800f5a6:	6961      	ldr	r1, [r4, #20]
 800f5a8:	b111      	cbz	r1, 800f5b0 <_reclaim_reent+0x2c>
 800f5aa:	4620      	mov	r0, r4
 800f5ac:	f000 f980 	bl	800f8b0 <_free_r>
 800f5b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f5b2:	b111      	cbz	r1, 800f5ba <_reclaim_reent+0x36>
 800f5b4:	4620      	mov	r0, r4
 800f5b6:	f000 f97b 	bl	800f8b0 <_free_r>
 800f5ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f5bc:	b111      	cbz	r1, 800f5c4 <_reclaim_reent+0x40>
 800f5be:	4620      	mov	r0, r4
 800f5c0:	f000 f976 	bl	800f8b0 <_free_r>
 800f5c4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f5c6:	b111      	cbz	r1, 800f5ce <_reclaim_reent+0x4a>
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	f000 f971 	bl	800f8b0 <_free_r>
 800f5ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f5d0:	b111      	cbz	r1, 800f5d8 <_reclaim_reent+0x54>
 800f5d2:	4620      	mov	r0, r4
 800f5d4:	f000 f96c 	bl	800f8b0 <_free_r>
 800f5d8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f5da:	b111      	cbz	r1, 800f5e2 <_reclaim_reent+0x5e>
 800f5dc:	4620      	mov	r0, r4
 800f5de:	f000 f967 	bl	800f8b0 <_free_r>
 800f5e2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f5e4:	b111      	cbz	r1, 800f5ec <_reclaim_reent+0x68>
 800f5e6:	4620      	mov	r0, r4
 800f5e8:	f000 f962 	bl	800f8b0 <_free_r>
 800f5ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f5ee:	b111      	cbz	r1, 800f5f6 <_reclaim_reent+0x72>
 800f5f0:	4620      	mov	r0, r4
 800f5f2:	f000 f95d 	bl	800f8b0 <_free_r>
 800f5f6:	69a3      	ldr	r3, [r4, #24]
 800f5f8:	b1e3      	cbz	r3, 800f634 <_reclaim_reent+0xb0>
 800f5fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f5fc:	4620      	mov	r0, r4
 800f5fe:	4798      	blx	r3
 800f600:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f602:	b1b9      	cbz	r1, 800f634 <_reclaim_reent+0xb0>
 800f604:	4620      	mov	r0, r4
 800f606:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f60a:	f7ff bfad 	b.w	800f568 <cleanup_glue>
 800f60e:	5949      	ldr	r1, [r1, r5]
 800f610:	b941      	cbnz	r1, 800f624 <_reclaim_reent+0xa0>
 800f612:	3504      	adds	r5, #4
 800f614:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f616:	2d80      	cmp	r5, #128	; 0x80
 800f618:	68d9      	ldr	r1, [r3, #12]
 800f61a:	d1f8      	bne.n	800f60e <_reclaim_reent+0x8a>
 800f61c:	4620      	mov	r0, r4
 800f61e:	f000 f947 	bl	800f8b0 <_free_r>
 800f622:	e7ba      	b.n	800f59a <_reclaim_reent+0x16>
 800f624:	680e      	ldr	r6, [r1, #0]
 800f626:	4620      	mov	r0, r4
 800f628:	f000 f942 	bl	800f8b0 <_free_r>
 800f62c:	4631      	mov	r1, r6
 800f62e:	e7ef      	b.n	800f610 <_reclaim_reent+0x8c>
 800f630:	2500      	movs	r5, #0
 800f632:	e7ef      	b.n	800f614 <_reclaim_reent+0x90>
 800f634:	bd70      	pop	{r4, r5, r6, pc}
 800f636:	bf00      	nop
 800f638:	2000010c 	.word	0x2000010c

0800f63c <_sbrk_r>:
 800f63c:	b538      	push	{r3, r4, r5, lr}
 800f63e:	4d06      	ldr	r5, [pc, #24]	; (800f658 <_sbrk_r+0x1c>)
 800f640:	2300      	movs	r3, #0
 800f642:	4604      	mov	r4, r0
 800f644:	4608      	mov	r0, r1
 800f646:	602b      	str	r3, [r5, #0]
 800f648:	f7f2 fb20 	bl	8001c8c <_sbrk>
 800f64c:	1c43      	adds	r3, r0, #1
 800f64e:	d102      	bne.n	800f656 <_sbrk_r+0x1a>
 800f650:	682b      	ldr	r3, [r5, #0]
 800f652:	b103      	cbz	r3, 800f656 <_sbrk_r+0x1a>
 800f654:	6023      	str	r3, [r4, #0]
 800f656:	bd38      	pop	{r3, r4, r5, pc}
 800f658:	2000bb40 	.word	0x2000bb40

0800f65c <siprintf>:
 800f65c:	b40e      	push	{r1, r2, r3}
 800f65e:	b500      	push	{lr}
 800f660:	b09c      	sub	sp, #112	; 0x70
 800f662:	ab1d      	add	r3, sp, #116	; 0x74
 800f664:	9002      	str	r0, [sp, #8]
 800f666:	9006      	str	r0, [sp, #24]
 800f668:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f66c:	4809      	ldr	r0, [pc, #36]	; (800f694 <siprintf+0x38>)
 800f66e:	9107      	str	r1, [sp, #28]
 800f670:	9104      	str	r1, [sp, #16]
 800f672:	4909      	ldr	r1, [pc, #36]	; (800f698 <siprintf+0x3c>)
 800f674:	f853 2b04 	ldr.w	r2, [r3], #4
 800f678:	9105      	str	r1, [sp, #20]
 800f67a:	6800      	ldr	r0, [r0, #0]
 800f67c:	9301      	str	r3, [sp, #4]
 800f67e:	a902      	add	r1, sp, #8
 800f680:	f000 f9be 	bl	800fa00 <_svfiprintf_r>
 800f684:	9b02      	ldr	r3, [sp, #8]
 800f686:	2200      	movs	r2, #0
 800f688:	701a      	strb	r2, [r3, #0]
 800f68a:	b01c      	add	sp, #112	; 0x70
 800f68c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f690:	b003      	add	sp, #12
 800f692:	4770      	bx	lr
 800f694:	2000010c 	.word	0x2000010c
 800f698:	ffff0208 	.word	0xffff0208

0800f69c <strcpy>:
 800f69c:	4603      	mov	r3, r0
 800f69e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f6a2:	f803 2b01 	strb.w	r2, [r3], #1
 800f6a6:	2a00      	cmp	r2, #0
 800f6a8:	d1f9      	bne.n	800f69e <strcpy+0x2>
 800f6aa:	4770      	bx	lr

0800f6ac <strncmp>:
 800f6ac:	b510      	push	{r4, lr}
 800f6ae:	b17a      	cbz	r2, 800f6d0 <strncmp+0x24>
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	3901      	subs	r1, #1
 800f6b4:	1884      	adds	r4, r0, r2
 800f6b6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f6ba:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f6be:	4290      	cmp	r0, r2
 800f6c0:	d101      	bne.n	800f6c6 <strncmp+0x1a>
 800f6c2:	42a3      	cmp	r3, r4
 800f6c4:	d101      	bne.n	800f6ca <strncmp+0x1e>
 800f6c6:	1a80      	subs	r0, r0, r2
 800f6c8:	bd10      	pop	{r4, pc}
 800f6ca:	2800      	cmp	r0, #0
 800f6cc:	d1f3      	bne.n	800f6b6 <strncmp+0xa>
 800f6ce:	e7fa      	b.n	800f6c6 <strncmp+0x1a>
 800f6d0:	4610      	mov	r0, r2
 800f6d2:	e7f9      	b.n	800f6c8 <strncmp+0x1c>

0800f6d4 <strncpy>:
 800f6d4:	b510      	push	{r4, lr}
 800f6d6:	3901      	subs	r1, #1
 800f6d8:	4603      	mov	r3, r0
 800f6da:	b132      	cbz	r2, 800f6ea <strncpy+0x16>
 800f6dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f6e0:	f803 4b01 	strb.w	r4, [r3], #1
 800f6e4:	3a01      	subs	r2, #1
 800f6e6:	2c00      	cmp	r4, #0
 800f6e8:	d1f7      	bne.n	800f6da <strncpy+0x6>
 800f6ea:	441a      	add	r2, r3
 800f6ec:	2100      	movs	r1, #0
 800f6ee:	4293      	cmp	r3, r2
 800f6f0:	d100      	bne.n	800f6f4 <strncpy+0x20>
 800f6f2:	bd10      	pop	{r4, pc}
 800f6f4:	f803 1b01 	strb.w	r1, [r3], #1
 800f6f8:	e7f9      	b.n	800f6ee <strncpy+0x1a>
	...

0800f6fc <_strtol_l.constprop.0>:
 800f6fc:	2b01      	cmp	r3, #1
 800f6fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f702:	d001      	beq.n	800f708 <_strtol_l.constprop.0+0xc>
 800f704:	2b24      	cmp	r3, #36	; 0x24
 800f706:	d906      	bls.n	800f716 <_strtol_l.constprop.0+0x1a>
 800f708:	f7ff fe3e 	bl	800f388 <__errno>
 800f70c:	2316      	movs	r3, #22
 800f70e:	6003      	str	r3, [r0, #0]
 800f710:	2000      	movs	r0, #0
 800f712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f716:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f7fc <_strtol_l.constprop.0+0x100>
 800f71a:	460d      	mov	r5, r1
 800f71c:	462e      	mov	r6, r5
 800f71e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f722:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f726:	f017 0708 	ands.w	r7, r7, #8
 800f72a:	d1f7      	bne.n	800f71c <_strtol_l.constprop.0+0x20>
 800f72c:	2c2d      	cmp	r4, #45	; 0x2d
 800f72e:	d132      	bne.n	800f796 <_strtol_l.constprop.0+0x9a>
 800f730:	782c      	ldrb	r4, [r5, #0]
 800f732:	2701      	movs	r7, #1
 800f734:	1cb5      	adds	r5, r6, #2
 800f736:	2b00      	cmp	r3, #0
 800f738:	d05b      	beq.n	800f7f2 <_strtol_l.constprop.0+0xf6>
 800f73a:	2b10      	cmp	r3, #16
 800f73c:	d109      	bne.n	800f752 <_strtol_l.constprop.0+0x56>
 800f73e:	2c30      	cmp	r4, #48	; 0x30
 800f740:	d107      	bne.n	800f752 <_strtol_l.constprop.0+0x56>
 800f742:	782c      	ldrb	r4, [r5, #0]
 800f744:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f748:	2c58      	cmp	r4, #88	; 0x58
 800f74a:	d14d      	bne.n	800f7e8 <_strtol_l.constprop.0+0xec>
 800f74c:	786c      	ldrb	r4, [r5, #1]
 800f74e:	2310      	movs	r3, #16
 800f750:	3502      	adds	r5, #2
 800f752:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f756:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800f75a:	f04f 0c00 	mov.w	ip, #0
 800f75e:	fbb8 f9f3 	udiv	r9, r8, r3
 800f762:	4666      	mov	r6, ip
 800f764:	fb03 8a19 	mls	sl, r3, r9, r8
 800f768:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f76c:	f1be 0f09 	cmp.w	lr, #9
 800f770:	d816      	bhi.n	800f7a0 <_strtol_l.constprop.0+0xa4>
 800f772:	4674      	mov	r4, lr
 800f774:	42a3      	cmp	r3, r4
 800f776:	dd24      	ble.n	800f7c2 <_strtol_l.constprop.0+0xc6>
 800f778:	f1bc 0f00 	cmp.w	ip, #0
 800f77c:	db1e      	blt.n	800f7bc <_strtol_l.constprop.0+0xc0>
 800f77e:	45b1      	cmp	r9, r6
 800f780:	d31c      	bcc.n	800f7bc <_strtol_l.constprop.0+0xc0>
 800f782:	d101      	bne.n	800f788 <_strtol_l.constprop.0+0x8c>
 800f784:	45a2      	cmp	sl, r4
 800f786:	db19      	blt.n	800f7bc <_strtol_l.constprop.0+0xc0>
 800f788:	fb06 4603 	mla	r6, r6, r3, r4
 800f78c:	f04f 0c01 	mov.w	ip, #1
 800f790:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f794:	e7e8      	b.n	800f768 <_strtol_l.constprop.0+0x6c>
 800f796:	2c2b      	cmp	r4, #43	; 0x2b
 800f798:	bf04      	itt	eq
 800f79a:	782c      	ldrbeq	r4, [r5, #0]
 800f79c:	1cb5      	addeq	r5, r6, #2
 800f79e:	e7ca      	b.n	800f736 <_strtol_l.constprop.0+0x3a>
 800f7a0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f7a4:	f1be 0f19 	cmp.w	lr, #25
 800f7a8:	d801      	bhi.n	800f7ae <_strtol_l.constprop.0+0xb2>
 800f7aa:	3c37      	subs	r4, #55	; 0x37
 800f7ac:	e7e2      	b.n	800f774 <_strtol_l.constprop.0+0x78>
 800f7ae:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f7b2:	f1be 0f19 	cmp.w	lr, #25
 800f7b6:	d804      	bhi.n	800f7c2 <_strtol_l.constprop.0+0xc6>
 800f7b8:	3c57      	subs	r4, #87	; 0x57
 800f7ba:	e7db      	b.n	800f774 <_strtol_l.constprop.0+0x78>
 800f7bc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800f7c0:	e7e6      	b.n	800f790 <_strtol_l.constprop.0+0x94>
 800f7c2:	f1bc 0f00 	cmp.w	ip, #0
 800f7c6:	da05      	bge.n	800f7d4 <_strtol_l.constprop.0+0xd8>
 800f7c8:	2322      	movs	r3, #34	; 0x22
 800f7ca:	6003      	str	r3, [r0, #0]
 800f7cc:	4646      	mov	r6, r8
 800f7ce:	b942      	cbnz	r2, 800f7e2 <_strtol_l.constprop.0+0xe6>
 800f7d0:	4630      	mov	r0, r6
 800f7d2:	e79e      	b.n	800f712 <_strtol_l.constprop.0+0x16>
 800f7d4:	b107      	cbz	r7, 800f7d8 <_strtol_l.constprop.0+0xdc>
 800f7d6:	4276      	negs	r6, r6
 800f7d8:	2a00      	cmp	r2, #0
 800f7da:	d0f9      	beq.n	800f7d0 <_strtol_l.constprop.0+0xd4>
 800f7dc:	f1bc 0f00 	cmp.w	ip, #0
 800f7e0:	d000      	beq.n	800f7e4 <_strtol_l.constprop.0+0xe8>
 800f7e2:	1e69      	subs	r1, r5, #1
 800f7e4:	6011      	str	r1, [r2, #0]
 800f7e6:	e7f3      	b.n	800f7d0 <_strtol_l.constprop.0+0xd4>
 800f7e8:	2430      	movs	r4, #48	; 0x30
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d1b1      	bne.n	800f752 <_strtol_l.constprop.0+0x56>
 800f7ee:	2308      	movs	r3, #8
 800f7f0:	e7af      	b.n	800f752 <_strtol_l.constprop.0+0x56>
 800f7f2:	2c30      	cmp	r4, #48	; 0x30
 800f7f4:	d0a5      	beq.n	800f742 <_strtol_l.constprop.0+0x46>
 800f7f6:	230a      	movs	r3, #10
 800f7f8:	e7ab      	b.n	800f752 <_strtol_l.constprop.0+0x56>
 800f7fa:	bf00      	nop
 800f7fc:	080112e2 	.word	0x080112e2

0800f800 <strtol>:
 800f800:	4613      	mov	r3, r2
 800f802:	460a      	mov	r2, r1
 800f804:	4601      	mov	r1, r0
 800f806:	4802      	ldr	r0, [pc, #8]	; (800f810 <strtol+0x10>)
 800f808:	6800      	ldr	r0, [r0, #0]
 800f80a:	f7ff bf77 	b.w	800f6fc <_strtol_l.constprop.0>
 800f80e:	bf00      	nop
 800f810:	2000010c 	.word	0x2000010c

0800f814 <__utoa>:
 800f814:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f816:	4c1f      	ldr	r4, [pc, #124]	; (800f894 <__utoa+0x80>)
 800f818:	b08b      	sub	sp, #44	; 0x2c
 800f81a:	4605      	mov	r5, r0
 800f81c:	460b      	mov	r3, r1
 800f81e:	466e      	mov	r6, sp
 800f820:	f104 0c20 	add.w	ip, r4, #32
 800f824:	6820      	ldr	r0, [r4, #0]
 800f826:	6861      	ldr	r1, [r4, #4]
 800f828:	4637      	mov	r7, r6
 800f82a:	c703      	stmia	r7!, {r0, r1}
 800f82c:	3408      	adds	r4, #8
 800f82e:	4564      	cmp	r4, ip
 800f830:	463e      	mov	r6, r7
 800f832:	d1f7      	bne.n	800f824 <__utoa+0x10>
 800f834:	7921      	ldrb	r1, [r4, #4]
 800f836:	7139      	strb	r1, [r7, #4]
 800f838:	1e91      	subs	r1, r2, #2
 800f83a:	6820      	ldr	r0, [r4, #0]
 800f83c:	6038      	str	r0, [r7, #0]
 800f83e:	2922      	cmp	r1, #34	; 0x22
 800f840:	f04f 0100 	mov.w	r1, #0
 800f844:	d904      	bls.n	800f850 <__utoa+0x3c>
 800f846:	7019      	strb	r1, [r3, #0]
 800f848:	460b      	mov	r3, r1
 800f84a:	4618      	mov	r0, r3
 800f84c:	b00b      	add	sp, #44	; 0x2c
 800f84e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f850:	1e58      	subs	r0, r3, #1
 800f852:	4684      	mov	ip, r0
 800f854:	fbb5 f7f2 	udiv	r7, r5, r2
 800f858:	fb02 5617 	mls	r6, r2, r7, r5
 800f85c:	3628      	adds	r6, #40	; 0x28
 800f85e:	446e      	add	r6, sp
 800f860:	460c      	mov	r4, r1
 800f862:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800f866:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800f86a:	462e      	mov	r6, r5
 800f86c:	42b2      	cmp	r2, r6
 800f86e:	f101 0101 	add.w	r1, r1, #1
 800f872:	463d      	mov	r5, r7
 800f874:	d9ee      	bls.n	800f854 <__utoa+0x40>
 800f876:	2200      	movs	r2, #0
 800f878:	545a      	strb	r2, [r3, r1]
 800f87a:	1919      	adds	r1, r3, r4
 800f87c:	1aa5      	subs	r5, r4, r2
 800f87e:	42aa      	cmp	r2, r5
 800f880:	dae3      	bge.n	800f84a <__utoa+0x36>
 800f882:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800f886:	780e      	ldrb	r6, [r1, #0]
 800f888:	7006      	strb	r6, [r0, #0]
 800f88a:	3201      	adds	r2, #1
 800f88c:	f801 5901 	strb.w	r5, [r1], #-1
 800f890:	e7f4      	b.n	800f87c <__utoa+0x68>
 800f892:	bf00      	nop
 800f894:	080112bc 	.word	0x080112bc

0800f898 <__malloc_lock>:
 800f898:	4801      	ldr	r0, [pc, #4]	; (800f8a0 <__malloc_lock+0x8>)
 800f89a:	f7ff bdb9 	b.w	800f410 <__retarget_lock_acquire_recursive>
 800f89e:	bf00      	nop
 800f8a0:	2000bb34 	.word	0x2000bb34

0800f8a4 <__malloc_unlock>:
 800f8a4:	4801      	ldr	r0, [pc, #4]	; (800f8ac <__malloc_unlock+0x8>)
 800f8a6:	f7ff bdb4 	b.w	800f412 <__retarget_lock_release_recursive>
 800f8aa:	bf00      	nop
 800f8ac:	2000bb34 	.word	0x2000bb34

0800f8b0 <_free_r>:
 800f8b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f8b2:	2900      	cmp	r1, #0
 800f8b4:	d044      	beq.n	800f940 <_free_r+0x90>
 800f8b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f8ba:	9001      	str	r0, [sp, #4]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	f1a1 0404 	sub.w	r4, r1, #4
 800f8c2:	bfb8      	it	lt
 800f8c4:	18e4      	addlt	r4, r4, r3
 800f8c6:	f7ff ffe7 	bl	800f898 <__malloc_lock>
 800f8ca:	4a1e      	ldr	r2, [pc, #120]	; (800f944 <_free_r+0x94>)
 800f8cc:	9801      	ldr	r0, [sp, #4]
 800f8ce:	6813      	ldr	r3, [r2, #0]
 800f8d0:	b933      	cbnz	r3, 800f8e0 <_free_r+0x30>
 800f8d2:	6063      	str	r3, [r4, #4]
 800f8d4:	6014      	str	r4, [r2, #0]
 800f8d6:	b003      	add	sp, #12
 800f8d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f8dc:	f7ff bfe2 	b.w	800f8a4 <__malloc_unlock>
 800f8e0:	42a3      	cmp	r3, r4
 800f8e2:	d908      	bls.n	800f8f6 <_free_r+0x46>
 800f8e4:	6825      	ldr	r5, [r4, #0]
 800f8e6:	1961      	adds	r1, r4, r5
 800f8e8:	428b      	cmp	r3, r1
 800f8ea:	bf01      	itttt	eq
 800f8ec:	6819      	ldreq	r1, [r3, #0]
 800f8ee:	685b      	ldreq	r3, [r3, #4]
 800f8f0:	1949      	addeq	r1, r1, r5
 800f8f2:	6021      	streq	r1, [r4, #0]
 800f8f4:	e7ed      	b.n	800f8d2 <_free_r+0x22>
 800f8f6:	461a      	mov	r2, r3
 800f8f8:	685b      	ldr	r3, [r3, #4]
 800f8fa:	b10b      	cbz	r3, 800f900 <_free_r+0x50>
 800f8fc:	42a3      	cmp	r3, r4
 800f8fe:	d9fa      	bls.n	800f8f6 <_free_r+0x46>
 800f900:	6811      	ldr	r1, [r2, #0]
 800f902:	1855      	adds	r5, r2, r1
 800f904:	42a5      	cmp	r5, r4
 800f906:	d10b      	bne.n	800f920 <_free_r+0x70>
 800f908:	6824      	ldr	r4, [r4, #0]
 800f90a:	4421      	add	r1, r4
 800f90c:	1854      	adds	r4, r2, r1
 800f90e:	42a3      	cmp	r3, r4
 800f910:	6011      	str	r1, [r2, #0]
 800f912:	d1e0      	bne.n	800f8d6 <_free_r+0x26>
 800f914:	681c      	ldr	r4, [r3, #0]
 800f916:	685b      	ldr	r3, [r3, #4]
 800f918:	6053      	str	r3, [r2, #4]
 800f91a:	4421      	add	r1, r4
 800f91c:	6011      	str	r1, [r2, #0]
 800f91e:	e7da      	b.n	800f8d6 <_free_r+0x26>
 800f920:	d902      	bls.n	800f928 <_free_r+0x78>
 800f922:	230c      	movs	r3, #12
 800f924:	6003      	str	r3, [r0, #0]
 800f926:	e7d6      	b.n	800f8d6 <_free_r+0x26>
 800f928:	6825      	ldr	r5, [r4, #0]
 800f92a:	1961      	adds	r1, r4, r5
 800f92c:	428b      	cmp	r3, r1
 800f92e:	bf04      	itt	eq
 800f930:	6819      	ldreq	r1, [r3, #0]
 800f932:	685b      	ldreq	r3, [r3, #4]
 800f934:	6063      	str	r3, [r4, #4]
 800f936:	bf04      	itt	eq
 800f938:	1949      	addeq	r1, r1, r5
 800f93a:	6021      	streq	r1, [r4, #0]
 800f93c:	6054      	str	r4, [r2, #4]
 800f93e:	e7ca      	b.n	800f8d6 <_free_r+0x26>
 800f940:	b003      	add	sp, #12
 800f942:	bd30      	pop	{r4, r5, pc}
 800f944:	2000bb38 	.word	0x2000bb38

0800f948 <__ssputs_r>:
 800f948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f94c:	688e      	ldr	r6, [r1, #8]
 800f94e:	429e      	cmp	r6, r3
 800f950:	4682      	mov	sl, r0
 800f952:	460c      	mov	r4, r1
 800f954:	4690      	mov	r8, r2
 800f956:	461f      	mov	r7, r3
 800f958:	d838      	bhi.n	800f9cc <__ssputs_r+0x84>
 800f95a:	898a      	ldrh	r2, [r1, #12]
 800f95c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f960:	d032      	beq.n	800f9c8 <__ssputs_r+0x80>
 800f962:	6825      	ldr	r5, [r4, #0]
 800f964:	6909      	ldr	r1, [r1, #16]
 800f966:	eba5 0901 	sub.w	r9, r5, r1
 800f96a:	6965      	ldr	r5, [r4, #20]
 800f96c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f970:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f974:	3301      	adds	r3, #1
 800f976:	444b      	add	r3, r9
 800f978:	106d      	asrs	r5, r5, #1
 800f97a:	429d      	cmp	r5, r3
 800f97c:	bf38      	it	cc
 800f97e:	461d      	movcc	r5, r3
 800f980:	0553      	lsls	r3, r2, #21
 800f982:	d531      	bpl.n	800f9e8 <__ssputs_r+0xa0>
 800f984:	4629      	mov	r1, r5
 800f986:	f7ff fd7b 	bl	800f480 <_malloc_r>
 800f98a:	4606      	mov	r6, r0
 800f98c:	b950      	cbnz	r0, 800f9a4 <__ssputs_r+0x5c>
 800f98e:	230c      	movs	r3, #12
 800f990:	f8ca 3000 	str.w	r3, [sl]
 800f994:	89a3      	ldrh	r3, [r4, #12]
 800f996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f99a:	81a3      	strh	r3, [r4, #12]
 800f99c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f9a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9a4:	6921      	ldr	r1, [r4, #16]
 800f9a6:	464a      	mov	r2, r9
 800f9a8:	f7ff fd34 	bl	800f414 <memcpy>
 800f9ac:	89a3      	ldrh	r3, [r4, #12]
 800f9ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f9b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f9b6:	81a3      	strh	r3, [r4, #12]
 800f9b8:	6126      	str	r6, [r4, #16]
 800f9ba:	6165      	str	r5, [r4, #20]
 800f9bc:	444e      	add	r6, r9
 800f9be:	eba5 0509 	sub.w	r5, r5, r9
 800f9c2:	6026      	str	r6, [r4, #0]
 800f9c4:	60a5      	str	r5, [r4, #8]
 800f9c6:	463e      	mov	r6, r7
 800f9c8:	42be      	cmp	r6, r7
 800f9ca:	d900      	bls.n	800f9ce <__ssputs_r+0x86>
 800f9cc:	463e      	mov	r6, r7
 800f9ce:	6820      	ldr	r0, [r4, #0]
 800f9d0:	4632      	mov	r2, r6
 800f9d2:	4641      	mov	r1, r8
 800f9d4:	f000 faa8 	bl	800ff28 <memmove>
 800f9d8:	68a3      	ldr	r3, [r4, #8]
 800f9da:	1b9b      	subs	r3, r3, r6
 800f9dc:	60a3      	str	r3, [r4, #8]
 800f9de:	6823      	ldr	r3, [r4, #0]
 800f9e0:	4433      	add	r3, r6
 800f9e2:	6023      	str	r3, [r4, #0]
 800f9e4:	2000      	movs	r0, #0
 800f9e6:	e7db      	b.n	800f9a0 <__ssputs_r+0x58>
 800f9e8:	462a      	mov	r2, r5
 800f9ea:	f000 fab7 	bl	800ff5c <_realloc_r>
 800f9ee:	4606      	mov	r6, r0
 800f9f0:	2800      	cmp	r0, #0
 800f9f2:	d1e1      	bne.n	800f9b8 <__ssputs_r+0x70>
 800f9f4:	6921      	ldr	r1, [r4, #16]
 800f9f6:	4650      	mov	r0, sl
 800f9f8:	f7ff ff5a 	bl	800f8b0 <_free_r>
 800f9fc:	e7c7      	b.n	800f98e <__ssputs_r+0x46>
	...

0800fa00 <_svfiprintf_r>:
 800fa00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa04:	4698      	mov	r8, r3
 800fa06:	898b      	ldrh	r3, [r1, #12]
 800fa08:	061b      	lsls	r3, r3, #24
 800fa0a:	b09d      	sub	sp, #116	; 0x74
 800fa0c:	4607      	mov	r7, r0
 800fa0e:	460d      	mov	r5, r1
 800fa10:	4614      	mov	r4, r2
 800fa12:	d50e      	bpl.n	800fa32 <_svfiprintf_r+0x32>
 800fa14:	690b      	ldr	r3, [r1, #16]
 800fa16:	b963      	cbnz	r3, 800fa32 <_svfiprintf_r+0x32>
 800fa18:	2140      	movs	r1, #64	; 0x40
 800fa1a:	f7ff fd31 	bl	800f480 <_malloc_r>
 800fa1e:	6028      	str	r0, [r5, #0]
 800fa20:	6128      	str	r0, [r5, #16]
 800fa22:	b920      	cbnz	r0, 800fa2e <_svfiprintf_r+0x2e>
 800fa24:	230c      	movs	r3, #12
 800fa26:	603b      	str	r3, [r7, #0]
 800fa28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fa2c:	e0d1      	b.n	800fbd2 <_svfiprintf_r+0x1d2>
 800fa2e:	2340      	movs	r3, #64	; 0x40
 800fa30:	616b      	str	r3, [r5, #20]
 800fa32:	2300      	movs	r3, #0
 800fa34:	9309      	str	r3, [sp, #36]	; 0x24
 800fa36:	2320      	movs	r3, #32
 800fa38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fa3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa40:	2330      	movs	r3, #48	; 0x30
 800fa42:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fbec <_svfiprintf_r+0x1ec>
 800fa46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fa4a:	f04f 0901 	mov.w	r9, #1
 800fa4e:	4623      	mov	r3, r4
 800fa50:	469a      	mov	sl, r3
 800fa52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa56:	b10a      	cbz	r2, 800fa5c <_svfiprintf_r+0x5c>
 800fa58:	2a25      	cmp	r2, #37	; 0x25
 800fa5a:	d1f9      	bne.n	800fa50 <_svfiprintf_r+0x50>
 800fa5c:	ebba 0b04 	subs.w	fp, sl, r4
 800fa60:	d00b      	beq.n	800fa7a <_svfiprintf_r+0x7a>
 800fa62:	465b      	mov	r3, fp
 800fa64:	4622      	mov	r2, r4
 800fa66:	4629      	mov	r1, r5
 800fa68:	4638      	mov	r0, r7
 800fa6a:	f7ff ff6d 	bl	800f948 <__ssputs_r>
 800fa6e:	3001      	adds	r0, #1
 800fa70:	f000 80aa 	beq.w	800fbc8 <_svfiprintf_r+0x1c8>
 800fa74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa76:	445a      	add	r2, fp
 800fa78:	9209      	str	r2, [sp, #36]	; 0x24
 800fa7a:	f89a 3000 	ldrb.w	r3, [sl]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	f000 80a2 	beq.w	800fbc8 <_svfiprintf_r+0x1c8>
 800fa84:	2300      	movs	r3, #0
 800fa86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fa8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa8e:	f10a 0a01 	add.w	sl, sl, #1
 800fa92:	9304      	str	r3, [sp, #16]
 800fa94:	9307      	str	r3, [sp, #28]
 800fa96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fa9a:	931a      	str	r3, [sp, #104]	; 0x68
 800fa9c:	4654      	mov	r4, sl
 800fa9e:	2205      	movs	r2, #5
 800faa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800faa4:	4851      	ldr	r0, [pc, #324]	; (800fbec <_svfiprintf_r+0x1ec>)
 800faa6:	f7f0 fc03 	bl	80002b0 <memchr>
 800faaa:	9a04      	ldr	r2, [sp, #16]
 800faac:	b9d8      	cbnz	r0, 800fae6 <_svfiprintf_r+0xe6>
 800faae:	06d0      	lsls	r0, r2, #27
 800fab0:	bf44      	itt	mi
 800fab2:	2320      	movmi	r3, #32
 800fab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fab8:	0711      	lsls	r1, r2, #28
 800faba:	bf44      	itt	mi
 800fabc:	232b      	movmi	r3, #43	; 0x2b
 800fabe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fac2:	f89a 3000 	ldrb.w	r3, [sl]
 800fac6:	2b2a      	cmp	r3, #42	; 0x2a
 800fac8:	d015      	beq.n	800faf6 <_svfiprintf_r+0xf6>
 800faca:	9a07      	ldr	r2, [sp, #28]
 800facc:	4654      	mov	r4, sl
 800face:	2000      	movs	r0, #0
 800fad0:	f04f 0c0a 	mov.w	ip, #10
 800fad4:	4621      	mov	r1, r4
 800fad6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fada:	3b30      	subs	r3, #48	; 0x30
 800fadc:	2b09      	cmp	r3, #9
 800fade:	d94e      	bls.n	800fb7e <_svfiprintf_r+0x17e>
 800fae0:	b1b0      	cbz	r0, 800fb10 <_svfiprintf_r+0x110>
 800fae2:	9207      	str	r2, [sp, #28]
 800fae4:	e014      	b.n	800fb10 <_svfiprintf_r+0x110>
 800fae6:	eba0 0308 	sub.w	r3, r0, r8
 800faea:	fa09 f303 	lsl.w	r3, r9, r3
 800faee:	4313      	orrs	r3, r2
 800faf0:	9304      	str	r3, [sp, #16]
 800faf2:	46a2      	mov	sl, r4
 800faf4:	e7d2      	b.n	800fa9c <_svfiprintf_r+0x9c>
 800faf6:	9b03      	ldr	r3, [sp, #12]
 800faf8:	1d19      	adds	r1, r3, #4
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	9103      	str	r1, [sp, #12]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	bfbb      	ittet	lt
 800fb02:	425b      	neglt	r3, r3
 800fb04:	f042 0202 	orrlt.w	r2, r2, #2
 800fb08:	9307      	strge	r3, [sp, #28]
 800fb0a:	9307      	strlt	r3, [sp, #28]
 800fb0c:	bfb8      	it	lt
 800fb0e:	9204      	strlt	r2, [sp, #16]
 800fb10:	7823      	ldrb	r3, [r4, #0]
 800fb12:	2b2e      	cmp	r3, #46	; 0x2e
 800fb14:	d10c      	bne.n	800fb30 <_svfiprintf_r+0x130>
 800fb16:	7863      	ldrb	r3, [r4, #1]
 800fb18:	2b2a      	cmp	r3, #42	; 0x2a
 800fb1a:	d135      	bne.n	800fb88 <_svfiprintf_r+0x188>
 800fb1c:	9b03      	ldr	r3, [sp, #12]
 800fb1e:	1d1a      	adds	r2, r3, #4
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	9203      	str	r2, [sp, #12]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	bfb8      	it	lt
 800fb28:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800fb2c:	3402      	adds	r4, #2
 800fb2e:	9305      	str	r3, [sp, #20]
 800fb30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fbfc <_svfiprintf_r+0x1fc>
 800fb34:	7821      	ldrb	r1, [r4, #0]
 800fb36:	2203      	movs	r2, #3
 800fb38:	4650      	mov	r0, sl
 800fb3a:	f7f0 fbb9 	bl	80002b0 <memchr>
 800fb3e:	b140      	cbz	r0, 800fb52 <_svfiprintf_r+0x152>
 800fb40:	2340      	movs	r3, #64	; 0x40
 800fb42:	eba0 000a 	sub.w	r0, r0, sl
 800fb46:	fa03 f000 	lsl.w	r0, r3, r0
 800fb4a:	9b04      	ldr	r3, [sp, #16]
 800fb4c:	4303      	orrs	r3, r0
 800fb4e:	3401      	adds	r4, #1
 800fb50:	9304      	str	r3, [sp, #16]
 800fb52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb56:	4826      	ldr	r0, [pc, #152]	; (800fbf0 <_svfiprintf_r+0x1f0>)
 800fb58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fb5c:	2206      	movs	r2, #6
 800fb5e:	f7f0 fba7 	bl	80002b0 <memchr>
 800fb62:	2800      	cmp	r0, #0
 800fb64:	d038      	beq.n	800fbd8 <_svfiprintf_r+0x1d8>
 800fb66:	4b23      	ldr	r3, [pc, #140]	; (800fbf4 <_svfiprintf_r+0x1f4>)
 800fb68:	bb1b      	cbnz	r3, 800fbb2 <_svfiprintf_r+0x1b2>
 800fb6a:	9b03      	ldr	r3, [sp, #12]
 800fb6c:	3307      	adds	r3, #7
 800fb6e:	f023 0307 	bic.w	r3, r3, #7
 800fb72:	3308      	adds	r3, #8
 800fb74:	9303      	str	r3, [sp, #12]
 800fb76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb78:	4433      	add	r3, r6
 800fb7a:	9309      	str	r3, [sp, #36]	; 0x24
 800fb7c:	e767      	b.n	800fa4e <_svfiprintf_r+0x4e>
 800fb7e:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb82:	460c      	mov	r4, r1
 800fb84:	2001      	movs	r0, #1
 800fb86:	e7a5      	b.n	800fad4 <_svfiprintf_r+0xd4>
 800fb88:	2300      	movs	r3, #0
 800fb8a:	3401      	adds	r4, #1
 800fb8c:	9305      	str	r3, [sp, #20]
 800fb8e:	4619      	mov	r1, r3
 800fb90:	f04f 0c0a 	mov.w	ip, #10
 800fb94:	4620      	mov	r0, r4
 800fb96:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb9a:	3a30      	subs	r2, #48	; 0x30
 800fb9c:	2a09      	cmp	r2, #9
 800fb9e:	d903      	bls.n	800fba8 <_svfiprintf_r+0x1a8>
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d0c5      	beq.n	800fb30 <_svfiprintf_r+0x130>
 800fba4:	9105      	str	r1, [sp, #20]
 800fba6:	e7c3      	b.n	800fb30 <_svfiprintf_r+0x130>
 800fba8:	fb0c 2101 	mla	r1, ip, r1, r2
 800fbac:	4604      	mov	r4, r0
 800fbae:	2301      	movs	r3, #1
 800fbb0:	e7f0      	b.n	800fb94 <_svfiprintf_r+0x194>
 800fbb2:	ab03      	add	r3, sp, #12
 800fbb4:	9300      	str	r3, [sp, #0]
 800fbb6:	462a      	mov	r2, r5
 800fbb8:	4b0f      	ldr	r3, [pc, #60]	; (800fbf8 <_svfiprintf_r+0x1f8>)
 800fbba:	a904      	add	r1, sp, #16
 800fbbc:	4638      	mov	r0, r7
 800fbbe:	f3af 8000 	nop.w
 800fbc2:	1c42      	adds	r2, r0, #1
 800fbc4:	4606      	mov	r6, r0
 800fbc6:	d1d6      	bne.n	800fb76 <_svfiprintf_r+0x176>
 800fbc8:	89ab      	ldrh	r3, [r5, #12]
 800fbca:	065b      	lsls	r3, r3, #25
 800fbcc:	f53f af2c 	bmi.w	800fa28 <_svfiprintf_r+0x28>
 800fbd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fbd2:	b01d      	add	sp, #116	; 0x74
 800fbd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbd8:	ab03      	add	r3, sp, #12
 800fbda:	9300      	str	r3, [sp, #0]
 800fbdc:	462a      	mov	r2, r5
 800fbde:	4b06      	ldr	r3, [pc, #24]	; (800fbf8 <_svfiprintf_r+0x1f8>)
 800fbe0:	a904      	add	r1, sp, #16
 800fbe2:	4638      	mov	r0, r7
 800fbe4:	f000 f87a 	bl	800fcdc <_printf_i>
 800fbe8:	e7eb      	b.n	800fbc2 <_svfiprintf_r+0x1c2>
 800fbea:	bf00      	nop
 800fbec:	080113e2 	.word	0x080113e2
 800fbf0:	080113ec 	.word	0x080113ec
 800fbf4:	00000000 	.word	0x00000000
 800fbf8:	0800f949 	.word	0x0800f949
 800fbfc:	080113e8 	.word	0x080113e8

0800fc00 <_printf_common>:
 800fc00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc04:	4616      	mov	r6, r2
 800fc06:	4699      	mov	r9, r3
 800fc08:	688a      	ldr	r2, [r1, #8]
 800fc0a:	690b      	ldr	r3, [r1, #16]
 800fc0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fc10:	4293      	cmp	r3, r2
 800fc12:	bfb8      	it	lt
 800fc14:	4613      	movlt	r3, r2
 800fc16:	6033      	str	r3, [r6, #0]
 800fc18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fc1c:	4607      	mov	r7, r0
 800fc1e:	460c      	mov	r4, r1
 800fc20:	b10a      	cbz	r2, 800fc26 <_printf_common+0x26>
 800fc22:	3301      	adds	r3, #1
 800fc24:	6033      	str	r3, [r6, #0]
 800fc26:	6823      	ldr	r3, [r4, #0]
 800fc28:	0699      	lsls	r1, r3, #26
 800fc2a:	bf42      	ittt	mi
 800fc2c:	6833      	ldrmi	r3, [r6, #0]
 800fc2e:	3302      	addmi	r3, #2
 800fc30:	6033      	strmi	r3, [r6, #0]
 800fc32:	6825      	ldr	r5, [r4, #0]
 800fc34:	f015 0506 	ands.w	r5, r5, #6
 800fc38:	d106      	bne.n	800fc48 <_printf_common+0x48>
 800fc3a:	f104 0a19 	add.w	sl, r4, #25
 800fc3e:	68e3      	ldr	r3, [r4, #12]
 800fc40:	6832      	ldr	r2, [r6, #0]
 800fc42:	1a9b      	subs	r3, r3, r2
 800fc44:	42ab      	cmp	r3, r5
 800fc46:	dc26      	bgt.n	800fc96 <_printf_common+0x96>
 800fc48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800fc4c:	1e13      	subs	r3, r2, #0
 800fc4e:	6822      	ldr	r2, [r4, #0]
 800fc50:	bf18      	it	ne
 800fc52:	2301      	movne	r3, #1
 800fc54:	0692      	lsls	r2, r2, #26
 800fc56:	d42b      	bmi.n	800fcb0 <_printf_common+0xb0>
 800fc58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fc5c:	4649      	mov	r1, r9
 800fc5e:	4638      	mov	r0, r7
 800fc60:	47c0      	blx	r8
 800fc62:	3001      	adds	r0, #1
 800fc64:	d01e      	beq.n	800fca4 <_printf_common+0xa4>
 800fc66:	6823      	ldr	r3, [r4, #0]
 800fc68:	68e5      	ldr	r5, [r4, #12]
 800fc6a:	6832      	ldr	r2, [r6, #0]
 800fc6c:	f003 0306 	and.w	r3, r3, #6
 800fc70:	2b04      	cmp	r3, #4
 800fc72:	bf08      	it	eq
 800fc74:	1aad      	subeq	r5, r5, r2
 800fc76:	68a3      	ldr	r3, [r4, #8]
 800fc78:	6922      	ldr	r2, [r4, #16]
 800fc7a:	bf0c      	ite	eq
 800fc7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fc80:	2500      	movne	r5, #0
 800fc82:	4293      	cmp	r3, r2
 800fc84:	bfc4      	itt	gt
 800fc86:	1a9b      	subgt	r3, r3, r2
 800fc88:	18ed      	addgt	r5, r5, r3
 800fc8a:	2600      	movs	r6, #0
 800fc8c:	341a      	adds	r4, #26
 800fc8e:	42b5      	cmp	r5, r6
 800fc90:	d11a      	bne.n	800fcc8 <_printf_common+0xc8>
 800fc92:	2000      	movs	r0, #0
 800fc94:	e008      	b.n	800fca8 <_printf_common+0xa8>
 800fc96:	2301      	movs	r3, #1
 800fc98:	4652      	mov	r2, sl
 800fc9a:	4649      	mov	r1, r9
 800fc9c:	4638      	mov	r0, r7
 800fc9e:	47c0      	blx	r8
 800fca0:	3001      	adds	r0, #1
 800fca2:	d103      	bne.n	800fcac <_printf_common+0xac>
 800fca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcac:	3501      	adds	r5, #1
 800fcae:	e7c6      	b.n	800fc3e <_printf_common+0x3e>
 800fcb0:	18e1      	adds	r1, r4, r3
 800fcb2:	1c5a      	adds	r2, r3, #1
 800fcb4:	2030      	movs	r0, #48	; 0x30
 800fcb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fcba:	4422      	add	r2, r4
 800fcbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fcc0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fcc4:	3302      	adds	r3, #2
 800fcc6:	e7c7      	b.n	800fc58 <_printf_common+0x58>
 800fcc8:	2301      	movs	r3, #1
 800fcca:	4622      	mov	r2, r4
 800fccc:	4649      	mov	r1, r9
 800fcce:	4638      	mov	r0, r7
 800fcd0:	47c0      	blx	r8
 800fcd2:	3001      	adds	r0, #1
 800fcd4:	d0e6      	beq.n	800fca4 <_printf_common+0xa4>
 800fcd6:	3601      	adds	r6, #1
 800fcd8:	e7d9      	b.n	800fc8e <_printf_common+0x8e>
	...

0800fcdc <_printf_i>:
 800fcdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fce0:	7e0f      	ldrb	r7, [r1, #24]
 800fce2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fce4:	2f78      	cmp	r7, #120	; 0x78
 800fce6:	4691      	mov	r9, r2
 800fce8:	4680      	mov	r8, r0
 800fcea:	460c      	mov	r4, r1
 800fcec:	469a      	mov	sl, r3
 800fcee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fcf2:	d807      	bhi.n	800fd04 <_printf_i+0x28>
 800fcf4:	2f62      	cmp	r7, #98	; 0x62
 800fcf6:	d80a      	bhi.n	800fd0e <_printf_i+0x32>
 800fcf8:	2f00      	cmp	r7, #0
 800fcfa:	f000 80d8 	beq.w	800feae <_printf_i+0x1d2>
 800fcfe:	2f58      	cmp	r7, #88	; 0x58
 800fd00:	f000 80a3 	beq.w	800fe4a <_printf_i+0x16e>
 800fd04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fd0c:	e03a      	b.n	800fd84 <_printf_i+0xa8>
 800fd0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fd12:	2b15      	cmp	r3, #21
 800fd14:	d8f6      	bhi.n	800fd04 <_printf_i+0x28>
 800fd16:	a101      	add	r1, pc, #4	; (adr r1, 800fd1c <_printf_i+0x40>)
 800fd18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fd1c:	0800fd75 	.word	0x0800fd75
 800fd20:	0800fd89 	.word	0x0800fd89
 800fd24:	0800fd05 	.word	0x0800fd05
 800fd28:	0800fd05 	.word	0x0800fd05
 800fd2c:	0800fd05 	.word	0x0800fd05
 800fd30:	0800fd05 	.word	0x0800fd05
 800fd34:	0800fd89 	.word	0x0800fd89
 800fd38:	0800fd05 	.word	0x0800fd05
 800fd3c:	0800fd05 	.word	0x0800fd05
 800fd40:	0800fd05 	.word	0x0800fd05
 800fd44:	0800fd05 	.word	0x0800fd05
 800fd48:	0800fe95 	.word	0x0800fe95
 800fd4c:	0800fdb9 	.word	0x0800fdb9
 800fd50:	0800fe77 	.word	0x0800fe77
 800fd54:	0800fd05 	.word	0x0800fd05
 800fd58:	0800fd05 	.word	0x0800fd05
 800fd5c:	0800feb7 	.word	0x0800feb7
 800fd60:	0800fd05 	.word	0x0800fd05
 800fd64:	0800fdb9 	.word	0x0800fdb9
 800fd68:	0800fd05 	.word	0x0800fd05
 800fd6c:	0800fd05 	.word	0x0800fd05
 800fd70:	0800fe7f 	.word	0x0800fe7f
 800fd74:	682b      	ldr	r3, [r5, #0]
 800fd76:	1d1a      	adds	r2, r3, #4
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	602a      	str	r2, [r5, #0]
 800fd7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fd84:	2301      	movs	r3, #1
 800fd86:	e0a3      	b.n	800fed0 <_printf_i+0x1f4>
 800fd88:	6820      	ldr	r0, [r4, #0]
 800fd8a:	6829      	ldr	r1, [r5, #0]
 800fd8c:	0606      	lsls	r6, r0, #24
 800fd8e:	f101 0304 	add.w	r3, r1, #4
 800fd92:	d50a      	bpl.n	800fdaa <_printf_i+0xce>
 800fd94:	680e      	ldr	r6, [r1, #0]
 800fd96:	602b      	str	r3, [r5, #0]
 800fd98:	2e00      	cmp	r6, #0
 800fd9a:	da03      	bge.n	800fda4 <_printf_i+0xc8>
 800fd9c:	232d      	movs	r3, #45	; 0x2d
 800fd9e:	4276      	negs	r6, r6
 800fda0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fda4:	485e      	ldr	r0, [pc, #376]	; (800ff20 <_printf_i+0x244>)
 800fda6:	230a      	movs	r3, #10
 800fda8:	e019      	b.n	800fdde <_printf_i+0x102>
 800fdaa:	680e      	ldr	r6, [r1, #0]
 800fdac:	602b      	str	r3, [r5, #0]
 800fdae:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fdb2:	bf18      	it	ne
 800fdb4:	b236      	sxthne	r6, r6
 800fdb6:	e7ef      	b.n	800fd98 <_printf_i+0xbc>
 800fdb8:	682b      	ldr	r3, [r5, #0]
 800fdba:	6820      	ldr	r0, [r4, #0]
 800fdbc:	1d19      	adds	r1, r3, #4
 800fdbe:	6029      	str	r1, [r5, #0]
 800fdc0:	0601      	lsls	r1, r0, #24
 800fdc2:	d501      	bpl.n	800fdc8 <_printf_i+0xec>
 800fdc4:	681e      	ldr	r6, [r3, #0]
 800fdc6:	e002      	b.n	800fdce <_printf_i+0xf2>
 800fdc8:	0646      	lsls	r6, r0, #25
 800fdca:	d5fb      	bpl.n	800fdc4 <_printf_i+0xe8>
 800fdcc:	881e      	ldrh	r6, [r3, #0]
 800fdce:	4854      	ldr	r0, [pc, #336]	; (800ff20 <_printf_i+0x244>)
 800fdd0:	2f6f      	cmp	r7, #111	; 0x6f
 800fdd2:	bf0c      	ite	eq
 800fdd4:	2308      	moveq	r3, #8
 800fdd6:	230a      	movne	r3, #10
 800fdd8:	2100      	movs	r1, #0
 800fdda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fdde:	6865      	ldr	r5, [r4, #4]
 800fde0:	60a5      	str	r5, [r4, #8]
 800fde2:	2d00      	cmp	r5, #0
 800fde4:	bfa2      	ittt	ge
 800fde6:	6821      	ldrge	r1, [r4, #0]
 800fde8:	f021 0104 	bicge.w	r1, r1, #4
 800fdec:	6021      	strge	r1, [r4, #0]
 800fdee:	b90e      	cbnz	r6, 800fdf4 <_printf_i+0x118>
 800fdf0:	2d00      	cmp	r5, #0
 800fdf2:	d04d      	beq.n	800fe90 <_printf_i+0x1b4>
 800fdf4:	4615      	mov	r5, r2
 800fdf6:	fbb6 f1f3 	udiv	r1, r6, r3
 800fdfa:	fb03 6711 	mls	r7, r3, r1, r6
 800fdfe:	5dc7      	ldrb	r7, [r0, r7]
 800fe00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fe04:	4637      	mov	r7, r6
 800fe06:	42bb      	cmp	r3, r7
 800fe08:	460e      	mov	r6, r1
 800fe0a:	d9f4      	bls.n	800fdf6 <_printf_i+0x11a>
 800fe0c:	2b08      	cmp	r3, #8
 800fe0e:	d10b      	bne.n	800fe28 <_printf_i+0x14c>
 800fe10:	6823      	ldr	r3, [r4, #0]
 800fe12:	07de      	lsls	r6, r3, #31
 800fe14:	d508      	bpl.n	800fe28 <_printf_i+0x14c>
 800fe16:	6923      	ldr	r3, [r4, #16]
 800fe18:	6861      	ldr	r1, [r4, #4]
 800fe1a:	4299      	cmp	r1, r3
 800fe1c:	bfde      	ittt	le
 800fe1e:	2330      	movle	r3, #48	; 0x30
 800fe20:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fe24:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800fe28:	1b52      	subs	r2, r2, r5
 800fe2a:	6122      	str	r2, [r4, #16]
 800fe2c:	f8cd a000 	str.w	sl, [sp]
 800fe30:	464b      	mov	r3, r9
 800fe32:	aa03      	add	r2, sp, #12
 800fe34:	4621      	mov	r1, r4
 800fe36:	4640      	mov	r0, r8
 800fe38:	f7ff fee2 	bl	800fc00 <_printf_common>
 800fe3c:	3001      	adds	r0, #1
 800fe3e:	d14c      	bne.n	800feda <_printf_i+0x1fe>
 800fe40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fe44:	b004      	add	sp, #16
 800fe46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe4a:	4835      	ldr	r0, [pc, #212]	; (800ff20 <_printf_i+0x244>)
 800fe4c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800fe50:	6829      	ldr	r1, [r5, #0]
 800fe52:	6823      	ldr	r3, [r4, #0]
 800fe54:	f851 6b04 	ldr.w	r6, [r1], #4
 800fe58:	6029      	str	r1, [r5, #0]
 800fe5a:	061d      	lsls	r5, r3, #24
 800fe5c:	d514      	bpl.n	800fe88 <_printf_i+0x1ac>
 800fe5e:	07df      	lsls	r7, r3, #31
 800fe60:	bf44      	itt	mi
 800fe62:	f043 0320 	orrmi.w	r3, r3, #32
 800fe66:	6023      	strmi	r3, [r4, #0]
 800fe68:	b91e      	cbnz	r6, 800fe72 <_printf_i+0x196>
 800fe6a:	6823      	ldr	r3, [r4, #0]
 800fe6c:	f023 0320 	bic.w	r3, r3, #32
 800fe70:	6023      	str	r3, [r4, #0]
 800fe72:	2310      	movs	r3, #16
 800fe74:	e7b0      	b.n	800fdd8 <_printf_i+0xfc>
 800fe76:	6823      	ldr	r3, [r4, #0]
 800fe78:	f043 0320 	orr.w	r3, r3, #32
 800fe7c:	6023      	str	r3, [r4, #0]
 800fe7e:	2378      	movs	r3, #120	; 0x78
 800fe80:	4828      	ldr	r0, [pc, #160]	; (800ff24 <_printf_i+0x248>)
 800fe82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fe86:	e7e3      	b.n	800fe50 <_printf_i+0x174>
 800fe88:	0659      	lsls	r1, r3, #25
 800fe8a:	bf48      	it	mi
 800fe8c:	b2b6      	uxthmi	r6, r6
 800fe8e:	e7e6      	b.n	800fe5e <_printf_i+0x182>
 800fe90:	4615      	mov	r5, r2
 800fe92:	e7bb      	b.n	800fe0c <_printf_i+0x130>
 800fe94:	682b      	ldr	r3, [r5, #0]
 800fe96:	6826      	ldr	r6, [r4, #0]
 800fe98:	6961      	ldr	r1, [r4, #20]
 800fe9a:	1d18      	adds	r0, r3, #4
 800fe9c:	6028      	str	r0, [r5, #0]
 800fe9e:	0635      	lsls	r5, r6, #24
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	d501      	bpl.n	800fea8 <_printf_i+0x1cc>
 800fea4:	6019      	str	r1, [r3, #0]
 800fea6:	e002      	b.n	800feae <_printf_i+0x1d2>
 800fea8:	0670      	lsls	r0, r6, #25
 800feaa:	d5fb      	bpl.n	800fea4 <_printf_i+0x1c8>
 800feac:	8019      	strh	r1, [r3, #0]
 800feae:	2300      	movs	r3, #0
 800feb0:	6123      	str	r3, [r4, #16]
 800feb2:	4615      	mov	r5, r2
 800feb4:	e7ba      	b.n	800fe2c <_printf_i+0x150>
 800feb6:	682b      	ldr	r3, [r5, #0]
 800feb8:	1d1a      	adds	r2, r3, #4
 800feba:	602a      	str	r2, [r5, #0]
 800febc:	681d      	ldr	r5, [r3, #0]
 800febe:	6862      	ldr	r2, [r4, #4]
 800fec0:	2100      	movs	r1, #0
 800fec2:	4628      	mov	r0, r5
 800fec4:	f7f0 f9f4 	bl	80002b0 <memchr>
 800fec8:	b108      	cbz	r0, 800fece <_printf_i+0x1f2>
 800feca:	1b40      	subs	r0, r0, r5
 800fecc:	6060      	str	r0, [r4, #4]
 800fece:	6863      	ldr	r3, [r4, #4]
 800fed0:	6123      	str	r3, [r4, #16]
 800fed2:	2300      	movs	r3, #0
 800fed4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fed8:	e7a8      	b.n	800fe2c <_printf_i+0x150>
 800feda:	6923      	ldr	r3, [r4, #16]
 800fedc:	462a      	mov	r2, r5
 800fede:	4649      	mov	r1, r9
 800fee0:	4640      	mov	r0, r8
 800fee2:	47d0      	blx	sl
 800fee4:	3001      	adds	r0, #1
 800fee6:	d0ab      	beq.n	800fe40 <_printf_i+0x164>
 800fee8:	6823      	ldr	r3, [r4, #0]
 800feea:	079b      	lsls	r3, r3, #30
 800feec:	d413      	bmi.n	800ff16 <_printf_i+0x23a>
 800feee:	68e0      	ldr	r0, [r4, #12]
 800fef0:	9b03      	ldr	r3, [sp, #12]
 800fef2:	4298      	cmp	r0, r3
 800fef4:	bfb8      	it	lt
 800fef6:	4618      	movlt	r0, r3
 800fef8:	e7a4      	b.n	800fe44 <_printf_i+0x168>
 800fefa:	2301      	movs	r3, #1
 800fefc:	4632      	mov	r2, r6
 800fefe:	4649      	mov	r1, r9
 800ff00:	4640      	mov	r0, r8
 800ff02:	47d0      	blx	sl
 800ff04:	3001      	adds	r0, #1
 800ff06:	d09b      	beq.n	800fe40 <_printf_i+0x164>
 800ff08:	3501      	adds	r5, #1
 800ff0a:	68e3      	ldr	r3, [r4, #12]
 800ff0c:	9903      	ldr	r1, [sp, #12]
 800ff0e:	1a5b      	subs	r3, r3, r1
 800ff10:	42ab      	cmp	r3, r5
 800ff12:	dcf2      	bgt.n	800fefa <_printf_i+0x21e>
 800ff14:	e7eb      	b.n	800feee <_printf_i+0x212>
 800ff16:	2500      	movs	r5, #0
 800ff18:	f104 0619 	add.w	r6, r4, #25
 800ff1c:	e7f5      	b.n	800ff0a <_printf_i+0x22e>
 800ff1e:	bf00      	nop
 800ff20:	080113f3 	.word	0x080113f3
 800ff24:	08011404 	.word	0x08011404

0800ff28 <memmove>:
 800ff28:	4288      	cmp	r0, r1
 800ff2a:	b510      	push	{r4, lr}
 800ff2c:	eb01 0402 	add.w	r4, r1, r2
 800ff30:	d902      	bls.n	800ff38 <memmove+0x10>
 800ff32:	4284      	cmp	r4, r0
 800ff34:	4623      	mov	r3, r4
 800ff36:	d807      	bhi.n	800ff48 <memmove+0x20>
 800ff38:	1e43      	subs	r3, r0, #1
 800ff3a:	42a1      	cmp	r1, r4
 800ff3c:	d008      	beq.n	800ff50 <memmove+0x28>
 800ff3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff42:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff46:	e7f8      	b.n	800ff3a <memmove+0x12>
 800ff48:	4402      	add	r2, r0
 800ff4a:	4601      	mov	r1, r0
 800ff4c:	428a      	cmp	r2, r1
 800ff4e:	d100      	bne.n	800ff52 <memmove+0x2a>
 800ff50:	bd10      	pop	{r4, pc}
 800ff52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ff56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ff5a:	e7f7      	b.n	800ff4c <memmove+0x24>

0800ff5c <_realloc_r>:
 800ff5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff60:	4680      	mov	r8, r0
 800ff62:	4614      	mov	r4, r2
 800ff64:	460e      	mov	r6, r1
 800ff66:	b921      	cbnz	r1, 800ff72 <_realloc_r+0x16>
 800ff68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff6c:	4611      	mov	r1, r2
 800ff6e:	f7ff ba87 	b.w	800f480 <_malloc_r>
 800ff72:	b92a      	cbnz	r2, 800ff80 <_realloc_r+0x24>
 800ff74:	f7ff fc9c 	bl	800f8b0 <_free_r>
 800ff78:	4625      	mov	r5, r4
 800ff7a:	4628      	mov	r0, r5
 800ff7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff80:	f000 f81b 	bl	800ffba <_malloc_usable_size_r>
 800ff84:	4284      	cmp	r4, r0
 800ff86:	4607      	mov	r7, r0
 800ff88:	d802      	bhi.n	800ff90 <_realloc_r+0x34>
 800ff8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ff8e:	d812      	bhi.n	800ffb6 <_realloc_r+0x5a>
 800ff90:	4621      	mov	r1, r4
 800ff92:	4640      	mov	r0, r8
 800ff94:	f7ff fa74 	bl	800f480 <_malloc_r>
 800ff98:	4605      	mov	r5, r0
 800ff9a:	2800      	cmp	r0, #0
 800ff9c:	d0ed      	beq.n	800ff7a <_realloc_r+0x1e>
 800ff9e:	42bc      	cmp	r4, r7
 800ffa0:	4622      	mov	r2, r4
 800ffa2:	4631      	mov	r1, r6
 800ffa4:	bf28      	it	cs
 800ffa6:	463a      	movcs	r2, r7
 800ffa8:	f7ff fa34 	bl	800f414 <memcpy>
 800ffac:	4631      	mov	r1, r6
 800ffae:	4640      	mov	r0, r8
 800ffb0:	f7ff fc7e 	bl	800f8b0 <_free_r>
 800ffb4:	e7e1      	b.n	800ff7a <_realloc_r+0x1e>
 800ffb6:	4635      	mov	r5, r6
 800ffb8:	e7df      	b.n	800ff7a <_realloc_r+0x1e>

0800ffba <_malloc_usable_size_r>:
 800ffba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ffbe:	1f18      	subs	r0, r3, #4
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	bfbc      	itt	lt
 800ffc4:	580b      	ldrlt	r3, [r1, r0]
 800ffc6:	18c0      	addlt	r0, r0, r3
 800ffc8:	4770      	bx	lr

0800ffca <atan2f>:
 800ffca:	f000 b81f 	b.w	801000c <__ieee754_atan2f>
	...

0800ffd0 <sqrtf>:
 800ffd0:	b508      	push	{r3, lr}
 800ffd2:	ed2d 8b02 	vpush	{d8}
 800ffd6:	eeb0 8a40 	vmov.f32	s16, s0
 800ffda:	f000 f8b7 	bl	801014c <__ieee754_sqrtf>
 800ffde:	eeb4 8a48 	vcmp.f32	s16, s16
 800ffe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffe6:	d60c      	bvs.n	8010002 <sqrtf+0x32>
 800ffe8:	eddf 8a07 	vldr	s17, [pc, #28]	; 8010008 <sqrtf+0x38>
 800ffec:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800fff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fff4:	d505      	bpl.n	8010002 <sqrtf+0x32>
 800fff6:	f7ff f9c7 	bl	800f388 <__errno>
 800fffa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800fffe:	2321      	movs	r3, #33	; 0x21
 8010000:	6003      	str	r3, [r0, #0]
 8010002:	ecbd 8b02 	vpop	{d8}
 8010006:	bd08      	pop	{r3, pc}
 8010008:	00000000 	.word	0x00000000

0801000c <__ieee754_atan2f>:
 801000c:	ee10 2a90 	vmov	r2, s1
 8010010:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8010014:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8010018:	b510      	push	{r4, lr}
 801001a:	eef0 7a40 	vmov.f32	s15, s0
 801001e:	dc06      	bgt.n	801002e <__ieee754_atan2f+0x22>
 8010020:	ee10 0a10 	vmov	r0, s0
 8010024:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8010028:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801002c:	dd04      	ble.n	8010038 <__ieee754_atan2f+0x2c>
 801002e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8010032:	eeb0 0a67 	vmov.f32	s0, s15
 8010036:	bd10      	pop	{r4, pc}
 8010038:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 801003c:	d103      	bne.n	8010046 <__ieee754_atan2f+0x3a>
 801003e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010042:	f000 b887 	b.w	8010154 <atanf>
 8010046:	1794      	asrs	r4, r2, #30
 8010048:	f004 0402 	and.w	r4, r4, #2
 801004c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8010050:	b943      	cbnz	r3, 8010064 <__ieee754_atan2f+0x58>
 8010052:	2c02      	cmp	r4, #2
 8010054:	d05e      	beq.n	8010114 <__ieee754_atan2f+0x108>
 8010056:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8010128 <__ieee754_atan2f+0x11c>
 801005a:	2c03      	cmp	r4, #3
 801005c:	bf08      	it	eq
 801005e:	eef0 7a47 	vmoveq.f32	s15, s14
 8010062:	e7e6      	b.n	8010032 <__ieee754_atan2f+0x26>
 8010064:	b941      	cbnz	r1, 8010078 <__ieee754_atan2f+0x6c>
 8010066:	eddf 7a31 	vldr	s15, [pc, #196]	; 801012c <__ieee754_atan2f+0x120>
 801006a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8010130 <__ieee754_atan2f+0x124>
 801006e:	2800      	cmp	r0, #0
 8010070:	bfb8      	it	lt
 8010072:	eef0 7a40 	vmovlt.f32	s15, s0
 8010076:	e7dc      	b.n	8010032 <__ieee754_atan2f+0x26>
 8010078:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801007c:	d110      	bne.n	80100a0 <__ieee754_atan2f+0x94>
 801007e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010082:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8010086:	d107      	bne.n	8010098 <__ieee754_atan2f+0x8c>
 8010088:	2c02      	cmp	r4, #2
 801008a:	d846      	bhi.n	801011a <__ieee754_atan2f+0x10e>
 801008c:	4b29      	ldr	r3, [pc, #164]	; (8010134 <__ieee754_atan2f+0x128>)
 801008e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010092:	edd4 7a00 	vldr	s15, [r4]
 8010096:	e7cc      	b.n	8010032 <__ieee754_atan2f+0x26>
 8010098:	2c02      	cmp	r4, #2
 801009a:	d841      	bhi.n	8010120 <__ieee754_atan2f+0x114>
 801009c:	4b26      	ldr	r3, [pc, #152]	; (8010138 <__ieee754_atan2f+0x12c>)
 801009e:	e7f6      	b.n	801008e <__ieee754_atan2f+0x82>
 80100a0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80100a4:	d0df      	beq.n	8010066 <__ieee754_atan2f+0x5a>
 80100a6:	1a5b      	subs	r3, r3, r1
 80100a8:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 80100ac:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80100b0:	da1a      	bge.n	80100e8 <__ieee754_atan2f+0xdc>
 80100b2:	2a00      	cmp	r2, #0
 80100b4:	da01      	bge.n	80100ba <__ieee754_atan2f+0xae>
 80100b6:	313c      	adds	r1, #60	; 0x3c
 80100b8:	db19      	blt.n	80100ee <__ieee754_atan2f+0xe2>
 80100ba:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80100be:	f000 f91d 	bl	80102fc <fabsf>
 80100c2:	f000 f847 	bl	8010154 <atanf>
 80100c6:	eef0 7a40 	vmov.f32	s15, s0
 80100ca:	2c01      	cmp	r4, #1
 80100cc:	d012      	beq.n	80100f4 <__ieee754_atan2f+0xe8>
 80100ce:	2c02      	cmp	r4, #2
 80100d0:	d017      	beq.n	8010102 <__ieee754_atan2f+0xf6>
 80100d2:	2c00      	cmp	r4, #0
 80100d4:	d0ad      	beq.n	8010032 <__ieee754_atan2f+0x26>
 80100d6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 801013c <__ieee754_atan2f+0x130>
 80100da:	ee77 7a80 	vadd.f32	s15, s15, s0
 80100de:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8010140 <__ieee754_atan2f+0x134>
 80100e2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80100e6:	e7a4      	b.n	8010032 <__ieee754_atan2f+0x26>
 80100e8:	eddf 7a10 	vldr	s15, [pc, #64]	; 801012c <__ieee754_atan2f+0x120>
 80100ec:	e7ed      	b.n	80100ca <__ieee754_atan2f+0xbe>
 80100ee:	eddf 7a15 	vldr	s15, [pc, #84]	; 8010144 <__ieee754_atan2f+0x138>
 80100f2:	e7ea      	b.n	80100ca <__ieee754_atan2f+0xbe>
 80100f4:	ee17 3a90 	vmov	r3, s15
 80100f8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80100fc:	ee07 3a90 	vmov	s15, r3
 8010100:	e797      	b.n	8010032 <__ieee754_atan2f+0x26>
 8010102:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 801013c <__ieee754_atan2f+0x130>
 8010106:	ee77 7a80 	vadd.f32	s15, s15, s0
 801010a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8010140 <__ieee754_atan2f+0x134>
 801010e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8010112:	e78e      	b.n	8010032 <__ieee754_atan2f+0x26>
 8010114:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8010140 <__ieee754_atan2f+0x134>
 8010118:	e78b      	b.n	8010032 <__ieee754_atan2f+0x26>
 801011a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8010148 <__ieee754_atan2f+0x13c>
 801011e:	e788      	b.n	8010032 <__ieee754_atan2f+0x26>
 8010120:	eddf 7a08 	vldr	s15, [pc, #32]	; 8010144 <__ieee754_atan2f+0x138>
 8010124:	e785      	b.n	8010032 <__ieee754_atan2f+0x26>
 8010126:	bf00      	nop
 8010128:	c0490fdb 	.word	0xc0490fdb
 801012c:	3fc90fdb 	.word	0x3fc90fdb
 8010130:	bfc90fdb 	.word	0xbfc90fdb
 8010134:	08011418 	.word	0x08011418
 8010138:	08011424 	.word	0x08011424
 801013c:	33bbbd2e 	.word	0x33bbbd2e
 8010140:	40490fdb 	.word	0x40490fdb
 8010144:	00000000 	.word	0x00000000
 8010148:	3f490fdb 	.word	0x3f490fdb

0801014c <__ieee754_sqrtf>:
 801014c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010150:	4770      	bx	lr
	...

08010154 <atanf>:
 8010154:	b538      	push	{r3, r4, r5, lr}
 8010156:	ee10 5a10 	vmov	r5, s0
 801015a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 801015e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8010162:	eef0 7a40 	vmov.f32	s15, s0
 8010166:	db10      	blt.n	801018a <atanf+0x36>
 8010168:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801016c:	dd04      	ble.n	8010178 <atanf+0x24>
 801016e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8010172:	eeb0 0a67 	vmov.f32	s0, s15
 8010176:	bd38      	pop	{r3, r4, r5, pc}
 8010178:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80102b0 <atanf+0x15c>
 801017c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 80102b4 <atanf+0x160>
 8010180:	2d00      	cmp	r5, #0
 8010182:	bfd8      	it	le
 8010184:	eef0 7a40 	vmovle.f32	s15, s0
 8010188:	e7f3      	b.n	8010172 <atanf+0x1e>
 801018a:	4b4b      	ldr	r3, [pc, #300]	; (80102b8 <atanf+0x164>)
 801018c:	429c      	cmp	r4, r3
 801018e:	dc10      	bgt.n	80101b2 <atanf+0x5e>
 8010190:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8010194:	da0a      	bge.n	80101ac <atanf+0x58>
 8010196:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80102bc <atanf+0x168>
 801019a:	ee30 7a07 	vadd.f32	s14, s0, s14
 801019e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80101a2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80101a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101aa:	dce2      	bgt.n	8010172 <atanf+0x1e>
 80101ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80101b0:	e013      	b.n	80101da <atanf+0x86>
 80101b2:	f000 f8a3 	bl	80102fc <fabsf>
 80101b6:	4b42      	ldr	r3, [pc, #264]	; (80102c0 <atanf+0x16c>)
 80101b8:	429c      	cmp	r4, r3
 80101ba:	dc4f      	bgt.n	801025c <atanf+0x108>
 80101bc:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80101c0:	429c      	cmp	r4, r3
 80101c2:	dc41      	bgt.n	8010248 <atanf+0xf4>
 80101c4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80101c8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80101cc:	eea0 7a27 	vfma.f32	s14, s0, s15
 80101d0:	2300      	movs	r3, #0
 80101d2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80101d6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80101da:	1c5a      	adds	r2, r3, #1
 80101dc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80101e0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80102c4 <atanf+0x170>
 80101e4:	eddf 5a38 	vldr	s11, [pc, #224]	; 80102c8 <atanf+0x174>
 80101e8:	ed9f 5a38 	vldr	s10, [pc, #224]	; 80102cc <atanf+0x178>
 80101ec:	ee66 6a06 	vmul.f32	s13, s12, s12
 80101f0:	eee6 5a87 	vfma.f32	s11, s13, s14
 80101f4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80102d0 <atanf+0x17c>
 80101f8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80101fc:	eddf 5a35 	vldr	s11, [pc, #212]	; 80102d4 <atanf+0x180>
 8010200:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010204:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80102d8 <atanf+0x184>
 8010208:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801020c:	eddf 5a33 	vldr	s11, [pc, #204]	; 80102dc <atanf+0x188>
 8010210:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010214:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80102e0 <atanf+0x18c>
 8010218:	eea6 5a87 	vfma.f32	s10, s13, s14
 801021c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80102e4 <atanf+0x190>
 8010220:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010224:	ed9f 5a30 	vldr	s10, [pc, #192]	; 80102e8 <atanf+0x194>
 8010228:	eea7 5a26 	vfma.f32	s10, s14, s13
 801022c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80102ec <atanf+0x198>
 8010230:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010234:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010238:	eea5 7a86 	vfma.f32	s14, s11, s12
 801023c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010240:	d121      	bne.n	8010286 <atanf+0x132>
 8010242:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010246:	e794      	b.n	8010172 <atanf+0x1e>
 8010248:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801024c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010250:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010254:	2301      	movs	r3, #1
 8010256:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801025a:	e7be      	b.n	80101da <atanf+0x86>
 801025c:	4b24      	ldr	r3, [pc, #144]	; (80102f0 <atanf+0x19c>)
 801025e:	429c      	cmp	r4, r3
 8010260:	dc0b      	bgt.n	801027a <atanf+0x126>
 8010262:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8010266:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801026a:	eea0 7a27 	vfma.f32	s14, s0, s15
 801026e:	2302      	movs	r3, #2
 8010270:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010274:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010278:	e7af      	b.n	80101da <atanf+0x86>
 801027a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801027e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010282:	2303      	movs	r3, #3
 8010284:	e7a9      	b.n	80101da <atanf+0x86>
 8010286:	4a1b      	ldr	r2, [pc, #108]	; (80102f4 <atanf+0x1a0>)
 8010288:	491b      	ldr	r1, [pc, #108]	; (80102f8 <atanf+0x1a4>)
 801028a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801028e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010292:	ed93 0a00 	vldr	s0, [r3]
 8010296:	ee37 7a40 	vsub.f32	s14, s14, s0
 801029a:	ed92 0a00 	vldr	s0, [r2]
 801029e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80102a2:	2d00      	cmp	r5, #0
 80102a4:	ee70 7a67 	vsub.f32	s15, s0, s15
 80102a8:	bfb8      	it	lt
 80102aa:	eef1 7a67 	vneglt.f32	s15, s15
 80102ae:	e760      	b.n	8010172 <atanf+0x1e>
 80102b0:	3fc90fdb 	.word	0x3fc90fdb
 80102b4:	bfc90fdb 	.word	0xbfc90fdb
 80102b8:	3edfffff 	.word	0x3edfffff
 80102bc:	7149f2ca 	.word	0x7149f2ca
 80102c0:	3f97ffff 	.word	0x3f97ffff
 80102c4:	3c8569d7 	.word	0x3c8569d7
 80102c8:	3d4bda59 	.word	0x3d4bda59
 80102cc:	bd6ef16b 	.word	0xbd6ef16b
 80102d0:	3d886b35 	.word	0x3d886b35
 80102d4:	3dba2e6e 	.word	0x3dba2e6e
 80102d8:	3e124925 	.word	0x3e124925
 80102dc:	3eaaaaab 	.word	0x3eaaaaab
 80102e0:	bd15a221 	.word	0xbd15a221
 80102e4:	bd9d8795 	.word	0xbd9d8795
 80102e8:	bde38e38 	.word	0xbde38e38
 80102ec:	be4ccccd 	.word	0xbe4ccccd
 80102f0:	401bffff 	.word	0x401bffff
 80102f4:	08011430 	.word	0x08011430
 80102f8:	08011440 	.word	0x08011440

080102fc <fabsf>:
 80102fc:	ee10 3a10 	vmov	r3, s0
 8010300:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010304:	ee00 3a10 	vmov	s0, r3
 8010308:	4770      	bx	lr
	...

0801030c <_init>:
 801030c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801030e:	bf00      	nop
 8010310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010312:	bc08      	pop	{r3}
 8010314:	469e      	mov	lr, r3
 8010316:	4770      	bx	lr

08010318 <_fini>:
 8010318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801031a:	bf00      	nop
 801031c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801031e:	bc08      	pop	{r3}
 8010320:	469e      	mov	lr, r3
 8010322:	4770      	bx	lr
