m255
K4
z2
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/sim/Questa/DelayBufferFSM
vAsyncFIFO
Z0 2C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/AsyncFIFO/rtl/AsyncFIFO.v
Z1 !s110 1764655935
!i10b 1
!s100 bhl<@7mhCMZmIz`i@0F6_3
IYXkH6K>LMChF3VZFOhgCH0
Z2 dC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/sim/Questa/DSP
Z3 w1764655284
Z4 8C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/AsyncFIFO/rtl/AsyncFIFO.v
Z5 FC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/AsyncFIFO/rtl/AsyncFIFO.v
!i122 18
L0 11 64
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2024.2;79
r1
!s85 0
31
Z8 !s108 1764655935.000000
Z9 !s107 C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/AsyncFIFO/rtl/AsyncFIFO.v|
Z10 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/AsyncFIFO/rtl/AsyncFIFO.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
n@async@f@i@f@o
vAsyncFIFO_ipgen_lscc_fifo_dc
R0
R1
!i10b 1
!s100 JMXEn`9:WRmX_[mD;HK<N1
IbY67@X9^cQclh`]2G=<Q42
R2
R3
R4
R5
!i122 18
L0 130 132
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_fifo_dc
vAsyncFIFO_ipgen_lscc_fifo_dc_fwft_fabric
R0
R1
!i10b 1
!s100 g8bW31PMb:WCE58iQfzU:0
Ij66C]4gWT[Gf9b3YR1_B62
R2
R3
R4
R5
!i122 18
L0 317 105
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_fifo_dc_fwft_fabric
vAsyncFIFO_ipgen_lscc_fifo_dc_hw_core
R0
R1
!i10b 1
!s100 6@n=^5KR@Ja:kah7gXol`0
Id@1=TH;1aN<HLVHT73Fhm1
R2
R3
R4
R5
!i122 18
L0 3159 671
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_fifo_dc_hw_core
vAsyncFIFO_ipgen_lscc_fifo_dc_main
R0
R1
!i10b 1
!s100 ;6b@zCYc]jHe6lR4cSVEU0
IH;PbejUU8=g;TQlGlm<;21
R2
R3
R4
R5
!i122 18
L0 477 169
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_fifo_dc_main
vAsyncFIFO_ipgen_lscc_fifo_mem_core
R0
R1
!i10b 1
!s100 RhaRgAg:d4;anoUIW]Q6I1
IUlR7R]7l_0MZE]2n6e41b0
R2
R3
R4
R5
!i122 18
L0 8672 2846
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_fifo_mem_core
vAsyncFIFO_ipgen_lscc_fifo_mem_main
R0
R1
!i10b 1
!s100 ^:gai00S>=A1z9ogbDnK91
IQ=<`SD3C[Y`8DGW@[l[Lj1
R2
R3
R4
R5
!i122 18
L0 5352 3259
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_fifo_mem_main
vAsyncFIFO_ipgen_lscc_fifo_soft_mem
R0
R1
!i10b 1
!s100 `=hnM=B544>I78:`hGg]j3
IEIMlQ_V0]Oc<Sl02c73[C0
R2
R3
R4
R5
!i122 18
L0 4950 347
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_fifo_soft_mem
vAsyncFIFO_ipgen_lscc_hard_fifo_dc
R0
R1
!i10b 1
!s100 lT`e6KET@^CXX<Ei33@NM3
I@EN[U<PS;W4PDgfdnWlX?0
R2
R3
R4
R5
!i122 18
L0 702 2401
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_hard_fifo_dc
vAsyncFIFO_ipgen_lscc_reset_async
R0
R1
!i10b 1
!s100 nT<DCcE2<0KX<OiBPN9[k2
IPl]1=^OdYMiK1m1n;2>AA3
R2
R3
R4
R5
!i122 18
L0 4867 28
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_reset_async
vAsyncFIFO_ipgen_lscc_soft_fifo_dc
R0
R1
!i10b 1
!s100 >eP94kHG;X^_ChoWbSLKj2
IVoSOmmS@fY?h>l;b9<][e3
R2
R3
R4
R5
!i122 18
L0 3885 960
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@async@f@i@f@o_ipgen_lscc_soft_fifo_dc
vCDC_FIFO
2C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/CDC_FIFO.sv
Z13 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R1
!i10b 1
!s100 FR18ma0k2HMB7J9;9;G8Z1
I0@jl@2cd2[0YcnV`8;<DJ0
S1
R2
Z14 w1764634658
8C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/CDC_FIFO.sv
FC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/CDC_FIFO.sv
!i122 13
L0 35 62
R6
R7
r1
!s85 0
31
!s108 1764655934.000000
!s107 C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/CDC_FIFO.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/CDC_FIFO.sv|
!i113 0
Z15 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R12
n@c@d@c_@f@i@f@o
vDelayBufferFSM
2C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DelayBufferFSM.sv
R13
R1
!i10b 1
!s100 AD0X8@7k7dP`<H;Wg1^n02
Ij26]CbDkjblIGa0=1>dE[0
S1
R2
w1764650693
8C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DelayBufferFSM.sv
FC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DelayBufferFSM.sv
!i122 14
L0 46 161
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DelayBufferFSM.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DelayBufferFSM.sv|
!i113 0
R15
R12
n@delay@buffer@f@s@m
vDSP
2C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DSP.sv
R13
R1
!i10b 1
!s100 nV@oB>bM1^zE0lnFFmJcl1
ISUX0a1WX;3jl12L`AM[Rn3
S1
R2
w1764655508
8C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DSP.sv
FC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DSP.sv
!i122 15
L0 17 131
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DSP.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/DSP.sv|
!i113 0
R15
R12
n@d@s@p
vLFOgen
2C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/LFO/Src/LFOgen.sv
R13
!s110 1764655936
!i10b 1
!s100 Jj08F=b6Y;D1nj2e]KbZb2
Ik34hQO3;c[ES2T7l@1WJI1
S1
R2
w1764655913
8C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/LFO/Src/LFOgen.sv
FC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/LFO/Src/LFOgen.sv
!i122 19
L0 1 82
R6
R7
r1
!s85 0
31
!s108 1764655936.000000
!s107 C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/LFO/Src/LFOgen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/LFO/Src/LFOgen.sv|
!i113 0
R15
R12
n@l@f@ogen
vMixer
2C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/Mixer.sv
R13
R1
!i10b 1
!s100 R6<ALYb_QPk<2:4zNO2li1
IAiSI<V5JLQ=V`CDJ;1:o_2
S1
R2
w1764654369
8C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/Mixer.sv
FC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/Mixer.sv
!i122 16
L0 1 26
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/Mixer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/Mixer.sv|
!i113 0
R15
R12
n@mixer
vsynchronizer
2C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/synchronizer.sv
R13
R1
!i10b 1
!s100 0j[`cjeXdQHXmIKf5jhaa3
I[<2EHo;Z=8oo88=i8KmXg3
S1
R2
R14
8C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/synchronizer.sv
FC:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/synchronizer.sv
!i122 17
L0 4 18
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/synchronizer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/lucas/Documents/GitHub/E155-uP-labs/E155Project/FPGA/DSP/src/synchronizer.sv|
!i113 0
R15
R12
