# async-fifo-systemverilog
Asynchronous FIFO design in SystemVerilog with dual clock domains, Gray-coded pointers, and full/empty handling. Includes a structured testbench with agents, BFMs, monitors, and generators for functional verification on VCS/EDA Playground.
