DECL|CY_PDM_PCM_ATTN_10_5_DB|enumerator|CY_PDM_PCM_ATTN_10_5_DB = 1U, /**< -10.5 dB (attenuation). */
DECL|CY_PDM_PCM_ATTN_12_DB|enumerator|CY_PDM_PCM_ATTN_12_DB = 0U, /**< -12 dB (attenuation). */
DECL|CY_PDM_PCM_ATTN_1_5_DB|enumerator|CY_PDM_PCM_ATTN_1_5_DB = 7U, /**< -1.5 dB (attenuation). */
DECL|CY_PDM_PCM_ATTN_3_DB|enumerator|CY_PDM_PCM_ATTN_3_DB = 6U, /**< -3 dB (attenuation). */
DECL|CY_PDM_PCM_ATTN_4_5_DB|enumerator|CY_PDM_PCM_ATTN_4_5_DB = 5U, /**< -4.5 dB (attenuation). */
DECL|CY_PDM_PCM_ATTN_6_DB|enumerator|CY_PDM_PCM_ATTN_6_DB = 4U, /**< -6 dB (attenuation). */
DECL|CY_PDM_PCM_ATTN_7_5_DB|enumerator|CY_PDM_PCM_ATTN_7_5_DB = 3U, /**< -7.5 dB (attenuation). */
DECL|CY_PDM_PCM_ATTN_9_DB|enumerator|CY_PDM_PCM_ATTN_9_DB = 2U, /**< -9 dB (attenuation). */
DECL|CY_PDM_PCM_BAD_PARAM|enumerator|CY_PDM_PCM_BAD_PARAM = CY_PDM_PCM_ID | CY_PDL_STATUS_ERROR | 0x01UL /**< Bad parameter status code */
DECL|CY_PDM_PCM_BYPASS|enumerator|CY_PDM_PCM_BYPASS = 8U, /**< 0 dB (bypass). */
DECL|CY_PDM_PCM_CHAN_LEFT|enumerator|CY_PDM_PCM_CHAN_LEFT = 0U, /**< Channel left. */
DECL|CY_PDM_PCM_CHAN_RIGHT|enumerator|CY_PDM_PCM_CHAN_RIGHT = 1U /**< Channel right. */
DECL|CY_PDM_PCM_CLK_DIV_1_2|enumerator|CY_PDM_PCM_CLK_DIV_1_2 = 1U, /**< Clock 1/2 (no 50% duty cycle). */
DECL|CY_PDM_PCM_CLK_DIV_1_3|enumerator|CY_PDM_PCM_CLK_DIV_1_3 = 2U, /**< Clock 1/3 (no 50% duty cycle). */
DECL|CY_PDM_PCM_CLK_DIV_1_4|enumerator|CY_PDM_PCM_CLK_DIV_1_4 = 3U /**< Clock 1/4 (no 50% duty cycle). */
DECL|CY_PDM_PCM_CLK_DIV_BYPASS|enumerator|CY_PDM_PCM_CLK_DIV_BYPASS = 0U, /**< Clock 1/1. */
DECL|CY_PDM_PCM_CLOCK_CTL_CKO_CLOCK_DIV_DEFAULT|macro|CY_PDM_PCM_CLOCK_CTL_CKO_CLOCK_DIV_DEFAULT
DECL|CY_PDM_PCM_CLOCK_CTL_DEFAULT|macro|CY_PDM_PCM_CLOCK_CTL_DEFAULT
DECL|CY_PDM_PCM_CLOCK_CTL_MCLKQ_CLOCK_DIV_DEFAULT|macro|CY_PDM_PCM_CLOCK_CTL_MCLKQ_CLOCK_DIV_DEFAULT
DECL|CY_PDM_PCM_CLOCK_CTL_SINC_RATE_DEFAULT|macro|CY_PDM_PCM_CLOCK_CTL_SINC_RATE_DEFAULT
DECL|CY_PDM_PCM_CTL_DEFAULT|macro|CY_PDM_PCM_CTL_DEFAULT
DECL|CY_PDM_PCM_CTL_PGA_L_DEFAULT|macro|CY_PDM_PCM_CTL_PGA_L_DEFAULT
DECL|CY_PDM_PCM_CTL_PGA_R_DEFAULT|macro|CY_PDM_PCM_CTL_PGA_R_DEFAULT
DECL|CY_PDM_PCM_CTL_STEP_SEL_DEFAULT|macro|CY_PDM_PCM_CTL_STEP_SEL_DEFAULT
DECL|CY_PDM_PCM_DRV_VERSION_MAJOR|macro|CY_PDM_PCM_DRV_VERSION_MAJOR
DECL|CY_PDM_PCM_DRV_VERSION_MINOR|macro|CY_PDM_PCM_DRV_VERSION_MINOR
DECL|CY_PDM_PCM_GAIN_10_5_DB|enumerator|CY_PDM_PCM_GAIN_10_5_DB = 15U /**< +10.5 dB (amplification). */
DECL|CY_PDM_PCM_GAIN_1_5_DB|enumerator|CY_PDM_PCM_GAIN_1_5_DB = 9U, /**< +1.5 dB (amplification). */
DECL|CY_PDM_PCM_GAIN_3_DB|enumerator|CY_PDM_PCM_GAIN_3_DB = 10U, /**< +3 dB (amplification). */
DECL|CY_PDM_PCM_GAIN_4_5_DB|enumerator|CY_PDM_PCM_GAIN_4_5_DB = 11U, /**< +4.5 dB (amplification). */
DECL|CY_PDM_PCM_GAIN_6_DB|enumerator|CY_PDM_PCM_GAIN_6_DB = 12U, /**< +6 dB (amplification). */
DECL|CY_PDM_PCM_GAIN_7_5_DB|enumerator|CY_PDM_PCM_GAIN_7_5_DB = 13U, /**< +7.5 dB (amplification). */
DECL|CY_PDM_PCM_GAIN_9_DB|enumerator|CY_PDM_PCM_GAIN_9_DB = 14U, /**< +9 dB (amplification). */
DECL|CY_PDM_PCM_H__|macro|CY_PDM_PCM_H__
DECL|CY_PDM_PCM_ID|macro|CY_PDM_PCM_ID
DECL|CY_PDM_PCM_INTR_MASK|macro|CY_PDM_PCM_INTR_MASK
DECL|CY_PDM_PCM_INTR_RX_NOT_EMPTY|macro|CY_PDM_PCM_INTR_RX_NOT_EMPTY
DECL|CY_PDM_PCM_INTR_RX_OVERFLOW|macro|CY_PDM_PCM_INTR_RX_OVERFLOW
DECL|CY_PDM_PCM_INTR_RX_TRIGGER|macro|CY_PDM_PCM_INTR_RX_TRIGGER
DECL|CY_PDM_PCM_INTR_RX_UNDERFLOW|macro|CY_PDM_PCM_INTR_RX_UNDERFLOW
DECL|CY_PDM_PCM_IS_CHAN_VALID|macro|CY_PDM_PCM_IS_CHAN_VALID
DECL|CY_PDM_PCM_IS_CH_SET_VALID|macro|CY_PDM_PCM_IS_CH_SET_VALID
DECL|CY_PDM_PCM_IS_CKO_CLOCK_DIV_VALID|macro|CY_PDM_PCM_IS_CKO_CLOCK_DIV_VALID
DECL|CY_PDM_PCM_IS_CKO_DELAY_VALID|macro|CY_PDM_PCM_IS_CKO_DELAY_VALID
DECL|CY_PDM_PCM_IS_CLK_DIV_VALID|macro|CY_PDM_PCM_IS_CLK_DIV_VALID
DECL|CY_PDM_PCM_IS_GAIN_VALID|macro|CY_PDM_PCM_IS_GAIN_VALID
DECL|CY_PDM_PCM_IS_HPF_GAIN_VALID|macro|CY_PDM_PCM_IS_HPF_GAIN_VALID
DECL|CY_PDM_PCM_IS_INTR_MASK_VALID|macro|CY_PDM_PCM_IS_INTR_MASK_VALID
DECL|CY_PDM_PCM_IS_SINC_RATE_VALID|macro|CY_PDM_PCM_IS_SINC_RATE_VALID
DECL|CY_PDM_PCM_IS_STEP_SEL_VALID|macro|CY_PDM_PCM_IS_STEP_SEL_VALID
DECL|CY_PDM_PCM_IS_S_CYCLES_VALID|macro|CY_PDM_PCM_IS_S_CYCLES_VALID
DECL|CY_PDM_PCM_IS_TRIG_LEVEL|macro|CY_PDM_PCM_IS_TRIG_LEVEL
DECL|CY_PDM_PCM_IS_WORD_LEN_VALID|macro|CY_PDM_PCM_IS_WORD_LEN_VALID
DECL|CY_PDM_PCM_MODE_CTL_DEFAULT|macro|CY_PDM_PCM_MODE_CTL_DEFAULT
DECL|CY_PDM_PCM_MODE_CTL_HPF_EN_N_DEFAULT|macro|CY_PDM_PCM_MODE_CTL_HPF_EN_N_DEFAULT
DECL|CY_PDM_PCM_MODE_CTL_HPF_GAIN_DEFAULT|macro|CY_PDM_PCM_MODE_CTL_HPF_GAIN_DEFAULT
DECL|CY_PDM_PCM_MODE_CTL_PCM_CH_SET_DEFAULT|macro|CY_PDM_PCM_MODE_CTL_PCM_CH_SET_DEFAULT
DECL|CY_PDM_PCM_MODE_CTL_S_CYCLES_DEFAULT|macro|CY_PDM_PCM_MODE_CTL_S_CYCLES_DEFAULT
DECL|CY_PDM_PCM_OUT_CHAN_LEFT|enumerator|CY_PDM_PCM_OUT_CHAN_LEFT = 1U, /**< Channel mono left. */
DECL|CY_PDM_PCM_OUT_CHAN_RIGHT|enumerator|CY_PDM_PCM_OUT_CHAN_RIGHT = 2U, /**< Channel mono right. */
DECL|CY_PDM_PCM_OUT_STEREO|enumerator|CY_PDM_PCM_OUT_STEREO = 3U /**< Channel stereo. */
DECL|CY_PDM_PCM_SOFT_MUTE_CYCLES_128|enumerator|CY_PDM_PCM_SOFT_MUTE_CYCLES_128 = 2U, /**< 128 steps. */
DECL|CY_PDM_PCM_SOFT_MUTE_CYCLES_160|enumerator|CY_PDM_PCM_SOFT_MUTE_CYCLES_160 = 3U, /**< 160 steps. */
DECL|CY_PDM_PCM_SOFT_MUTE_CYCLES_192|enumerator|CY_PDM_PCM_SOFT_MUTE_CYCLES_192 = 4U, /**< 192 steps. */
DECL|CY_PDM_PCM_SOFT_MUTE_CYCLES_256|enumerator|CY_PDM_PCM_SOFT_MUTE_CYCLES_256 = 5U, /**< 256 steps. */
DECL|CY_PDM_PCM_SOFT_MUTE_CYCLES_384|enumerator|CY_PDM_PCM_SOFT_MUTE_CYCLES_384 = 6U, /**< 384 steps. */
DECL|CY_PDM_PCM_SOFT_MUTE_CYCLES_512|enumerator|CY_PDM_PCM_SOFT_MUTE_CYCLES_512 = 7U /**< 512 steps. */
DECL|CY_PDM_PCM_SOFT_MUTE_CYCLES_64|enumerator|CY_PDM_PCM_SOFT_MUTE_CYCLES_64 = 0U, /**< 64 steps. */
DECL|CY_PDM_PCM_SOFT_MUTE_CYCLES_96|enumerator|CY_PDM_PCM_SOFT_MUTE_CYCLES_96 = 1U, /**< 96 steps. */
DECL|CY_PDM_PCM_SUCCESS|enumerator|CY_PDM_PCM_SUCCESS = 0x00UL, /**< Success status code */
DECL|CY_PDM_PCM_WLEN_16_BIT|enumerator|CY_PDM_PCM_WLEN_16_BIT = 0U, /**< Word length: 16 bit. */
DECL|CY_PDM_PCM_WLEN_18_BIT|enumerator|CY_PDM_PCM_WLEN_18_BIT = 1U, /**< Word length: 18 bit. */
DECL|CY_PDM_PCM_WLEN_20_BIT|enumerator|CY_PDM_PCM_WLEN_20_BIT = 2U, /**< Word length: 20 bit. */
DECL|CY_PDM_PCM_WLEN_24_BIT|enumerator|CY_PDM_PCM_WLEN_24_BIT = 3U /**< Word length: 24 bit. */
DECL|Cy_PDM_PCM_ClearFifo|function|__STATIC_INLINE void Cy_PDM_PCM_ClearFifo(PDM_Type * base)
DECL|Cy_PDM_PCM_ClearInterrupt|function|__STATIC_INLINE void Cy_PDM_PCM_ClearInterrupt(PDM_Type * base, uint32_t interrupt)
DECL|Cy_PDM_PCM_DisableSoftMute|function|__STATIC_INLINE void Cy_PDM_PCM_DisableSoftMute(PDM_Type * base)
DECL|Cy_PDM_PCM_Disable|function|__STATIC_INLINE void Cy_PDM_PCM_Disable(PDM_Type * base)
DECL|Cy_PDM_PCM_EnableSoftMute|function|__STATIC_INLINE void Cy_PDM_PCM_EnableSoftMute(PDM_Type * base)
DECL|Cy_PDM_PCM_Enable|function|__STATIC_INLINE void Cy_PDM_PCM_Enable(PDM_Type * base)
DECL|Cy_PDM_PCM_FreezeFifo|function|__STATIC_INLINE void Cy_PDM_PCM_FreezeFifo(PDM_Type * base)
DECL|Cy_PDM_PCM_GetCurrentState|function|__STATIC_INLINE uint32_t Cy_PDM_PCM_GetCurrentState(PDM_Type const * base)
DECL|Cy_PDM_PCM_GetInterruptMask|function|__STATIC_INLINE uint32_t Cy_PDM_PCM_GetInterruptMask(PDM_Type const * base)
DECL|Cy_PDM_PCM_GetInterruptStatusMasked|function|__STATIC_INLINE uint32_t Cy_PDM_PCM_GetInterruptStatusMasked(PDM_Type const * base)
DECL|Cy_PDM_PCM_GetInterruptStatus|function|__STATIC_INLINE uint32_t Cy_PDM_PCM_GetInterruptStatus(PDM_Type const * base)
DECL|Cy_PDM_PCM_GetNumInFifo|function|__STATIC_INLINE uint8_t Cy_PDM_PCM_GetNumInFifo(PDM_Type const * base)
DECL|Cy_PDM_PCM_ReadFifoSilent|function|__STATIC_INLINE uint32_t Cy_PDM_PCM_ReadFifoSilent(PDM_Type const * base)
DECL|Cy_PDM_PCM_ReadFifo|function|__STATIC_INLINE uint32_t Cy_PDM_PCM_ReadFifo(PDM_Type const * base)
DECL|Cy_PDM_PCM_SetInterruptMask|function|__STATIC_INLINE void Cy_PDM_PCM_SetInterruptMask(PDM_Type * base, uint32_t interrupt)
DECL|Cy_PDM_PCM_SetInterrupt|function|__STATIC_INLINE void Cy_PDM_PCM_SetInterrupt(PDM_Type * base, uint32_t interrupt)
DECL|Cy_PDM_PCM_UnfreezeFifo|function|__STATIC_INLINE void Cy_PDM_PCM_UnfreezeFifo(PDM_Type * base)
DECL|chanSelect|member|cy_en_pdm_pcm_out_t chanSelect; /**< see #cy_en_pdm_pcm_out_t */
DECL|chanSwapEnable|member|bool chanSwapEnable; /**< Audio channels swapping */
DECL|ckoDelay|member|uint8_t ckoDelay; /**< Extra PDM_CKO delay to internal sampler:
DECL|ckoDiv|member|uint8_t ckoDiv; /**< PDM CKO (FPDM_CKO) clock divider (3rd divider):
DECL|clkDiv|member|cy_en_pdm_pcm_clk_div_t clkDiv; /**< PDM Clock Divider (1st divider), see #cy_en_pdm_pcm_clk_div_t
DECL|cy_en_pdm_pcm_chan_select_t|typedef|} cy_en_pdm_pcm_chan_select_t;
DECL|cy_en_pdm_pcm_clk_div_t|typedef|} cy_en_pdm_pcm_clk_div_t;
DECL|cy_en_pdm_pcm_gain_t|typedef|} cy_en_pdm_pcm_gain_t;
DECL|cy_en_pdm_pcm_out_t|typedef|} cy_en_pdm_pcm_out_t;
DECL|cy_en_pdm_pcm_s_cycles_t|typedef|} cy_en_pdm_pcm_s_cycles_t;
DECL|cy_en_pdm_pcm_status_t|typedef|} cy_en_pdm_pcm_status_t;
DECL|cy_en_pdm_pcm_word_len_t|typedef|} cy_en_pdm_pcm_word_len_t;
DECL|cy_stc_pdm_pcm_config_t|typedef|} cy_stc_pdm_pcm_config_t;
DECL|dmaTriggerEnable|member|bool dmaTriggerEnable; /**< DMA trigger enable */
DECL|gainLeft|member|cy_en_pdm_pcm_gain_t gainLeft; /**< Gain for left channel, see #cy_en_pdm_pcm_gain_t */
DECL|gainRight|member|cy_en_pdm_pcm_gain_t gainRight; /**< Gain for right channel, see #cy_en_pdm_pcm_gain_t */
DECL|highPassDisable|member|bool highPassDisable; /**< High pass filter disable */
DECL|highPassFilterGain|member|uint8_t highPassFilterGain; /**< High pass filter gain:
DECL|interruptMask|member|uint32_t interruptMask; /**< Interrupts enable mask */
DECL|mclkDiv|member|cy_en_pdm_pcm_clk_div_t mclkDiv; /**< MCLKQ divider (2nd divider), see #cy_en_pdm_pcm_clk_div_t */
DECL|rxFifoTriggerLevel|member|uint8_t rxFifoTriggerLevel; /**< Fifo interrupt trigger level (in words),
DECL|signExtension|member|bool signExtension; /**< Word extension type:
DECL|sincDecRate|member|uint8_t sincDecRate; /**< F(MCLK_L_R) = Fs * 2 * sincDecRate * mclkDiv,
DECL|softMuteCycles|member|cy_en_pdm_pcm_s_cycles_t softMuteCycles; /**< The time step for gain change during PGA or soft mute operation in
DECL|softMuteEnable|member|bool softMuteEnable; /**< Soft mute enable */
DECL|softMuteFineGain|member|uint32_t softMuteFineGain; /**< Soft mute fine gain: 0 = 0.13dB, 1 = 0.26dB */
DECL|wordLen|member|cy_en_pdm_pcm_word_len_t wordLen; /**< see #cy_en_pdm_pcm_word_len_t */
