Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab -debug all -top tb_rv64i -snapshot tb_rv64i_snapshot 
Multi-threading is on. Using 4 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.as_pack
Compiling module work.as_decode
Compiling module work.as_slave_bpi(addr_width=4)
Compiling module work.as_gpio
Compiling module work.as_gpio_top(gpioaddr_width=4)
Compiling module work.as_cgucore
Compiling module work.as_cgu(cguaddr_width=4)
Compiling module work.as_master_bpi(data_width=32)
Compiling module work.as_master_bpi
Compiling module work.as_pc
Compiling module work.as_adder
Compiling module work.as_mux2
Compiling module work.as_regfile
Compiling module work.as_immgen
Compiling module work.as_alurv
Compiling module work.as_mux3
Compiling module work.as_controlall
Compiling module work.scan_cell
Compiling module work.as_cpu
Compiling module work.as_imem_default
Compiling module work.as_slave_bpi(addr_width=13)
Compiling module work.as_dmem_front_default
Compiling module work.as_dmem_core
Compiling module work.as_dmem_back_default
Compiling module work.as_dmem
Compiling module work.tap_fsm
Compiling module work.ir_cell
Compiling module work.ir_decode
Compiling module work.dr_cell
Compiling module work.dr_reg(dr_width=32)
Compiling module work.by_cell
Compiling module work.jtag_default
Compiling module work.dr_reg(dr_width=48)
Compiling module work.as_top_mem
Compiling module work.tb_rv64i
WARNING: [XSIM 43-3373] "/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_rv64i.sv" Line 103. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Built simulation snapshot tb_rv64i_snapshot
