vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.1/Project0925/Test.bdf
source_file = 1, C:/intelFPGA_lite/18.1/Project0925/Waveform.vwf
source_file = 1, C:/intelFPGA_lite/18.1/Project0925/output_files/Block2.bdf
source_file = 1, C:/intelFPGA_lite/18.1/Project0925/output_files/Waveform.vwf
source_file = 1, C:/intelFPGA_lite/18.1/Project0925/output_files/Waveform1.vwf
source_file = 1, C:/intelFPGA_lite/18.1/Project0925/db/Test.cbx.xml
design_name = Test
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Test, 1
instance = comp, \NOT~output , NOT~output, Test, 1
instance = comp, \OR~output , OR~output, Test, 1
instance = comp, \AND~output , AND~output, Test, 1
instance = comp, \A~input , A~input, Test, 1
instance = comp, \B~input , B~input, Test, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, Test, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, Test, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, Test, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
