

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sun Nov  5 00:35:03 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  233807631|  233832111|  2.338 sec|  2.338 sec|  233807631|  233832111|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384  |conv2_Pipeline_LOAD_INPUT_BH_L  |    48972|    48972|  0.490 ms|  0.490 ms|  48972|  48972|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398   |conv2_Pipeline_LOAD_WEIGHTS_L   |      259|      259|  2.590 us|  2.590 us|    259|    259|       no|
        |grp_conv2_Pipeline_COL_fu_407              |conv2_Pipeline_COL              |      416|      416|  4.160 us|  4.160 us|    416|    416|       no|
        |grp_conv2_Pipeline_RELU_fu_426             |conv2_Pipeline_RELU             |      517|      517|  5.170 us|  5.170 us|    517|    517|       no|
        |grp_conv2_Pipeline_5_fu_438                |conv2_Pipeline_5                |      258|      258|  2.580 us|  2.580 us|    258|    258|       no|
        |grp_conv2_Pipeline_RELU6_fu_452            |conv2_Pipeline_RELU6            |      517|      517|  5.170 us|  5.170 us|    517|    517|       no|
        |grp_conv2_Pipeline_7_fu_464                |conv2_Pipeline_7                |      258|      258|  2.580 us|  2.580 us|    258|    258|       no|
        |grp_conv2_Pipeline_BW_fu_478               |conv2_Pipeline_BW               |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        |grp_conv2_Pipeline_BW7_fu_489              |conv2_Pipeline_BW7              |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        |grp_conv2_Pipeline_BW8_fu_500              |conv2_Pipeline_BW8              |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |                 |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW       |  233807630|  233832110|  2750678 ~ 2750966|          -|          -|    85|        no|
        | + TILE_OUT      |    2701696|    2701984|    337712 ~ 337748|          -|          -|     8|        no|
        |  ++ OUT_IN_ROW  |     321792|     321792|                419|          -|          -|   768|        no|
        |  ++ EXPORT      |      12548|      12584|        3137 ~ 3146|          -|          -|     4|        no|
        |   +++ BH        |       3134|       3142|               1567|          -|          -|     2|        no|
        |  ++ CLEAR       |       3108|       3108|                777|          -|          -|     4|        no|
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    793|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    4799|   5229|    -|
|Memory           |       97|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1718|    -|
|Register         |        -|    -|     714|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       97|    9|    5513|   7740|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    2|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_conv2_Pipeline_5_fu_438                |conv2_Pipeline_5                |        0|   0|    71|   199|    0|
    |grp_conv2_Pipeline_7_fu_464                |conv2_Pipeline_7                |        0|   0|    71|   199|    0|
    |grp_conv2_Pipeline_BW_fu_478               |conv2_Pipeline_BW               |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW7_fu_489              |conv2_Pipeline_BW7              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW8_fu_500              |conv2_Pipeline_BW8              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_COL_fu_407              |conv2_Pipeline_COL              |        0|   5|  2948|  2311|    0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384  |conv2_Pipeline_LOAD_INPUT_BH_L  |        0|   2|   750|   826|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398   |conv2_Pipeline_LOAD_WEIGHTS_L   |        0|   0|    57|   151|    0|
    |grp_conv2_Pipeline_RELU_fu_426             |conv2_Pipeline_RELU             |        0|   0|   397|   472|    0|
    |grp_conv2_Pipeline_RELU6_fu_452            |conv2_Pipeline_RELU6            |        0|   0|   397|   472|    0|
    |mul_11s_8ns_14_1_1_U356                    |mul_11s_8ns_14_1_1              |        0|   1|     0|     5|    0|
    |mul_5ns_19ns_23_1_1_U358                   |mul_5ns_19ns_23_1_1             |        0|   1|     0|     6|    0|
    |mul_7s_8ns_10_1_1_U357                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    |mul_7s_8ns_10_1_1_U359                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    |mul_7s_8ns_10_1_1_U360                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|   9|  4799|  5229|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                           Memory                           |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_U    |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_U    |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |weight_buffer_U                                             |conv2_weight_buffer_RAM_AUTO_1R1W                                             |        1|  0|   0|    0|    256|   32|     1|         8192|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                       |                                                                              |       97|  0|   0|    0|  52276|  224|     7|      1672832|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_879_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln109_fu_1134_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln112_1_fu_982_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln112_2_fu_1021_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln112_3_fu_1046_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln112_4_fu_1085_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln112_fu_913_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln115_1_fu_1094_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln115_fu_958_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln32_fu_591_p2       |         +|   0|  0|  15|           8|           2|
    |add_ln36_1_fu_585_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln36_fu_1185_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln40_1_fu_627_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln40_fu_633_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln41_1_fu_854_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln41_fu_725_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln45_fu_848_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln50_1_fu_832_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln50_fu_816_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln62_fu_1160_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln67_1_fu_1197_p2    |         +|   0|  0|  17|          10|           8|
    |add_ln67_fu_1191_p2      |         +|   0|  0|  17|          10|           7|
    |empty_353_fu_889_p2      |         +|   0|  0|  12|           5|           5|
    |sub_ln112_1_fu_1075_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln112_fu_1011_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln115_fu_934_p2      |         -|   0|  0|  13|           6|           6|
    |sub_ln50_1_fu_769_p2     |         -|   0|  0|  17|          10|          10|
    |sub_ln50_fu_677_p2       |         -|   0|  0|  13|           6|           6|
    |sub_ln67_fu_1178_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln80_fu_569_p2       |         -|   0|  0|  26|          19|          19|
    |and_ln40_fu_719_p2       |       and|   0|  0|   2|           1|           1|
    |ap_block_state26         |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_873_p2     |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln109_1_fu_1099_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln109_fu_948_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln32_fu_539_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln36_fu_579_p2      |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln40_fu_621_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln41_fu_639_p2      |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln45_fu_713_p2      |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln62_fu_1154_p2     |      icmp|   0|  0|  12|           3|           4|
    |or_ln112_fu_1036_p2      |        or|   0|  0|   2|           2|           1|
    |or_ln41_fu_731_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_1_fu_653_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln40_2_fu_699_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln40_fu_645_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln41_1_fu_745_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln41_2_fu_795_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln41_3_fu_860_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln41_fu_737_p3    |    select|   0|  0|   2|           1|           1|
    |xor_ln40_fu_707_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 793|         473|         442|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  183|         41|    1|         41|
    |bh_reg_361                                                         |    9|          2|    3|          6|
    |bout_1_reg_349                                                     |    9|          2|    3|          6|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0  |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0       |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0  |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0       |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0    |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0         |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1         |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0         |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1  |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1       |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0       |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1  |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1       |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0       |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1    |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1         |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0         |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1         |    9|          2|    1|          2|
    |grp_fu_1426_ce                                                     |   20|          4|    1|          4|
    |grp_fu_1426_p0                                                     |   20|          4|   32|        128|
    |grp_fu_1426_p1                                                     |   20|          4|   32|        128|
    |grp_fu_1430_ce                                                     |    9|          2|    1|          2|
    |grp_fu_1434_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1434_opcode                                                 |   14|          3|    5|         15|
    |grp_fu_1434_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1434_p1                                                     |   14|          3|   32|         96|
    |h_fu_200                                                           |    9|          2|    8|         16|
    |i3_blk_n_AW                                                        |    9|          2|    1|          2|
    |i3_blk_n_B                                                         |    9|          2|    1|          2|
    |i_reg_327                                                          |    9|          2|    7|         14|
    |indvar_flatten32_reg_316                                           |    9|          2|    9|         18|
    |indvar_flatten63_reg_294                                           |    9|          2|   10|         20|
    |indvar_reg_271                                                     |    9|          2|    4|          8|
    |m_axi_i2_ARVALID                                                   |    9|          2|    1|          2|
    |m_axi_i2_RREADY                                                    |    9|          2|    1|          2|
    |m_axi_i3_AWADDR                                                    |   26|          5|   64|        320|
    |m_axi_i3_AWBURST                                                   |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE                                                   |   14|          3|    4|         12|
    |m_axi_i3_AWID                                                      |   14|          3|    1|          3|
    |m_axi_i3_AWLEN                                                     |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK                                                    |   14|          3|    2|          6|
    |m_axi_i3_AWPROT                                                    |   14|          3|    3|          9|
    |m_axi_i3_AWQOS                                                     |   14|          3|    4|         12|
    |m_axi_i3_AWREGION                                                  |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE                                                    |   14|          3|    3|          9|
    |m_axi_i3_AWUSER                                                    |   14|          3|    1|          3|
    |m_axi_i3_AWVALID                                                   |   20|          4|    1|          4|
    |m_axi_i3_BREADY                                                    |   20|          4|    1|          4|
    |m_axi_i3_WDATA                                                     |   14|          3|   32|         96|
    |m_axi_i3_WID                                                       |   14|          3|    1|          3|
    |m_axi_i3_WLAST                                                     |   14|          3|    1|          3|
    |m_axi_i3_WSTRB                                                     |   14|          3|    4|         12|
    |m_axi_i3_WUSER                                                     |   14|          3|    1|          3|
    |m_axi_i3_WVALID                                                    |   14|          3|    1|          3|
    |m_axi_w2_ARADDR                                                    |   14|          3|   64|        192|
    |m_axi_w2_ARBURST                                                   |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE                                                   |    9|          2|    4|          8|
    |m_axi_w2_ARID                                                      |    9|          2|    1|          2|
    |m_axi_w2_ARLEN                                                     |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK                                                    |    9|          2|    2|          4|
    |m_axi_w2_ARPROT                                                    |    9|          2|    3|          6|
    |m_axi_w2_ARQOS                                                     |    9|          2|    4|          8|
    |m_axi_w2_ARREGION                                                  |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE                                                    |    9|          2|    3|          6|
    |m_axi_w2_ARUSER                                                    |    9|          2|    1|          2|
    |m_axi_w2_ARVALID                                                   |   14|          3|    1|          3|
    |m_axi_w2_RREADY                                                    |    9|          2|    1|          2|
    |o_1_reg_373                                                        |    9|          2|    3|          6|
    |o_reg_305                                                          |    9|          2|    3|          6|
    |out_reg_282                                                        |    9|          2|    6|         12|
    |r_reg_338                                                          |    9|          2|    2|          4|
    |w2_blk_n_AR                                                        |    9|          2|    1|          2|
    |weight_buffer_address0                                             |   14|          3|    8|         24|
    |weight_buffer_ce0                                                  |   14|          3|    1|          3|
    |weight_buffer_we0                                                  |    9|          2|    1|          2|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1718|        354|  713|       2932|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |add_ln108_reg_1311                                      |   3|   0|    3|          0|
    |add_ln109_reg_1386                                      |   3|   0|    3|          0|
    |add_ln112_4_reg_1355                                    |  64|   0|   64|          0|
    |add_ln112_reg_1321                                      |  64|   0|   64|          0|
    |add_ln115_1_reg_1360                                    |   7|   0|    7|          0|
    |add_ln36_1_reg_1250                                     |   4|   0|    4|          0|
    |add_ln40_1_reg_1263                                     |  10|   0|   10|          0|
    |add_ln45_reg_1293                                       |   2|   0|    2|          0|
    |add_ln62_reg_1399                                       |   3|   0|    3|          0|
    |add_ln67_1_reg_1421                                     |  10|   0|   10|          0|
    |add_ln67_reg_1416                                       |  10|   0|   10|          0|
    |ap_CS_fsm                                               |  40|   0|   40|          0|
    |bh_reg_361                                              |   3|   0|    3|          0|
    |bitcast_ln41_reg_1303                                   |  32|   0|   32|          0|
    |bout_1_reg_349                                          |   3|   0|    3|          0|
    |empty_354_reg_1333                                      |  32|   0|   32|          0|
    |grp_conv2_Pipeline_5_fu_438_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_7_fu_464_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW7_fu_489_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW8_fu_500_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_478_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_COL_fu_407_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU6_fu_452_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_426_ap_start_reg             |   1|   0|    1|          0|
    |h_fu_200                                                |   8|   0|    8|          0|
    |i_reg_327                                               |   7|   0|    7|          0|
    |icmp_ln109_1_reg_1365                                   |   1|   0|    1|          0|
    |icmp_ln109_reg_1339                                     |   1|   0|    1|          0|
    |indvar_flatten32_reg_316                                |   9|   0|    9|          0|
    |indvar_flatten63_reg_294                                |  10|   0|   10|          0|
    |indvar_reg_271                                          |   4|   0|    4|          0|
    |mul_ln109_1_reg_1374                                    |  10|   0|   10|          0|
    |mul_ln109_reg_1343                                      |  10|   0|   10|          0|
    |mul_ln45_reg_1288                                       |  10|   0|   10|          0|
    |mul_ln50_reg_1283                                       |  14|   0|   14|          0|
    |o_1_reg_373                                             |   3|   0|    3|          0|
    |o_reg_305                                               |   3|   0|    3|          0|
    |out_reg_282                                             |   6|   0|    6|          0|
    |r_reg_338                                               |   2|   0|    2|          0|
    |select_ln40_1_reg_1268                                  |   3|   0|    3|          0|
    |select_ln41_1_reg_1273                                  |   7|   0|    7|          0|
    |select_ln41_3_reg_1298                                  |   9|   0|    9|          0|
    |sext_ln108_reg_1327                                     |   7|   0|    7|          0|
    |sub_ln67_reg_1404                                       |  10|   0|   10|          0|
    |sub_ln80_reg_1236                                       |  17|   0|   19|          2|
    |trunc_ln104_reg_1255                                    |   5|   0|    5|          0|
    |trunc_ln122_1_reg_1380                                  |  62|   0|   62|          0|
    |trunc_ln2_reg_1349                                      |  62|   0|   62|          0|
    |trunc_ln_reg_1220                                       |  62|   0|   62|          0|
    |w2_addr_reg_1225                                        |  64|   0|   64|          0|
    |zext_ln105_reg_1241                                     |   8|   0|    9|          1|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 714|   0|  717|          3|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_opcode    |  out|    2|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_opcode    |  out|    5|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_dout0     |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR        |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID          |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST       |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK        |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION      |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID           |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR        |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID          |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST       |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK        |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION      |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA         |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID           |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM      |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP         |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP         |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID           |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER         |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights          |   in|   64|     ap_none|  conv2_weights|        scalar|
|conv2_biases_address0  |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0       |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0        |   in|   32|   ap_memory|   conv2_biases|         array|
|m_axi_i3_AWVALID       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR        |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID          |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST       |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK        |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION      |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID           |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR        |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID          |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST       |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK        |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION      |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA         |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID           |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM      |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP         |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP         |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID           |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER         |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 13 
16 --> 17 35 
17 --> 18 
18 --> 19 26 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 16 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 18 
35 --> 36 11 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 35 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 41 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_16, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_26, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_27, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_28, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:36]   --->   Operation 46 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:36]   --->   Operation 47 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:36]   --->   Operation 48 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [src/conv2.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36" [src/conv2.cpp:36]   --->   Operation 51 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv2.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:32]   --->   Operation 54 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end58" [src/conv2.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_3, i10 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i18 %shl_ln" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 58 'zext' 'zext_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln80_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_3, i2 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 59 'bitconcatenate' 'shl_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i10 %shl_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 60 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.87ns)   --->   "%sub_ln80 = sub i19 %zext_ln80, i19 %zext_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 61 'sub' 'sub_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 62 'call' 'call_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [src/conv2.cpp:58]   --->   Operation 63 'ret' 'ret_ln58' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 64 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %h_3" [src/conv2.cpp:105->src/conv2.cpp:55]   --->   Operation 72 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:32]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv2.cpp:32]   --->   Operation 74 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 76 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln36_1, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 77 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln36, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 78 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:36]   --->   Operation 79 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i4 %indvar, i4 1" [src/conv2.cpp:36]   --->   Operation 80 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %OUT.split, void %for.inc53" [src/conv2.cpp:36]   --->   Operation 81 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 82 'call' 'call_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_3, i8 3" [src/conv2.cpp:32]   --->   Operation 83 'add' 'add_ln32' <Predicate = (icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv2.cpp:32]   --->   Operation 84 'store' 'store_ln32' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 85 'br' 'br_ln32' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i6 %out" [src/conv2.cpp:104->src/conv2.cpp:55]   --->   Operation 86 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:36]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv2.cpp:36]   --->   Operation 88 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 89 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln40 = br void %COL" [src/conv2.cpp:40]   --->   Operation 90 'br' 'br_ln40' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 5.97>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i10 %add_ln40_1, void %for.inc47, i10 0, void %OUT.split" [src/conv2.cpp:40]   --->   Operation 91 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%o = phi i3 %select_ln40_1, void %for.inc47, i3 0, void %OUT.split" [src/conv2.cpp:40]   --->   Operation 92 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten32 = phi i9 %select_ln41_3, void %for.inc47, i9 0, void %OUT.split" [src/conv2.cpp:41]   --->   Operation 93 'phi' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%i = phi i7 %select_ln41_1, void %for.inc47, i7 0, void %OUT.split" [src/conv2.cpp:41]   --->   Operation 94 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%r = phi i2 %add_ln45, void %for.inc47, i2 0, void %OUT.split" [src/conv2.cpp:45]   --->   Operation 95 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i7 %i" [src/conv2.cpp:43]   --->   Operation 96 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i3 %o" [src/conv2.cpp:43]   --->   Operation 97 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_1, i6 %trunc_ln43" [src/conv2.cpp:43]   --->   Operation 98 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.78ns)   --->   "%icmp_ln40 = icmp_eq  i10 %indvar_flatten63, i10 768" [src/conv2.cpp:40]   --->   Operation 99 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.78ns)   --->   "%add_ln40_1 = add i10 %indvar_flatten63, i10 1" [src/conv2.cpp:40]   --->   Operation 100 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc47, void %BH.i23.preheader" [src/conv2.cpp:40]   --->   Operation 101 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %o, i3 1" [src/conv2.cpp:40]   --->   Operation 102 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.77ns)   --->   "%icmp_ln41 = icmp_eq  i9 %indvar_flatten32, i9 192" [src/conv2.cpp:41]   --->   Operation 103 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 0, i7 %i" [src/conv2.cpp:40]   --->   Operation 104 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.20ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i3 %add_ln40, i3 %o" [src/conv2.cpp:40]   --->   Operation 105 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i3 %select_ln40_1" [src/conv2.cpp:50]   --->   Operation 106 'zext' 'zext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln40_1, i2 0" [src/conv2.cpp:50]   --->   Operation 107 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln50_28 = zext i5 %tmp_s" [src/conv2.cpp:50]   --->   Operation 108 'zext' 'zext_ln50_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.78ns)   --->   "%sub_ln50 = sub i6 %zext_ln50_28, i6 %zext_ln50" [src/conv2.cpp:50]   --->   Operation 109 'sub' 'sub_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i6 %sub_ln50" [src/conv2.cpp:40]   --->   Operation 110 'sext' 'sext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_2 = trunc i3 %add_ln40" [src/conv2.cpp:43]   --->   Operation 111 'trunc' 'trunc_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%lshr_ln43_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_2, i6 0" [src/conv2.cpp:43]   --->   Operation 112 'bitconcatenate' 'lshr_ln43_mid' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%select_ln40_2 = select i1 %icmp_ln41, i8 %lshr_ln43_mid, i8 %lshr_ln" [src/conv2.cpp:40]   --->   Operation 113 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln41, i1 1" [src/conv2.cpp:40]   --->   Operation 114 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.54ns)   --->   "%icmp_ln45 = icmp_eq  i2 %r, i2 3" [src/conv2.cpp:45]   --->   Operation 115 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln45, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 116 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %select_ln40, i7 1" [src/conv2.cpp:41]   --->   Operation 117 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln40, i1 %icmp_ln41" [src/conv2.cpp:41]   --->   Operation 118 'or' 'or_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i2 0, i2 %r" [src/conv2.cpp:41]   --->   Operation 119 'select' 'select_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.36ns)   --->   "%select_ln41_1 = select i1 %and_ln40, i7 %add_ln41, i7 %select_ln40" [src/conv2.cpp:41]   --->   Operation 120 'select' 'select_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln50_29 = zext i7 %select_ln41_1" [src/conv2.cpp:50]   --->   Operation 121 'zext' 'zext_ln50_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln41_1, i2 0" [src/conv2.cpp:50]   --->   Operation 122 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln50_30 = zext i9 %p_shl1" [src/conv2.cpp:50]   --->   Operation 123 'zext' 'zext_ln50_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.77ns)   --->   "%sub_ln50_1 = sub i10 %zext_ln50_30, i10 %zext_ln50_29" [src/conv2.cpp:50]   --->   Operation 124 'sub' 'sub_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i10 %sub_ln50_1" [src/conv2.cpp:43]   --->   Operation 125 'sext' 'sext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_3 = trunc i7 %add_ln41" [src/conv2.cpp:43]   --->   Operation 126 'trunc' 'trunc_ln43_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_4 = trunc i3 %select_ln40_1" [src/conv2.cpp:43]   --->   Operation 127 'trunc' 'trunc_ln43_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%lshr_ln43_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_4, i6 %trunc_ln43_3" [src/conv2.cpp:43]   --->   Operation 128 'bitconcatenate' 'lshr_ln43_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln40, i8 %lshr_ln43_mid1, i8 %select_ln40_2" [src/conv2.cpp:41]   --->   Operation 129 'select' 'select_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %select_ln41_2" [src/conv2.cpp:41]   --->   Operation 130 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41" [src/conv2.cpp:43]   --->   Operation 131 'getelementptr' 'weight_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 132 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln50_31 = zext i2 %select_ln41" [src/conv2.cpp:50]   --->   Operation 133 'zext' 'zext_ln50_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln50_32 = zext i2 %select_ln41" [src/conv2.cpp:50]   --->   Operation 134 'zext' 'zext_ln50_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln50 = add i11 %sext_ln43, i11 %zext_ln50_32" [src/conv2.cpp:50]   --->   Operation 135 'add' 'add_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i11 %add_ln50" [src/conv2.cpp:50]   --->   Operation 136 'sext' 'sext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (2.14ns)   --->   "%mul_ln50 = mul i14 %sext_ln50, i14 85" [src/conv2.cpp:50]   --->   Operation 137 'mul' 'mul_ln50' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.78ns)   --->   "%add_ln50_1 = add i7 %sext_ln40, i7 %zext_ln50_31" [src/conv2.cpp:50]   --->   Operation 138 'add' 'add_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %add_ln50_1" [src/conv2.cpp:45]   --->   Operation 139 'sext' 'sext_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (1.65ns)   --->   "%mul_ln45 = mul i10 %sext_ln45, i10 85" [src/conv2.cpp:45]   --->   Operation 140 'mul' 'mul_ln45' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.54ns)   --->   "%add_ln45 = add i2 %select_ln41, i2 1" [src/conv2.cpp:45]   --->   Operation 141 'add' 'add_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.77ns)   --->   "%add_ln41_1 = add i9 %indvar_flatten32, i9 1" [src/conv2.cpp:41]   --->   Operation 142 'add' 'add_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.39ns)   --->   "%select_ln41_3 = select i1 %icmp_ln41, i9 1, i9 %add_ln41_1" [src/conv2.cpp:41]   --->   Operation 143 'select' 'select_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.42ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 144 'br' 'br_ln108' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 145 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 145 'load' 'weight_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %weight_buffer_load" [src/conv2.cpp:41]   --->   Operation 146 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln41 = call void @conv2_Pipeline_COL, i32 %bitcast_ln41, i14 %mul_ln50, i10 %mul_ln45, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:41]   --->   Operation 147 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_IN_ROW_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv2.cpp:45]   --->   Operation 151 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln41 = call void @conv2_Pipeline_COL, i32 %bitcast_ln41, i14 %mul_ln50, i10 %mul_ln45, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:41]   --->   Operation 152 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln45 = br void %COL" [src/conv2.cpp:45]   --->   Operation 153 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 4.36>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%bout_1 = phi i3 %add_ln108, void %for.inc48.i, i3 0, void %BH.i23.preheader" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 154 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.67ns)   --->   "%icmp_ln108 = icmp_eq  i3 %bout_1, i3 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 155 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.67ns)   --->   "%add_ln108 = add i3 %bout_1, i3 1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 156 'add' 'add_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %BH.i23.split, void %BW.i.i.preheader" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 157 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i3 %bout_1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 158 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.78ns)   --->   "%empty_353 = add i5 %zext_ln108, i5 %trunc_ln104" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 159 'add' 'empty_353' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%p_cast19 = zext i5 %empty_353" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 160 'zext' 'p_cast19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_353" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 161 'zext' 'p_cast6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %p_cast19" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 162 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 163 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 163 'load' 'conv2_biases_load' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 164 [1/1] (2.49ns)   --->   "%mul_ln112 = mul i23 %p_cast6, i23 260100" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 164 'mul' 'mul_ln112' <Predicate = (!icmp_ln108)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i23 %mul_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 165 'zext' 'zext_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (1.08ns)   --->   "%add_ln112 = add i64 %zext_ln112, i64 %output_ftmap_read" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 166 'add' 'add_ln112' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (0.42ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 167 'br' 'br_ln62' <Predicate = (icmp_ln108)> <Delay = 0.42>

State 17 <SV = 14> <Delay = 1.23>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %bout_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 168 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout_1, i2 0" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 169 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i5 %tmp_29" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 170 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.78ns)   --->   "%sub_ln115 = sub i6 %zext_ln115_3, i6 %zext_ln115" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 171 'sub' 'sub_ln115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i6 %sub_ln115" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 172 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 173 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 174 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 175 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%empty_354 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 176 'bitcast' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.42ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 177 'br' 'br_ln109' <Predicate = true> <Delay = 0.42>

State 18 <SV = 15> <Delay = 4.45>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln109, void %for.body8.1.i.preheader, i3 0, void %BH.i23.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 178 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.67ns)   --->   "%icmp_ln109 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 179 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 180 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i3 %bh" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 181 'zext' 'zext_ln115_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.78ns)   --->   "%add_ln115 = add i7 %sext_ln108, i7 %zext_ln115_4" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 182 'add' 'add_ln115' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i7 %add_ln115" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 183 'sext' 'sext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (1.65ns)   --->   "%mul_ln109 = mul i10 %sext_ln109, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 184 'mul' 'mul_ln109' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 185 'trunc' 'trunc_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 186 'zext' 'zext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 187 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_354, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 187 'call' 'call_ln109' <Predicate = (icmp_ln109)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 188 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i9 %zext_ln109, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 188 'add' 'add_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_1, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 189 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i19 %shl_ln1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 190 'zext' 'zext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln112_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_1, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 191 'bitconcatenate' 'shl_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i11 %shl_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 192 'zext' 'zext_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.88ns)   --->   "%sub_ln112 = sub i20 %zext_ln112_1, i20 %zext_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 193 'sub' 'sub_ln112' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i20 %sub_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 194 'sext' 'sext_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (1.08ns)   --->   "%add_ln112_2 = add i64 %sext_ln112, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 195 'add' 'add_ln112_2' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_2, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 196 'partselect' 'trunc_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln112 = or i2 %trunc_ln109, i2 1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 197 'or' 'or_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i2 %or_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 198 'zext' 'zext_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.76ns)   --->   "%add_ln112_3 = add i9 %zext_ln112_3, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 199 'add' 'add_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln112_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_3, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 200 'bitconcatenate' 'shl_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i19 %shl_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 201 'zext' 'zext_ln112_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln112_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_3, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 202 'bitconcatenate' 'shl_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i11 %shl_ln112_3" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 203 'zext' 'zext_ln112_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.88ns)   --->   "%sub_ln112_1 = sub i20 %zext_ln112_4, i20 %zext_ln112_5" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 204 'sub' 'sub_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i20 %sub_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 205 'sext' 'sext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln112_4 = add i64 %sext_ln112_1, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 206 'add' 'add_ln112_4' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i2 %or_ln112" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 207 'zext' 'zext_ln115_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.78ns)   --->   "%add_ln115_1 = add i7 %sext_ln108, i7 %zext_ln115_5" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 208 'add' 'add_ln115_1' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.54ns)   --->   "%icmp_ln109_1 = icmp_eq  i2 %or_ln112, i2 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 209 'icmp' 'icmp_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_354, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 210 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i62 %trunc_ln2" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 211 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln122" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 212 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (7.30ns)   --->   "%empty_355 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 213 'writereq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.02>
ST_20 : Operation 214 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 214 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 215 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 216 [5/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 216 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 217 [4/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 217 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 218 [3/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 218 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 219 [2/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 219 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 221 'specloopname' 'specloopname_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 222 [1/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 222 'writeresp' 'empty_356' <Predicate = (icmp_ln109)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i7 %add_ln115_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 223 'sext' 'sext_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (1.65ns)   --->   "%mul_ln109_1 = mul i10 %sext_ln109_1, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 224 'mul' 'mul_ln109_1' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 225 'br' 'br_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 226 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_354, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 226 'call' 'call_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_4, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 227 'partselect' 'trunc_ln122_1' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.67ns)   --->   "%add_ln109 = add i3 %bh, i3 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 228 'add' 'add_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 229 'br' 'br_ln108' <Predicate = (icmp_ln109_1) | (!icmp_ln109)> <Delay = 0.00>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_354, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 230 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i62 %trunc_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 231 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 232 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (7.30ns)   --->   "%empty_357 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr_1, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 233 'writereq' 'empty_357' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 2.02>
ST_28 : Operation 234 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 234 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 26> <Delay = 0.00>
ST_29 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 235 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 236 [5/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 236 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 7.30>
ST_31 : Operation 237 [4/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 237 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 238 [3/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 238 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 7.30>
ST_33 : Operation 239 [2/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 239 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 31> <Delay = 7.30>
ST_34 : Operation 240 [1/5] (7.30ns)   --->   "%empty_358 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 240 'writeresp' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 241 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 0.78>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln62, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 242 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %o_1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 243 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.67ns)   --->   "%icmp_ln62 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 244 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 245 [1/1] (0.67ns)   --->   "%add_ln62 = add i3 %o_1, i3 1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 245 'add' 'add_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 246 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i3 %o_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 247 'zext' 'zext_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln62, i8 0" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 248 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_35 : Operation 249 [1/1] (0.78ns)   --->   "%sub_ln67 = sub i10 %tmp_30, i10 %zext_ln67" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 249 'sub' 'sub_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 250 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 250 'call' 'call_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 251 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %out, i6 4" [src/conv2.cpp:36]   --->   Operation 251 'add' 'add_ln36' <Predicate = (icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 252 'br' 'br_ln36' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 36 <SV = 15> <Delay = 0.00>
ST_36 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 253 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 16> <Delay = 0.78>
ST_37 : Operation 254 [1/1] (0.78ns)   --->   "%add_ln67 = add i10 %sub_ln67, i10 85" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 254 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 255 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 255 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 17> <Delay = 0.00>
ST_38 : Operation 256 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 256 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 18> <Delay = 0.78>
ST_39 : Operation 257 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i10 %sub_ln67, i10 170" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 257 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 258 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 258 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 19> <Delay = 0.00>
ST_40 : Operation 259 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 259 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 260 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 261 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 262 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                       (alloca           ) [ 01111111111111111111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000]
output_ftmap_read       (read             ) [ 00111111111111111111111111111111111111111]
conv2_weights_read      (read             ) [ 00000000000000000000000000000000000000000]
input_ftmap_read        (read             ) [ 00111111111111111111111111111111111111111]
trunc_ln                (partselect       ) [ 00111111111111111111111111111111111111111]
sext_ln36               (sext             ) [ 00000000000000000000000000000000000000000]
w2_addr                 (getelementptr    ) [ 00111111111111111111111111111111111111111]
store_ln32              (store            ) [ 00000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 00000000000000000000000000000000000000000]
h_3                     (load             ) [ 00011111111111111111111111111111111111111]
icmp_ln32               (icmp             ) [ 00111111111111111111111111111111111111111]
br_ln32                 (br               ) [ 00000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln80               (zext             ) [ 00000000000000000000000000000000000000000]
shl_ln80_1              (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln80_1             (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln80                (sub              ) [ 00010000000000000000000000000000000000000]
ret_ln58                (ret              ) [ 00000000000000000000000000000000000000000]
call_ln36               (call             ) [ 00000000000000000000000000000000000000000]
zext_ln105              (zext             ) [ 00000000000111111111111111111111111111111]
speclooptripcount_ln32  (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln32       (specloopname     ) [ 00000000000000000000000000000000000000000]
empty                   (readreq          ) [ 00000000000000000000000000000000000000000]
br_ln36                 (br               ) [ 00111111111111111111111111111111111111111]
indvar                  (phi              ) [ 00000000000100000000000000000000000000000]
out                     (phi              ) [ 00000000000111111111111111111111111111111]
icmp_ln36               (icmp             ) [ 00111111111111111111111111111111111111111]
add_ln36_1              (add              ) [ 00111111111111111111111111111111111111111]
br_ln36                 (br               ) [ 00000000000000000000000000000000000000000]
add_ln32                (add              ) [ 00000000000000000000000000000000000000000]
store_ln32              (store            ) [ 00000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 00000000000000000000000000000000000000000]
trunc_ln104             (trunc            ) [ 00000000000001111111111111111111111000000]
speclooptripcount_ln36  (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln36       (specloopname     ) [ 00000000000000000000000000000000000000000]
call_ln36               (call             ) [ 00000000000000000000000000000000000000000]
br_ln40                 (br               ) [ 00111111111111111111111111111111111111111]
indvar_flatten63        (phi              ) [ 00000000000001000000000000000000000000000]
o                       (phi              ) [ 00000000000001000000000000000000000000000]
indvar_flatten32        (phi              ) [ 00000000000001000000000000000000000000000]
i                       (phi              ) [ 00000000000001000000000000000000000000000]
r                       (phi              ) [ 00000000000001000000000000000000000000000]
trunc_ln43              (trunc            ) [ 00000000000000000000000000000000000000000]
trunc_ln43_1            (trunc            ) [ 00000000000000000000000000000000000000000]
lshr_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
icmp_ln40               (icmp             ) [ 00111111111111111111111111111111111111111]
add_ln40_1              (add              ) [ 00111111111111111111111111111111111111111]
br_ln40                 (br               ) [ 00000000000000000000000000000000000000000]
add_ln40                (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln41               (icmp             ) [ 00000000000000000000000000000000000000000]
select_ln40             (select           ) [ 00000000000000000000000000000000000000000]
select_ln40_1           (select           ) [ 00111111111111111111111111111111111111111]
zext_ln50               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln50_28            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln50                (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln40               (sext             ) [ 00000000000000000000000000000000000000000]
trunc_ln43_2            (trunc            ) [ 00000000000000000000000000000000000000000]
lshr_ln43_mid           (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
select_ln40_2           (select           ) [ 00000000000000000000000000000000000000000]
xor_ln40                (xor              ) [ 00000000000000000000000000000000000000000]
icmp_ln45               (icmp             ) [ 00000000000000000000000000000000000000000]
and_ln40                (and              ) [ 00000000000000000000000000000000000000000]
add_ln41                (add              ) [ 00000000000000000000000000000000000000000]
or_ln41                 (or               ) [ 00000000000000000000000000000000000000000]
select_ln41             (select           ) [ 00000000000000000000000000000000000000000]
select_ln41_1           (select           ) [ 00111111111111111111111111111111111111111]
zext_ln50_29            (zext             ) [ 00000000000000000000000000000000000000000]
p_shl1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln50_30            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln50_1              (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln43               (sext             ) [ 00000000000000000000000000000000000000000]
trunc_ln43_3            (trunc            ) [ 00000000000000000000000000000000000000000]
trunc_ln43_4            (trunc            ) [ 00000000000000000000000000000000000000000]
lshr_ln43_mid1          (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
select_ln41_2           (select           ) [ 00000000000000000000000000000000000000000]
zext_ln41               (zext             ) [ 00000000000000000000000000000000000000000]
weight_buffer_addr      (getelementptr    ) [ 00000000000000100000000000000000000000000]
zext_ln50_31            (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln50_32            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln50                (add              ) [ 00000000000000000000000000000000000000000]
sext_ln50               (sext             ) [ 00000000000000000000000000000000000000000]
mul_ln50                (mul              ) [ 00000000000000110000000000000000000000000]
add_ln50_1              (add              ) [ 00000000000000000000000000000000000000000]
sext_ln45               (sext             ) [ 00000000000000000000000000000000000000000]
mul_ln45                (mul              ) [ 00000000000000110000000000000000000000000]
add_ln45                (add              ) [ 00111111111111111111111111111111111111111]
add_ln41_1              (add              ) [ 00000000000000000000000000000000000000000]
select_ln41_3           (select           ) [ 00111111111111111111111111111111111111111]
br_ln108                (br               ) [ 00111111111111111111111111111111111111111]
weight_buffer_load      (load             ) [ 00000000000000000000000000000000000000000]
bitcast_ln41            (bitcast          ) [ 00000000000000010000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000000000000000000000]
specloopname_ln45       (specloopname     ) [ 00000000000000000000000000000000000000000]
call_ln41               (call             ) [ 00000000000000000000000000000000000000000]
br_ln45                 (br               ) [ 00111111111111111111111111111111111111111]
bout_1                  (phi              ) [ 00000000000000001100000000000000000000000]
icmp_ln108              (icmp             ) [ 00111111111111111111111111111111111111111]
add_ln108               (add              ) [ 00111111111111111111111111111111111111111]
br_ln108                (br               ) [ 00000000000000000000000000000000000000000]
zext_ln108              (zext             ) [ 00000000000000000000000000000000000000000]
empty_353               (add              ) [ 00000000000000000000000000000000000000000]
p_cast19                (zext             ) [ 00000000000000000000000000000000000000000]
p_cast6                 (zext             ) [ 00000000000000000000000000000000000000000]
conv2_biases_addr       (getelementptr    ) [ 00000000000000000100000000000000000000000]
mul_ln112               (mul              ) [ 00000000000000000000000000000000000000000]
zext_ln112              (zext             ) [ 00000000000000000000000000000000000000000]
add_ln112               (add              ) [ 00000000000000000111111111111111111000000]
br_ln62                 (br               ) [ 00111111111111111111111111111111111111111]
zext_ln115              (zext             ) [ 00000000000000000000000000000000000000000]
tmp_29                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln115_3            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln115               (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln108              (sext             ) [ 00000000000000000011111111111111111000000]
speclooptripcount_ln108 (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln108      (specloopname     ) [ 00000000000000000000000000000000000000000]
conv2_biases_load       (load             ) [ 00000000000000000000000000000000000000000]
empty_354               (bitcast          ) [ 00000000000000000011111111111111111000000]
br_ln109                (br               ) [ 00111111111111111111111111111111111111111]
bh                      (phi              ) [ 00000000000000000011111111100000000000000]
icmp_ln109              (icmp             ) [ 00111111111111111111111111111111111111111]
br_ln109                (br               ) [ 00000000000000000000000000000000000000000]
zext_ln115_4            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln115               (add              ) [ 00000000000000000000000000000000000000000]
sext_ln109              (sext             ) [ 00000000000000000000000000000000000000000]
mul_ln109               (mul              ) [ 00000000000000000001110000000000000000000]
trunc_ln109             (trunc            ) [ 00000000000000000000000000000000000000000]
zext_ln109              (zext             ) [ 00000000000000000000000000000000000000000]
add_ln112_1             (add              ) [ 00000000000000000000000000000000000000000]
shl_ln1                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln112_1            (zext             ) [ 00000000000000000000000000000000000000000]
shl_ln112_1             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln112_2            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln112               (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln112              (sext             ) [ 00000000000000000000000000000000000000000]
add_ln112_2             (add              ) [ 00000000000000000000000000000000000000000]
trunc_ln2               (partselect       ) [ 00000000000000000001110000000000000000000]
or_ln112                (or               ) [ 00000000000000000000000000000000000000000]
zext_ln112_3            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln112_3             (add              ) [ 00000000000000000000000000000000000000000]
shl_ln112_2             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln112_4            (zext             ) [ 00000000000000000000000000000000000000000]
shl_ln112_3             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln112_5            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln112_1             (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln112_1            (sext             ) [ 00000000000000000000000000000000000000000]
add_ln112_4             (add              ) [ 00000000000000000001111111100000000000000]
zext_ln115_5            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln115_1             (add              ) [ 00000000000000000001111111100000000000000]
icmp_ln109_1            (icmp             ) [ 00000000000000000001111111100000000000000]
call_ln109              (call             ) [ 00000000000000000000000000000000000000000]
sext_ln122              (sext             ) [ 00000000000000000000000000000000000000000]
i3_addr                 (getelementptr    ) [ 00111111111111111110111111111111111111111]
empty_355               (writereq         ) [ 00000000000000000000000000000000000000000]
call_ln122              (call             ) [ 00000000000000000000000000000000000000000]
speclooptripcount_ln109 (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln109      (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_356               (writeresp        ) [ 00000000000000000000000000000000000000000]
sext_ln109_1            (sext             ) [ 00000000000000000000000000000000000000000]
mul_ln109_1             (mul              ) [ 00000000000000000000000000011100000000000]
br_ln109                (br               ) [ 00000000000000000000000000000000000000000]
trunc_ln122_1           (partselect       ) [ 00000000000000000000000000011100000000000]
add_ln109               (add              ) [ 00111111111111111110000000011111111111111]
br_ln108                (br               ) [ 00111111111111111111111111111111111111111]
call_ln109              (call             ) [ 00000000000000000000000000000000000000000]
sext_ln122_1            (sext             ) [ 00000000000000000000000000000000000000000]
i3_addr_1               (getelementptr    ) [ 00000000000000000000000000001111111000000]
empty_357               (writereq         ) [ 00000000000000000000000000000000000000000]
call_ln122              (call             ) [ 00000000000000000000000000000000000000000]
empty_358               (writeresp        ) [ 00000000000000000000000000000000000000000]
br_ln109                (br               ) [ 00111111111111111111111111111111111111111]
o_1                     (phi              ) [ 00000000000000000000000000000000000100000]
trunc_ln62              (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln62               (icmp             ) [ 00111111111111111111111111111111111111111]
add_ln62                (add              ) [ 00111111111111111111111111111111111111111]
br_ln62                 (br               ) [ 00000000000000000000000000000000000000000]
zext_ln67               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_30                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
sub_ln67                (sub              ) [ 00000000000000000000000000000000000011110]
add_ln36                (add              ) [ 00111111111111111111111111111111111111111]
br_ln36                 (br               ) [ 00111111111111111111111111111111111111111]
call_ln67               (call             ) [ 00000000000000000000000000000000000000000]
add_ln67                (add              ) [ 00000000000000000000000000000000000000100]
call_ln67               (call             ) [ 00000000000000000000000000000000000000000]
add_ln67_1              (add              ) [ 00000000000000000000000000000000000000001]
speclooptripcount_ln62  (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln62       (specloopname     ) [ 00000000000000000000000000000000000000000]
call_ln67               (call             ) [ 00000000000000000000000000000000000000000]
br_ln62                 (br               ) [ 00111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buffer">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_INPUT_BH_L"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_COL"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_IN_ROW_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_ROW_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU6"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW7"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW8"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="h_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="output_ftmap_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv2_weights_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_ftmap_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_readreq_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2"/>
<pin id="225" dir="0" index="2" bw="13" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_writeresp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_355/19 empty_356/22 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_writeresp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="9" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_357/27 empty_358/30 "/>
</bind>
</comp>

<comp id="245" class="1004" name="weight_buffer_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_addr/13 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buffer_load/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv2_biases_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/16 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/16 "/>
</bind>
</comp>

<comp id="271" class="1005" name="indvar_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="282" class="1005" name="out_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="1"/>
<pin id="284" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="out_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten63_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten63 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten63_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten63/13 "/>
</bind>
</comp>

<comp id="305" class="1005" name="o_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="1"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="o_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/13 "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten32_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="1"/>
<pin id="318" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten32 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten32_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten32/13 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="1"/>
<pin id="329" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="338" class="1005" name="r_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="r_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/13 "/>
</bind>
</comp>

<comp id="349" class="1005" name="bout_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout_1 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="bout_1_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout_1/16 "/>
</bind>
</comp>

<comp id="361" class="1005" name="bh_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="bh_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/18 "/>
</bind>
</comp>

<comp id="373" class="1005" name="o_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="1"/>
<pin id="375" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="o_1_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/35 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="64" slack="1"/>
<pin id="388" dir="0" index="3" bw="19" slack="0"/>
<pin id="389" dir="0" index="4" bw="32" slack="0"/>
<pin id="390" dir="0" index="5" bw="32" slack="0"/>
<pin id="391" dir="0" index="6" bw="32" slack="0"/>
<pin id="392" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="62" slack="10"/>
<pin id="402" dir="0" index="3" bw="32" slack="0"/>
<pin id="403" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_conv2_Pipeline_COL_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="0" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="14" slack="1"/>
<pin id="411" dir="0" index="3" bw="10" slack="1"/>
<pin id="412" dir="0" index="4" bw="32" slack="0"/>
<pin id="413" dir="0" index="5" bw="32" slack="0"/>
<pin id="414" dir="0" index="6" bw="32" slack="0"/>
<pin id="415" dir="0" index="7" bw="32" slack="0"/>
<pin id="416" dir="0" index="8" bw="32" slack="0"/>
<pin id="417" dir="0" index="9" bw="32" slack="0"/>
<pin id="418" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/14 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_conv2_Pipeline_RELU_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="1"/>
<pin id="430" dir="0" index="3" bw="32" slack="0"/>
<pin id="431" dir="0" index="4" bw="32" slack="0"/>
<pin id="432" dir="0" index="5" bw="32" slack="0"/>
<pin id="433" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/18 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_conv2_Pipeline_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="62" slack="2"/>
<pin id="442" dir="0" index="3" bw="10" slack="2"/>
<pin id="443" dir="0" index="4" bw="32" slack="0"/>
<pin id="444" dir="0" index="5" bw="32" slack="0"/>
<pin id="445" dir="0" index="6" bw="32" slack="0"/>
<pin id="446" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/20 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_conv2_Pipeline_RELU6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="10" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="9"/>
<pin id="456" dir="0" index="3" bw="32" slack="0"/>
<pin id="457" dir="0" index="4" bw="32" slack="0"/>
<pin id="458" dir="0" index="5" bw="32" slack="0"/>
<pin id="459" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/26 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_conv2_Pipeline_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="0" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="62" slack="2"/>
<pin id="468" dir="0" index="3" bw="10" slack="2"/>
<pin id="469" dir="0" index="4" bw="32" slack="0"/>
<pin id="470" dir="0" index="5" bw="32" slack="0"/>
<pin id="471" dir="0" index="6" bw="32" slack="0"/>
<pin id="472" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/28 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_conv2_Pipeline_BW_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="0" index="3" bw="32" slack="0"/>
<pin id="483" dir="0" index="4" bw="32" slack="0"/>
<pin id="484" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/35 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_conv2_Pipeline_BW7_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="0" slack="0"/>
<pin id="491" dir="0" index="1" bw="10" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="0" index="3" bw="32" slack="0"/>
<pin id="494" dir="0" index="4" bw="32" slack="0"/>
<pin id="495" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/37 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_conv2_Pipeline_BW8_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="0" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="0" index="3" bw="32" slack="0"/>
<pin id="505" dir="0" index="4" bw="32" slack="0"/>
<pin id="506" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/39 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="62" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="0" index="2" bw="3" slack="0"/>
<pin id="515" dir="0" index="3" bw="7" slack="0"/>
<pin id="516" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln36_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="62" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="w2_addr_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="0"/>
<pin id="528" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln32_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="h_3_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln32_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="shl_ln_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="18" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln80_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="18" slack="0"/>
<pin id="555" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="shl_ln80_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_1/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln80_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="0"/>
<pin id="567" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln80_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="18" slack="0"/>
<pin id="571" dir="0" index="1" bw="10" slack="0"/>
<pin id="572" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln105_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="578" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln36_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="4" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/11 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln36_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln32_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln32_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="10"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln104_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="1"/>
<pin id="603" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln43_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/13 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln43_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/13 "/>
</bind>
</comp>

<comp id="613" class="1004" name="lshr_ln_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="2" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln40_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="0"/>
<pin id="623" dir="0" index="1" bw="10" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/13 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln40_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/13 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln40_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/13 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln41_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="0"/>
<pin id="641" dir="0" index="1" bw="9" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/13 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln40_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="7" slack="0"/>
<pin id="648" dir="0" index="2" bw="7" slack="0"/>
<pin id="649" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/13 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln40_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="0" index="2" bw="3" slack="0"/>
<pin id="657" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/13 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln50_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/13 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_s_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="0"/>
<pin id="667" dir="0" index="1" bw="3" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln50_28_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_28/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sub_ln50_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="0"/>
<pin id="679" dir="0" index="1" bw="3" slack="0"/>
<pin id="680" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln40_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="0"/>
<pin id="685" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/13 "/>
</bind>
</comp>

<comp id="687" class="1004" name="trunc_ln43_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_2/13 "/>
</bind>
</comp>

<comp id="691" class="1004" name="lshr_ln43_mid_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="2" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln43_mid/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln40_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="0" index="2" bw="8" slack="0"/>
<pin id="703" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/13 "/>
</bind>
</comp>

<comp id="707" class="1004" name="xor_ln40_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/13 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln45_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="0" index="1" bw="2" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="and_ln40_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/13 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln41_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/13 "/>
</bind>
</comp>

<comp id="731" class="1004" name="or_ln41_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln41_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="2" slack="0"/>
<pin id="740" dir="0" index="2" bw="2" slack="0"/>
<pin id="741" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/13 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln41_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="7" slack="0"/>
<pin id="748" dir="0" index="2" bw="7" slack="0"/>
<pin id="749" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/13 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln50_29_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_29/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_shl1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="0"/>
<pin id="759" dir="0" index="1" bw="7" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/13 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln50_30_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="0"/>
<pin id="767" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_30/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sub_ln50_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="9" slack="0"/>
<pin id="771" dir="0" index="1" bw="7" slack="0"/>
<pin id="772" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50_1/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln43_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/13 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln43_3_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="7" slack="0"/>
<pin id="781" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_3/13 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln43_4_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="0"/>
<pin id="785" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_4/13 "/>
</bind>
</comp>

<comp id="787" class="1004" name="lshr_ln43_mid1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="2" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln43_mid1/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="select_ln41_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_2/13 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln41_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln50_31_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_31/13 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln50_32_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="0"/>
<pin id="814" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_32/13 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln50_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="0"/>
<pin id="818" dir="0" index="1" bw="2" slack="0"/>
<pin id="819" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/13 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln50_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="11" slack="0"/>
<pin id="824" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/13 "/>
</bind>
</comp>

<comp id="826" class="1004" name="mul_ln50_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="11" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/13 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln50_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="0"/>
<pin id="834" dir="0" index="1" bw="2" slack="0"/>
<pin id="835" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/13 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln45_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="0"/>
<pin id="840" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/13 "/>
</bind>
</comp>

<comp id="842" class="1004" name="mul_ln45_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln45_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln41_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="9" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/13 "/>
</bind>
</comp>

<comp id="860" class="1004" name="select_ln41_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="9" slack="0"/>
<pin id="863" dir="0" index="2" bw="9" slack="0"/>
<pin id="864" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_3/13 "/>
</bind>
</comp>

<comp id="868" class="1004" name="bitcast_ln41_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="icmp_ln108_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="0"/>
<pin id="875" dir="0" index="1" bw="3" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/16 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln108_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/16 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln108_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="0"/>
<pin id="887" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/16 "/>
</bind>
</comp>

<comp id="889" class="1004" name="empty_353_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="0"/>
<pin id="891" dir="0" index="1" bw="5" slack="2"/>
<pin id="892" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_353/16 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_cast19_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast19/16 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_cast6_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="0"/>
<pin id="901" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/16 "/>
</bind>
</comp>

<comp id="903" class="1004" name="mul_ln112_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="5" slack="0"/>
<pin id="905" dir="0" index="1" bw="19" slack="0"/>
<pin id="906" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/16 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln112_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="23" slack="0"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/16 "/>
</bind>
</comp>

<comp id="913" class="1004" name="add_ln112_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="23" slack="0"/>
<pin id="915" dir="0" index="1" bw="64" slack="13"/>
<pin id="916" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/16 "/>
</bind>
</comp>

<comp id="918" class="1004" name="zext_ln115_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="1"/>
<pin id="920" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/17 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_29_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="5" slack="0"/>
<pin id="924" dir="0" index="1" bw="3" slack="1"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/17 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln115_3_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="0"/>
<pin id="932" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_3/17 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sub_ln115_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="0"/>
<pin id="936" dir="0" index="1" bw="3" slack="0"/>
<pin id="937" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/17 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln108_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="0"/>
<pin id="942" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/17 "/>
</bind>
</comp>

<comp id="944" class="1004" name="empty_354_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_354/17 "/>
</bind>
</comp>

<comp id="948" class="1004" name="icmp_ln109_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="3" slack="0"/>
<pin id="950" dir="0" index="1" bw="3" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/18 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln115_4_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="3" slack="0"/>
<pin id="956" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_4/18 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln115_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="1"/>
<pin id="960" dir="0" index="1" bw="3" slack="0"/>
<pin id="961" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/18 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln109_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="7" slack="0"/>
<pin id="965" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/18 "/>
</bind>
</comp>

<comp id="967" class="1004" name="mul_ln109_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="7" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="0"/>
<pin id="970" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/18 "/>
</bind>
</comp>

<comp id="974" class="1004" name="trunc_ln109_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="3" slack="0"/>
<pin id="976" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/18 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln109_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="3" slack="0"/>
<pin id="980" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/18 "/>
</bind>
</comp>

<comp id="982" class="1004" name="add_ln112_1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="0" index="1" bw="8" slack="6"/>
<pin id="985" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/18 "/>
</bind>
</comp>

<comp id="987" class="1004" name="shl_ln1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="19" slack="0"/>
<pin id="989" dir="0" index="1" bw="9" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/18 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln112_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="19" slack="0"/>
<pin id="997" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/18 "/>
</bind>
</comp>

<comp id="999" class="1004" name="shl_ln112_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="11" slack="0"/>
<pin id="1001" dir="0" index="1" bw="9" slack="0"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_1/18 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="zext_ln112_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="11" slack="0"/>
<pin id="1009" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/18 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sub_ln112_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="19" slack="0"/>
<pin id="1013" dir="0" index="1" bw="11" slack="0"/>
<pin id="1014" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/18 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln112_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="20" slack="0"/>
<pin id="1019" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/18 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln112_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="20" slack="0"/>
<pin id="1023" dir="0" index="1" bw="64" slack="2"/>
<pin id="1024" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/18 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="trunc_ln2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="62" slack="0"/>
<pin id="1028" dir="0" index="1" bw="64" slack="0"/>
<pin id="1029" dir="0" index="2" bw="3" slack="0"/>
<pin id="1030" dir="0" index="3" bw="7" slack="0"/>
<pin id="1031" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/18 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="or_ln112_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="2" slack="0"/>
<pin id="1038" dir="0" index="1" bw="2" slack="0"/>
<pin id="1039" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/18 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln112_3_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="2" slack="0"/>
<pin id="1044" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/18 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln112_3_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="2" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="6"/>
<pin id="1049" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/18 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="shl_ln112_2_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="19" slack="0"/>
<pin id="1053" dir="0" index="1" bw="9" slack="0"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_2/18 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln112_4_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="19" slack="0"/>
<pin id="1061" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/18 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="shl_ln112_3_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="0"/>
<pin id="1065" dir="0" index="1" bw="9" slack="0"/>
<pin id="1066" dir="0" index="2" bw="1" slack="0"/>
<pin id="1067" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_3/18 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln112_5_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="11" slack="0"/>
<pin id="1073" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_5/18 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="sub_ln112_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="19" slack="0"/>
<pin id="1077" dir="0" index="1" bw="11" slack="0"/>
<pin id="1078" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112_1/18 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="sext_ln112_1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="20" slack="0"/>
<pin id="1083" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/18 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="add_ln112_4_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="20" slack="0"/>
<pin id="1087" dir="0" index="1" bw="64" slack="2"/>
<pin id="1088" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_4/18 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="zext_ln115_5_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="2" slack="0"/>
<pin id="1092" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_5/18 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="add_ln115_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="6" slack="1"/>
<pin id="1096" dir="0" index="1" bw="2" slack="0"/>
<pin id="1097" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/18 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="icmp_ln109_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="2" slack="0"/>
<pin id="1101" dir="0" index="1" bw="2" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109_1/18 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sext_ln122_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="62" slack="1"/>
<pin id="1107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/19 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="i3_addr_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="64" slack="0"/>
<pin id="1110" dir="0" index="1" bw="64" slack="0"/>
<pin id="1111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/19 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sext_ln109_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="7" slack="8"/>
<pin id="1117" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_1/26 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="mul_ln109_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="7" slack="0"/>
<pin id="1120" dir="0" index="1" bw="8" slack="0"/>
<pin id="1121" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109_1/26 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="trunc_ln122_1_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="62" slack="0"/>
<pin id="1127" dir="0" index="1" bw="64" slack="8"/>
<pin id="1128" dir="0" index="2" bw="3" slack="0"/>
<pin id="1129" dir="0" index="3" bw="7" slack="0"/>
<pin id="1130" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_1/26 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="add_ln109_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="3" slack="8"/>
<pin id="1136" dir="0" index="1" bw="3" slack="0"/>
<pin id="1137" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/26 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sext_ln122_1_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="62" slack="1"/>
<pin id="1142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/27 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="i3_addr_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="64" slack="0"/>
<pin id="1145" dir="0" index="1" bw="64" slack="0"/>
<pin id="1146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/27 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="trunc_ln62_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="3" slack="0"/>
<pin id="1152" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/35 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="icmp_ln62_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="3" slack="0"/>
<pin id="1156" dir="0" index="1" bw="3" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/35 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="add_ln62_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="3" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/35 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="zext_ln67_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="3" slack="0"/>
<pin id="1168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/35 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_30_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="10" slack="0"/>
<pin id="1172" dir="0" index="1" bw="2" slack="0"/>
<pin id="1173" dir="0" index="2" bw="1" slack="0"/>
<pin id="1174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/35 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sub_ln67_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="10" slack="0"/>
<pin id="1180" dir="0" index="1" bw="3" slack="0"/>
<pin id="1181" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/35 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="add_ln36_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="6" slack="4"/>
<pin id="1187" dir="0" index="1" bw="4" slack="0"/>
<pin id="1188" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/35 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="add_ln67_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="10" slack="2"/>
<pin id="1193" dir="0" index="1" bw="8" slack="0"/>
<pin id="1194" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/37 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="add_ln67_1_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="10" slack="4"/>
<pin id="1199" dir="0" index="1" bw="9" slack="0"/>
<pin id="1200" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/39 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="h_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1210" class="1005" name="output_ftmap_read_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="64" slack="13"/>
<pin id="1212" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1215" class="1005" name="input_ftmap_read_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="64" slack="1"/>
<pin id="1217" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1220" class="1005" name="trunc_ln_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="62" slack="10"/>
<pin id="1222" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1225" class="1005" name="w2_addr_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="2"/>
<pin id="1227" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="1236" class="1005" name="sub_ln80_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="19" slack="1"/>
<pin id="1238" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln80 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="zext_ln105_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="9" slack="6"/>
<pin id="1243" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="add_ln36_1_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="4" slack="0"/>
<pin id="1252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="trunc_ln104_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="5" slack="2"/>
<pin id="1257" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="add_ln40_1_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="10" slack="0"/>
<pin id="1265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="select_ln40_1_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="3" slack="0"/>
<pin id="1270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="select_ln41_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="7" slack="0"/>
<pin id="1275" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln41_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="weight_buffer_addr_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="1"/>
<pin id="1280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_addr "/>
</bind>
</comp>

<comp id="1283" class="1005" name="mul_ln50_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="14" slack="1"/>
<pin id="1285" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln50 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="mul_ln45_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="10" slack="1"/>
<pin id="1290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln45 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="add_ln45_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="2" slack="0"/>
<pin id="1295" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="select_ln41_3_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="9" slack="0"/>
<pin id="1300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln41_3 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="bitcast_ln41_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="1"/>
<pin id="1305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln41 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="add_ln108_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="3" slack="0"/>
<pin id="1313" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="conv2_biases_addr_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="5" slack="1"/>
<pin id="1318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="1321" class="1005" name="add_ln112_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="2"/>
<pin id="1323" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="sext_ln108_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="7" slack="1"/>
<pin id="1329" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="empty_354_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_354 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="icmp_ln109_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="8"/>
<pin id="1341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="mul_ln109_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="10" slack="1"/>
<pin id="1345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="trunc_ln2_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="62" slack="1"/>
<pin id="1351" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="add_ln112_4_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="64" slack="8"/>
<pin id="1357" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln112_4 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="add_ln115_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="7" slack="8"/>
<pin id="1362" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="add_ln115_1 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="icmp_ln109_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="8"/>
<pin id="1367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="i3_addr_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="3"/>
<pin id="1371" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1374" class="1005" name="mul_ln109_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="10" slack="1"/>
<pin id="1376" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="trunc_ln122_1_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="62" slack="1"/>
<pin id="1382" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122_1 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="add_ln109_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="3" slack="1"/>
<pin id="1388" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="i3_addr_1_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="3"/>
<pin id="1393" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="add_ln62_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="3" slack="0"/>
<pin id="1401" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="sub_ln67_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="10" slack="1"/>
<pin id="1406" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="add_ln36_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="6" slack="1"/>
<pin id="1413" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="add_ln67_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="1"/>
<pin id="1418" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="add_ln67_1_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="10" slack="1"/>
<pin id="1423" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="grp_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1429" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/18 add_1/19 add_2/20 add_3/30 add_4/31 add_5/32 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="grp_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1432" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1433" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/15 mul_1/16 mul_2/17 mul_3/18 mul_4/19 mul_5/20 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="grp_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1436" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_28/7 tmp_27/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="203"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="78" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="80" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="168" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="170" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="174" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="242"><net_src comp="168" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="170" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="174" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="132" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="132" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="90" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="92" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="106" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="108" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="110" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="74" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="106" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="364"><net_src comp="106" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="372"><net_src comp="365" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="376"><net_src comp="106" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="14" pin="0"/><net_sink comp="384" pin=4"/></net>

<net id="396"><net_src comp="16" pin="0"/><net_sink comp="384" pin=5"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="384" pin=6"/></net>

<net id="404"><net_src comp="98" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="4" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="20" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="419"><net_src comp="142" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="420"><net_src comp="22" pin="0"/><net_sink comp="407" pin=4"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="407" pin=5"/></net>

<net id="422"><net_src comp="16" pin="0"/><net_sink comp="407" pin=6"/></net>

<net id="423"><net_src comp="18" pin="0"/><net_sink comp="407" pin=7"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="407" pin=8"/></net>

<net id="425"><net_src comp="26" pin="0"/><net_sink comp="407" pin=9"/></net>

<net id="434"><net_src comp="162" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="426" pin=4"/></net>

<net id="437"><net_src comp="26" pin="0"/><net_sink comp="426" pin=5"/></net>

<net id="447"><net_src comp="172" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="10" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="22" pin="0"/><net_sink comp="438" pin=4"/></net>

<net id="450"><net_src comp="24" pin="0"/><net_sink comp="438" pin=5"/></net>

<net id="451"><net_src comp="26" pin="0"/><net_sink comp="438" pin=6"/></net>

<net id="460"><net_src comp="180" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="22" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="462"><net_src comp="24" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="463"><net_src comp="26" pin="0"/><net_sink comp="452" pin=5"/></net>

<net id="473"><net_src comp="184" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="10" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="22" pin="0"/><net_sink comp="464" pin=4"/></net>

<net id="476"><net_src comp="24" pin="0"/><net_sink comp="464" pin=5"/></net>

<net id="477"><net_src comp="26" pin="0"/><net_sink comp="464" pin=6"/></net>

<net id="485"><net_src comp="188" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="22" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="478" pin=4"/></net>

<net id="496"><net_src comp="192" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="22" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="24" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="499"><net_src comp="26" pin="0"/><net_sink comp="489" pin=4"/></net>

<net id="507"><net_src comp="196" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="22" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="500" pin=4"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="210" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="60" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="62" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="511" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="4" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="66" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="68" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="536" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="70" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="72" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="536" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="553" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="569" pin="2"/><net_sink comp="384" pin=3"/></net>

<net id="583"><net_src comp="275" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="94" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="275" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="96" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="100" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="282" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="331" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="309" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="112" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="605" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="298" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="114" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="298" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="116" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="309" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="118" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="320" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="120" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="110" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="331" pin="4"/><net_sink comp="645" pin=2"/></net>

<net id="658"><net_src comp="639" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="633" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="309" pin="4"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="122" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="653" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="74" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="661" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="633" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="112" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="92" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="704"><net_src comp="639" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="691" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="613" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="639" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="124" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="342" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="126" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="707" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="645" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="128" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="719" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="639" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="74" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="342" pin="4"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="719" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="725" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="645" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="130" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="745" pin="3"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="74" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="753" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="725" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="653" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="112" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="779" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="800"><net_src comp="719" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="787" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="699" pin="3"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="795" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="811"><net_src comp="737" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="737" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="775" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="812" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="134" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="683" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="808" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="136" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="737" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="138" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="320" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="140" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="639" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="140" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="854" pin="2"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="252" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="877"><net_src comp="353" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="152" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="353" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="118" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="353" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="902"><net_src comp="889" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="899" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="154" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="909" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="349" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="122" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="349" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="74" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="933"><net_src comp="922" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="930" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="918" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="943"><net_src comp="934" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="265" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="365" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="160" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="365" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="962"><net_src comp="954" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="966"><net_src comp="958" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="963" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="136" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="973"><net_src comp="967" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="977"><net_src comp="365" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="365" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="986"><net_src comp="978" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="992"><net_src comp="164" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="982" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="70" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="987" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="166" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="982" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="74" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1010"><net_src comp="999" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="995" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1032"><net_src comp="58" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1021" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="60" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="62" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1040"><net_src comp="974" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="138" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1042" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1056"><net_src comp="164" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1058"><net_src comp="70" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1062"><net_src comp="1051" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1068"><net_src comp="166" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="1046" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="74" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1074"><net_src comp="1063" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="1059" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1036" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1090" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1036" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="126" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1112"><net_src comp="10" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1114"><net_src comp="1108" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="1122"><net_src comp="1115" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="136" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1124"><net_src comp="1118" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="1131"><net_src comp="58" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="60" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1133"><net_src comp="62" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1138"><net_src comp="361" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="182" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1147"><net_src comp="10" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1140" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1149"><net_src comp="1143" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="1153"><net_src comp="377" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1158"><net_src comp="377" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="152" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1164"><net_src comp="377" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="118" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="377" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1175"><net_src comp="186" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1150" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="64" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1182"><net_src comp="1170" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1166" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1184"><net_src comp="1178" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="1189"><net_src comp="282" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="190" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="136" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1196"><net_src comp="1191" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="1201"><net_src comp="194" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1202"><net_src comp="1197" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="1206"><net_src comp="200" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1209"><net_src comp="1203" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1213"><net_src comp="204" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1218"><net_src comp="216" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1223"><net_src comp="511" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1228"><net_src comp="525" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1239"><net_src comp="569" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="1244"><net_src comp="576" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1253"><net_src comp="585" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1258"><net_src comp="601" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1266"><net_src comp="627" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1271"><net_src comp="653" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1276"><net_src comp="745" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1281"><net_src comp="245" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1286"><net_src comp="826" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1291"><net_src comp="842" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="407" pin=3"/></net>

<net id="1296"><net_src comp="848" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1301"><net_src comp="860" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1306"><net_src comp="868" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1314"><net_src comp="879" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1319"><net_src comp="258" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1324"><net_src comp="913" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1330"><net_src comp="940" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1336"><net_src comp="944" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1342"><net_src comp="948" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="967" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="438" pin=3"/></net>

<net id="1352"><net_src comp="1026" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1358"><net_src comp="1085" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1363"><net_src comp="1094" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1368"><net_src comp="1099" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1372"><net_src comp="1108" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1377"><net_src comp="1118" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="464" pin=3"/></net>

<net id="1383"><net_src comp="1125" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1389"><net_src comp="1134" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1394"><net_src comp="1143" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1402"><net_src comp="1160" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1407"><net_src comp="1178" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1410"><net_src comp="1404" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1414"><net_src comp="1185" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1419"><net_src comp="1191" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1424"><net_src comp="1197" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="500" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {}
	Port: w2 | {}
	Port: conv2_biases | {}
	Port: i3 | {19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {2 3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {2 3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {14 15 18 19 26 27 35 36 37 38 39 40 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {14 15 18 19 26 27 35 36 37 38 39 40 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {14 15 18 19 26 27 35 36 37 38 39 40 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : conv2_biases | {16 17 }
	Port: conv2 : i3 | {}
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {14 15 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {14 15 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i | {14 15 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {14 15 18 19 20 21 26 27 28 29 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {14 15 18 19 20 21 26 27 28 29 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o | {14 15 18 19 20 21 26 27 28 29 }
  - Chain level:
	State 1
		sext_ln36 : 1
		w2_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		shl_ln : 1
		zext_ln80 : 2
		shl_ln80_1 : 1
		zext_ln80_1 : 2
		sub_ln80 : 3
		call_ln36 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln36 : 1
		add_ln36_1 : 1
		br_ln36 : 2
		store_ln32 : 1
	State 12
	State 13
		trunc_ln43 : 1
		trunc_ln43_1 : 1
		lshr_ln : 2
		icmp_ln40 : 1
		add_ln40_1 : 1
		br_ln40 : 2
		add_ln40 : 1
		icmp_ln41 : 1
		select_ln40 : 2
		select_ln40_1 : 2
		zext_ln50 : 3
		tmp_s : 3
		zext_ln50_28 : 4
		sub_ln50 : 5
		sext_ln40 : 6
		trunc_ln43_2 : 2
		lshr_ln43_mid : 3
		select_ln40_2 : 4
		xor_ln40 : 2
		icmp_ln45 : 1
		and_ln40 : 2
		add_ln41 : 3
		or_ln41 : 2
		select_ln41 : 2
		select_ln41_1 : 2
		zext_ln50_29 : 3
		p_shl1 : 3
		zext_ln50_30 : 4
		sub_ln50_1 : 5
		sext_ln43 : 6
		trunc_ln43_3 : 4
		trunc_ln43_4 : 3
		lshr_ln43_mid1 : 5
		select_ln41_2 : 6
		zext_ln41 : 7
		weight_buffer_addr : 8
		weight_buffer_load : 9
		zext_ln50_31 : 3
		zext_ln50_32 : 3
		add_ln50 : 7
		sext_ln50 : 8
		mul_ln50 : 9
		add_ln50_1 : 4
		sext_ln45 : 5
		mul_ln45 : 6
		add_ln45 : 3
		add_ln41_1 : 1
		select_ln41_3 : 2
	State 14
		bitcast_ln41 : 1
		call_ln41 : 2
	State 15
	State 16
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		zext_ln108 : 1
		empty_353 : 2
		p_cast19 : 3
		p_cast6 : 3
		conv2_biases_addr : 4
		conv2_biases_load : 5
		mul_ln112 : 4
		zext_ln112 : 5
		add_ln112 : 6
	State 17
		zext_ln115_3 : 1
		sub_ln115 : 2
		sext_ln108 : 3
		empty_354 : 1
	State 18
		icmp_ln109 : 1
		br_ln109 : 2
		zext_ln115_4 : 1
		add_ln115 : 2
		sext_ln109 : 3
		mul_ln109 : 4
		trunc_ln109 : 1
		zext_ln109 : 1
		call_ln109 : 5
		add_ln112_1 : 2
		shl_ln1 : 3
		zext_ln112_1 : 4
		shl_ln112_1 : 3
		zext_ln112_2 : 4
		sub_ln112 : 5
		sext_ln112 : 6
		add_ln112_2 : 7
		trunc_ln2 : 8
		or_ln112 : 2
		zext_ln112_3 : 2
		add_ln112_3 : 3
		shl_ln112_2 : 4
		zext_ln112_4 : 5
		shl_ln112_3 : 4
		zext_ln112_5 : 5
		sub_ln112_1 : 6
		sext_ln112_1 : 7
		add_ln112_4 : 8
		zext_ln115_5 : 2
		add_ln115_1 : 3
		icmp_ln109_1 : 2
	State 19
		i3_addr : 1
		empty_355 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		mul_ln109_1 : 1
		call_ln109 : 2
	State 27
		i3_addr_1 : 1
		empty_357 : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		trunc_ln62 : 1
		icmp_ln62 : 1
		add_ln62 : 1
		br_ln62 : 2
		zext_ln67 : 1
		tmp_30 : 2
		sub_ln67 : 3
		call_ln67 : 4
	State 36
	State 37
		call_ln67 : 1
	State 38
	State 39
		call_ln67 : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          | grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384 |    2    |  0.854  |   542   |   557   |
|          |  grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398 |    0    |    0    |   116   |    80   |
|          |       grp_conv2_Pipeline_COL_fu_407       |    10   |  14.91  |   2992  |   2424  |
|          |       grp_conv2_Pipeline_RELU_fu_426      |    2    |  2.562  |   391   |   440   |
|   call   |        grp_conv2_Pipeline_5_fu_438        |    0    |  1.281  |   192   |   150   |
|          |      grp_conv2_Pipeline_RELU6_fu_452      |    2    |  2.562  |   391   |   440   |
|          |        grp_conv2_Pipeline_7_fu_464        |    0    |  1.281  |   192   |   150   |
|          |        grp_conv2_Pipeline_BW_fu_478       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW7_fu_489       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW8_fu_500       |    0    |    0    |    43   |   109   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             add_ln36_1_fu_585             |    0    |    0    |    0    |    12   |
|          |              add_ln32_fu_591              |    0    |    0    |    0    |    15   |
|          |             add_ln40_1_fu_627             |    0    |    0    |    0    |    17   |
|          |              add_ln40_fu_633              |    0    |    0    |    0    |    10   |
|          |              add_ln41_fu_725              |    0    |    0    |    0    |    14   |
|          |              add_ln50_fu_816              |    0    |    0    |    0    |    17   |
|          |             add_ln50_1_fu_832             |    0    |    0    |    0    |    13   |
|          |              add_ln45_fu_848              |    0    |    0    |    0    |    9    |
|          |             add_ln41_1_fu_854             |    0    |    0    |    0    |    16   |
|          |              add_ln108_fu_879             |    0    |    0    |    0    |    10   |
|          |              empty_353_fu_889             |    0    |    0    |    0    |    12   |
|    add   |              add_ln112_fu_913             |    0    |    0    |    0    |    71   |
|          |              add_ln115_fu_958             |    0    |    0    |    0    |    13   |
|          |             add_ln112_1_fu_982            |    0    |    0    |    0    |    15   |
|          |            add_ln112_2_fu_1021            |    0    |    0    |    0    |    71   |
|          |            add_ln112_3_fu_1046            |    0    |    0    |    0    |    15   |
|          |            add_ln112_4_fu_1085            |    0    |    0    |    0    |    71   |
|          |            add_ln115_1_fu_1094            |    0    |    0    |    0    |    13   |
|          |             add_ln109_fu_1134             |    0    |    0    |    0    |    10   |
|          |              add_ln62_fu_1160             |    0    |    0    |    0    |    10   |
|          |              add_ln36_fu_1185             |    0    |    0    |    0    |    13   |
|          |              add_ln67_fu_1191             |    0    |    0    |    0    |    17   |
|          |             add_ln67_1_fu_1197            |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fadd   |                grp_fu_1426                |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fmul   |                grp_fu_1430                |    3    |    0    |   128   |   135   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln80_fu_569              |    0    |    0    |    0    |    25   |
|          |              sub_ln50_fu_677              |    0    |    0    |    0    |    12   |
|          |             sub_ln50_1_fu_769             |    0    |    0    |    0    |    16   |
|    sub   |              sub_ln115_fu_934             |    0    |    0    |    0    |    12   |
|          |             sub_ln112_fu_1011             |    0    |    0    |    0    |    26   |
|          |            sub_ln112_1_fu_1075            |    0    |    0    |    0    |    26   |
|          |              sub_ln67_fu_1178             |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              mul_ln50_fu_826              |    1    |    0    |    0    |    5    |
|          |              mul_ln45_fu_842              |    0    |    0    |    0    |    40   |
|    mul   |              mul_ln112_fu_903             |    1    |    0    |    0    |    6    |
|          |              mul_ln109_fu_967             |    0    |    0    |    0    |    40   |
|          |            mul_ln109_1_fu_1118            |    0    |    0    |    0    |    40   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln32_fu_539             |    0    |    0    |    0    |    15   |
|          |              icmp_ln36_fu_579             |    0    |    0    |    0    |    12   |
|          |              icmp_ln40_fu_621             |    0    |    0    |    0    |    17   |
|          |              icmp_ln41_fu_639             |    0    |    0    |    0    |    16   |
|   icmp   |              icmp_ln45_fu_713             |    0    |    0    |    0    |    9    |
|          |             icmp_ln108_fu_873             |    0    |    0    |    0    |    10   |
|          |             icmp_ln109_fu_948             |    0    |    0    |    0    |    10   |
|          |            icmp_ln109_1_fu_1099           |    0    |    0    |    0    |    9    |
|          |             icmp_ln62_fu_1154             |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             select_ln40_fu_645            |    0    |    0    |    0    |    7    |
|          |            select_ln40_1_fu_653           |    0    |    0    |    0    |    3    |
|          |            select_ln40_2_fu_699           |    0    |    0    |    0    |    8    |
|  select  |             select_ln41_fu_737            |    0    |    0    |    0    |    2    |
|          |            select_ln41_1_fu_745           |    0    |    0    |    0    |    7    |
|          |            select_ln41_2_fu_795           |    0    |    0    |    0    |    8    |
|          |            select_ln41_3_fu_860           |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    xor   |              xor_ln40_fu_707              |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    and   |              and_ln40_fu_719              |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln41_fu_731              |    0    |    0    |    0    |    2    |
|          |              or_ln112_fu_1036             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_204       |    0    |    0    |    0    |    0    |
|   read   |       conv2_weights_read_read_fu_210      |    0    |    0    |    0    |    0    |
|          |        input_ftmap_read_read_fu_216       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  readreq |             grp_readreq_fu_222            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
| writeresp|            grp_writeresp_fu_229           |    0    |    0    |    0    |    0    |
|          |            grp_writeresp_fu_237           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_511              |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln2_fu_1026             |    0    |    0    |    0    |    0    |
|          |           trunc_ln122_1_fu_1125           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln36_fu_521             |    0    |    0    |    0    |    0    |
|          |              sext_ln40_fu_683             |    0    |    0    |    0    |    0    |
|          |              sext_ln43_fu_775             |    0    |    0    |    0    |    0    |
|          |              sext_ln50_fu_822             |    0    |    0    |    0    |    0    |
|          |              sext_ln45_fu_838             |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln108_fu_940             |    0    |    0    |    0    |    0    |
|          |             sext_ln109_fu_963             |    0    |    0    |    0    |    0    |
|          |             sext_ln112_fu_1017            |    0    |    0    |    0    |    0    |
|          |            sext_ln112_1_fu_1081           |    0    |    0    |    0    |    0    |
|          |             sext_ln122_fu_1105            |    0    |    0    |    0    |    0    |
|          |            sext_ln109_1_fu_1115           |    0    |    0    |    0    |    0    |
|          |            sext_ln122_1_fu_1140           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln_fu_545               |    0    |    0    |    0    |    0    |
|          |             shl_ln80_1_fu_557             |    0    |    0    |    0    |    0    |
|          |               lshr_ln_fu_613              |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_665               |    0    |    0    |    0    |    0    |
|          |            lshr_ln43_mid_fu_691           |    0    |    0    |    0    |    0    |
|          |               p_shl1_fu_757               |    0    |    0    |    0    |    0    |
|bitconcatenate|           lshr_ln43_mid1_fu_787           |    0    |    0    |    0    |    0    |
|          |               tmp_29_fu_922               |    0    |    0    |    0    |    0    |
|          |               shl_ln1_fu_987              |    0    |    0    |    0    |    0    |
|          |             shl_ln112_1_fu_999            |    0    |    0    |    0    |    0    |
|          |            shl_ln112_2_fu_1051            |    0    |    0    |    0    |    0    |
|          |            shl_ln112_3_fu_1063            |    0    |    0    |    0    |    0    |
|          |               tmp_30_fu_1170              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln80_fu_553             |    0    |    0    |    0    |    0    |
|          |             zext_ln80_1_fu_565            |    0    |    0    |    0    |    0    |
|          |             zext_ln105_fu_576             |    0    |    0    |    0    |    0    |
|          |              zext_ln50_fu_661             |    0    |    0    |    0    |    0    |
|          |            zext_ln50_28_fu_673            |    0    |    0    |    0    |    0    |
|          |            zext_ln50_29_fu_753            |    0    |    0    |    0    |    0    |
|          |            zext_ln50_30_fu_765            |    0    |    0    |    0    |    0    |
|          |              zext_ln41_fu_803             |    0    |    0    |    0    |    0    |
|          |            zext_ln50_31_fu_808            |    0    |    0    |    0    |    0    |
|          |            zext_ln50_32_fu_812            |    0    |    0    |    0    |    0    |
|          |             zext_ln108_fu_885             |    0    |    0    |    0    |    0    |
|          |              p_cast19_fu_894              |    0    |    0    |    0    |    0    |
|   zext   |               p_cast6_fu_899              |    0    |    0    |    0    |    0    |
|          |             zext_ln112_fu_909             |    0    |    0    |    0    |    0    |
|          |             zext_ln115_fu_918             |    0    |    0    |    0    |    0    |
|          |            zext_ln115_3_fu_930            |    0    |    0    |    0    |    0    |
|          |            zext_ln115_4_fu_954            |    0    |    0    |    0    |    0    |
|          |             zext_ln109_fu_978             |    0    |    0    |    0    |    0    |
|          |            zext_ln112_1_fu_995            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_2_fu_1007           |    0    |    0    |    0    |    0    |
|          |            zext_ln112_3_fu_1042           |    0    |    0    |    0    |    0    |
|          |            zext_ln112_4_fu_1059           |    0    |    0    |    0    |    0    |
|          |            zext_ln112_5_fu_1071           |    0    |    0    |    0    |    0    |
|          |            zext_ln115_5_fu_1090           |    0    |    0    |    0    |    0    |
|          |             zext_ln67_fu_1166             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln104_fu_601            |    0    |    0    |    0    |    0    |
|          |             trunc_ln43_fu_605             |    0    |    0    |    0    |    0    |
|          |            trunc_ln43_1_fu_609            |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln43_2_fu_687            |    0    |    0    |    0    |    0    |
|          |            trunc_ln43_3_fu_779            |    0    |    0    |    0    |    0    |
|          |            trunc_ln43_4_fu_783            |    0    |    0    |    0    |    0    |
|          |             trunc_ln109_fu_974            |    0    |    0    |    0    |    0    |
|          |             trunc_ln62_fu_1150            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                grp_fu_1434                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    23   |  23.45  |   5300  |   5821  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln108_reg_1311    |    3   |
|     add_ln109_reg_1386    |    3   |
|    add_ln112_4_reg_1355   |   64   |
|     add_ln112_reg_1321    |   64   |
|    add_ln115_1_reg_1360   |    7   |
|    add_ln36_1_reg_1250    |    4   |
|     add_ln36_reg_1411     |    6   |
|    add_ln40_1_reg_1263    |   10   |
|     add_ln45_reg_1293     |    2   |
|     add_ln62_reg_1399     |    3   |
|    add_ln67_1_reg_1421    |   10   |
|     add_ln67_reg_1416     |   10   |
|         bh_reg_361        |    3   |
|   bitcast_ln41_reg_1303   |   32   |
|       bout_1_reg_349      |    3   |
| conv2_biases_addr_reg_1316|    5   |
|     empty_354_reg_1333    |   32   |
|         h_reg_1203        |    8   |
|     i3_addr_1_reg_1391    |   32   |
|      i3_addr_reg_1369     |   32   |
|         i_reg_327         |    7   |
|   icmp_ln109_1_reg_1365   |    1   |
|    icmp_ln109_reg_1339    |    1   |
|  indvar_flatten32_reg_316 |    9   |
|  indvar_flatten63_reg_294 |   10   |
|       indvar_reg_271      |    4   |
| input_ftmap_read_reg_1215 |   64   |
|    mul_ln109_1_reg_1374   |   10   |
|     mul_ln109_reg_1343    |   10   |
|     mul_ln45_reg_1288     |   10   |
|     mul_ln50_reg_1283     |   14   |
|        o_1_reg_373        |    3   |
|         o_reg_305         |    3   |
|        out_reg_282        |    6   |
| output_ftmap_read_reg_1210|   64   |
|         r_reg_338         |    2   |
|   select_ln40_1_reg_1268  |    3   |
|   select_ln41_1_reg_1273  |    7   |
|   select_ln41_3_reg_1298  |    9   |
|    sext_ln108_reg_1327    |    7   |
|     sub_ln67_reg_1404     |   10   |
|     sub_ln80_reg_1236     |   19   |
|    trunc_ln104_reg_1255   |    5   |
|   trunc_ln122_1_reg_1380  |   62   |
|     trunc_ln2_reg_1349    |   62   |
|     trunc_ln_reg_1220     |   62   |
|      w2_addr_reg_1225     |   32   |
|weight_buffer_addr_reg_1278|    8   |
|    zext_ln105_reg_1241    |    9   |
+---------------------------+--------+
|           Total           |   846  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|            grp_writeresp_fu_229           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_229           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_writeresp_fu_237           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_237           |  p1  |   2  |  32  |   64   ||    9    |
|             grp_access_fu_252             |  p0  |   2  |   8  |   16   ||    9    |
|             grp_access_fu_265             |  p0  |   2  |   5  |   10   ||    9    |
|                out_reg_282                |  p0  |   2  |   6  |   12   ||    9    |
|               bout_1_reg_349              |  p0  |   2  |   3  |    6   ||    9    |
|                 bh_reg_361                |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384 |  p3  |   2  |  19  |   38   ||    9    |
|       grp_conv2_Pipeline_COL_fu_407       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_conv2_Pipeline_RELU_fu_426      |  p1  |   2  |  10  |   20   ||    9    |
|      grp_conv2_Pipeline_RELU6_fu_452      |  p1  |   2  |  10  |   20   ||    9    |
|        grp_conv2_Pipeline_BW_fu_478       |  p1  |   2  |  10  |   20   ||    9    |
|       grp_conv2_Pipeline_BW7_fu_489       |  p1  |   2  |  10  |   20   ||    9    |
|       grp_conv2_Pipeline_BW8_fu_500       |  p1  |   2  |  10  |   20   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   384  ||  6.832  ||   126   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |   23   |  5300  |  5821  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   126  |
|  Register |    -   |    -   |   846  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   30   |  6146  |  5947  |
+-----------+--------+--------+--------+--------+
