{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 18:59:36 2023 " "Info: Processing started: Tue Oct 31 18:59:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDA_algorithm -c DDA_algorithm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDA_algorithm -c DDA_algorithm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DDA_algorithm.v(20) " "Warning (10268): Verilog HDL information at DDA_algorithm.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dda_algorithm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dda_algorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDA_algorithm " "Info: Found entity 1: DDA_algorithm" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDA_algorithm " "Info: Elaborating entity \"DDA_algorithm\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DDA_algorithm.v(25) " "Warning (10230): Verilog HDL assignment warning at DDA_algorithm.v(25): truncated value with size 32 to match size of target (8)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DDA_algorithm.v(42) " "Warning (10230): Verilog HDL assignment warning at DDA_algorithm.v(42): truncated value with size 32 to match size of target (3)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DDA_algorithm.v(60) " "Warning (10230): Verilog HDL assignment warning at DDA_algorithm.v(60): truncated value with size 32 to match size of target (3)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DDA_algorithm.v(75) " "Warning (10230): Verilog HDL assignment warning at DDA_algorithm.v(75): truncated value with size 32 to match size of target (4)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Info: Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Info: Implemented 152 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.map.smsg " "Info: Generated suppressed messages file E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 18:59:37 2023 " "Info: Processing ended: Tue Oct 31 18:59:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
