// Seed: 3114840475
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 : 1] id_4;
  localparam id_5 = 1 & "";
  always begin : LABEL_0
    wait (id_3);
  end
  assign id_3 = id_4;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd68
) (
    input  wand  id_0,
    output uwire _id_1,
    input  tri0  id_2
);
  logic [id_1 : 1 'b0] id_4;
  wire id_5;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_10
  );
endmodule
