# 5 cache (Part II)

## 5.6 Cache Misses

cache hitì˜ ê²½ìš° CPUëŠ” í‰ì†ŒëŒ€ë¡œ ë™ì‘í•œë‹¤. í•˜ì§€ë§Œ cache missê°€ ì¼ì–´ë‚˜ë©´ itemì„ **refill**í•´ì•¼ í•œë‹¤.

> ì˜ˆì™¸ë‚˜ ì¸í„°ëŸ½íŠ¸ì™€ ë‹¤ë¥´ê²Œ, cache missëŠ” penaltyë¡œ pipeline stallë§Œ ë°œìƒí•œë‹¤.

1. cache missê°€ ì¼ì–´ë‚œ instruction address(ì›ë˜ì˜ PC ê°’)ë¥¼ ê°€ì ¸ì˜¨ë‹¤.

   - (ë©€í‹°ì‚¬ì´í´ CPUì˜ ê²½ìš°) ë§¨ ì²˜ìŒ clock cycleì—ì„œ PCê°€ PC+4ë¡œ ì¦ê°€í•˜ê¸° ë•Œë¬¸ì—, PC-4ë¥¼ ê°€ì ¸ì™€ì•¼ cache missë¥¼ ë°œìƒì‹œí‚¨ instructionì„ ê°€ì ¸ì˜¤ê²Œ ëœë‹¤.

   - ë‹¨ì¼ì‚¬ì´í´ CPUì˜ ê²½ìš° PCê°€ ì¦ê°€í•˜ê¸° ì´ì „ì´ë¯€ë¡œ, PC ê°’ì„ ê·¸ëŒ€ë¡œ ê°€ì ¸ì˜¤ë©´ ëœë‹¤.

2. memory hierarchyì˜ lower levelì—ì„œ dataë¥¼ ì½ëŠ”ë‹¤.

   - memry accessì— ì—¬ëŸ¬ clockì´ ê±¸ë¦¬ë¯€ë¡œ CPU pipelineì„ **stall**í•œë‹¤.

3. cache entryì— ì‘ì„±í•œë‹¤.(data, tag, valid bitë³„ë¡œ ì‘ì„±)

4. instruction ìˆ˜í–‰ì„ ì²« ë‹¨ê³„ë¶€í„° ë‹¤ì‹œ ì‹œì‘í•œë‹¤.

   - instruction cache miss: instructionì„ restartí•œë‹¤.

   - data cache miss: data accessë¥¼ completeí•œë‹¤.

     > data cache missëŠ” load instructionì—ì„œ ë°œìƒí•œë‹¤.

---

## 5.7 Cache Write

cacheì— dataë¥¼ ì“¸ ë•Œ, ê³ ë ¤í•´ì•¼ í•˜ëŠ” ì—¬ëŸ¬ê°€ì§€ ë¬¸ì œê°€ ìˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ store instructionì— ë”°ë¼ ì–´ë– í•œ dataë¥¼ ì €ì¥í•  ë•Œ, data cacheì—ë§Œ dataë¥¼ ì €ì¥í•˜ê³  memoryì—ëŠ” ì €ì¥í•˜ì§€ ì•ŠëŠ”ë‹¤ë©´(**data-write hit** ë°©ì‹) **inconsistent**(ë¶ˆì¼ì¹˜)ê°€ ë°œìƒí•œë‹¤.

---

### 5.7.1 Write-Through

cacheì™€ memoryì— dataë¥¼ í•­ìƒ ë™ì‹œì— updateí•˜ëŠ” **Write-through**(ì¦‰ì‹œ ì“°ê¸°) ë°©ì‹ì„ ê³ ë ¤í•  ìˆ˜ ìˆë‹¤. ê·¸ëŸ°ë° ì´ ë°©ì‹ì€ writeì— ë„ˆë¬´ ê¸´ ì‹œê°„ì´ í•„ìš”í•˜ë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 2: Write-Through ë°©ì‹ì˜ ì„±ëŠ¥ ì €í•˜&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒ ì¡°ê±´ì—ì„œ write-through ë°©ì‹ì— ë”°ë¥¸ ì„±ëŠ¥ ì €í•˜ë¥¼ ê³„ì‚°í•˜ë¼.

- base CPI = 1.0

  > base CPIë€ **cache hit**ë§Œ ì¼ì–´ë‚  ë•Œì˜ CPIë¥¼ ëœ»í•œë‹¤.
  
- instruction rate: ì „ì²´ instructionì—ì„œ store instructionê°€ ì°¨ì§€í•˜ëŠ” ë¹„ìœ¨ì€ 10%

- penalty: ëª¨ë“  writeì—ì„œ 100ê°œì˜ clock cycleì´ ì¶”ê¸°ë¡œ í•„ìš”í•˜ë‹¤.

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

- Effective CPI = base CPI + miss penalty x miss rate

   - 1.0 + 100 * 10% = 11

ë”°ë¼ì„œ 10ë°° ì´ìƒì˜ ì„±ëŠ¥ ì €í•˜ê°€ ë°œìƒí•œë‹¤.

---

### 5.7.2 write buffer

Write-Throughì˜ ë¬¸ì œë¥¼ í•´ê²°í•˜ëŠ” ë°©ì•ˆìœ¼ë¡œ **write buffer**ë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆë‹¤. processorëŠ” dataë¥¼ cacheì™€ write bufferì— ë™ì‹œì— ì“´ë‹¤.

- write buffer: memoryì— writtenë˜ê¸°ë¥¼ watingí•˜ëŠ” dataë¥¼ holdí•œë‹¤.

- CPUëŠ” immediateí•˜ê²Œ continueí•  ìˆ˜ ìˆë‹¤.

- í•˜ì§€ë§Œ write bufferê°€ ê°€ë“ì°¼ë‹¤ë©´(full), bufferì— ë¹ˆ ê³µê°„ì´ ìƒê¸¸ ë•Œê¹Œì§€ stallì´ ë°œìƒí•œë‹¤.

ê·¸ëŸ¬ë‚˜ bufferê°€ memoryì— ì“°ëŠ” ì‹œê°„ì´, processorê°€ bufferì— ì“°ëŠ” ì‹œê°„ë³´ë‹¤ ëŠë¦¬ë©´ stallì´ ë°œìƒí•  ìˆ˜ ìˆë‹¤. í˜¹ì€ bufferì˜ ì“°ê¸° ì†ë„ê°€ memory systemì´ ë°›ì•„ë“¤ì´ëŠ” ì†ë„ë³´ë‹¤ stallì´ ë°œìƒí•  ìˆ˜ ìˆë‹¤. ë”°ë¼ì„œ ë³´í†µ buffer entryë¥¼ 2ê°œ ì´ìƒìœ¼ë¡œ ë‘”ë‹¤.

---

### 5.7.3 Write Back

**Write Back**ì´ë€ data-write hit ë•Œ, ì˜¤ì§ cache blockë§Œì„ updateí•˜ê³  main memoryëŠ” ëŠ¦ê²Œ updateí•˜ëŠ” ë°©ì‹ì´ë‹¤.(**lazy write**)

ê·¸ë ‡ë‹¤ë©´ ì–¸ì œê¹Œì§€ main memoryì— updateí•˜ëŠ” ì¼ì„ ë¯¸ë£° ìˆ˜ ìˆì„ê¹Œ? ë°”ë¡œ cache block ë‹¨ìœ„ë¡œ update(replace)í•˜ëŠ” ìƒí™©ì´ ë°œìƒí•  ë•Œë‹¤. cache blockì´ overwritenë  ë•Œ main memoryë¥¼ updateí•œë‹¤.

Write Backì˜ êµ¬í˜„ì„ ìœ„í•´ì„œ **dirty bit**ë¥¼ ë‘”ë‹¤. dirty bit(status bit)ë€ í•´ë‹¹ dataê°€ ìƒˆë¡œìš´ ê°’ìœ¼ë¡œ ìˆ˜ì •ì´ ë˜ì—ˆë‹¤ëŠ” ì‚¬ì‹¤ì„ ë‚˜íƒ€ë‚¸ë‹¤. update ë•Œ dirty bitë¥¼ ì°¸ê³ í•˜ì—¬, ìƒˆë¡œìš´ ê°’ë§Œ main memoryì— updateí•˜ê²Œ ëœë‹¤.

---

### 5.7.4 Write Allocation

cache writeë¥¼ ì‹œë„í–ˆì„ ë•Œ, cache missê¹Œì§€ ì¼ì–´ë‚˜ëŠ” ê²½ìš°ì˜ ì •ì±…ë„ ìƒê°í•´ì•¼ í•œë‹¤. writeí•˜ë ¤ëŠ” memory address dataê°€ cacheì— ì¡´ì¬í•˜ì§€ ì•ŠëŠ”ë‹¤ë©´, cacheì— dataë¥¼ ê°€ì ¸ì™€ì„œ writeë¥¼ ìˆ˜í–‰í• ì§€ ë§ì§€ë¥¼ ê²°ì •í•´ì•¼ í•œë‹¤.

- **write allocate**: blockì„ fetchí•˜ê³  cacheì— writeí•œë‹¤.

  ![write allocate](images/write_allocate.png)

- no write allocate: ì˜¤ì§ main memoryì—ë§Œ writeí•œë‹¤.

  ![no write allocate](images/no_write_allocate.png)

> Write Backì˜ ê²½ìš°, ì£¼ë¡œ write allocateë¥¼ ì‚¬ìš©í•œë‹¤.

---

## 5.8 Split Cache

ëŒ€ë¶€ë¶„ì˜ processorëŠ” pipeliningì˜ íš¨ìœ¨ì ì¸ êµ¬í˜„ì„ ìœ„í•´, instruction cache, data cacheë¥¼ ë‚˜ëˆ„ëŠ” **split cache**(ë¶„í•  ìºì‹œ) ê¸°ë²•ì„ ì‚¬ìš©í•œë‹¤. 

ì¼ë°˜ì ìœ¼ë¡œ split cacheë¥¼ í•©ì¹œ í¬ê¸°ì™€ ë™ì¼í•œ í¬ê¸°ì˜ combined cache(í†µí•© ìºì‹œ)ê°€ ì‚´ì§ ë” ì¢‹ì€ hit rateë¥¼ ë³´ì´ì§€ë§Œ, ê·¸ëŸ¼ì—ë„ split cacheë¥¼ ì‚¬ìš©í•¨ìœ¼ë¡œì¨ **cache bandwidth**(ìºì‹œ ëŒ€ì—­í­)ì´ ë‘ ë°°ë¡œ ëŠ˜ì–´ë‚˜ê²Œ ëœë‹¤.

> split cacheì˜ ë˜ ë‹¤ë¥¸ ì¥ì ìœ¼ë¡œ conflict missê°€ ì¤„ì–´ë“œëŠ” ì´ì ë„ ìˆë‹¤.

> ì´ëŸ¬í•œ ì  ë•Œë¬¸ì— cache performanceëŠ” ë‹¨ìˆœíˆ miss rateë§Œìœ¼ë¡œ ì¸¡ì •í•˜ì§€ ì•ŠëŠ”ë‹¤.

---

## 5.9 Measuring Cache Performance

cacheê°€ ê°€ì§„ ì„±ëŠ¥ì€ CPU timeìœ¼ë¡œ ë¹„êµí•  ìˆ˜ ìˆë‹¤. cache ê´€ì ì—ì„œ CPU timeì€ í¬ê²Œ ë‘ ì¢…ë¥˜ë¡œ ë‚˜ëˆŒ ìˆ˜ ìˆë‹¤.

- **CPU execution clock cycles**: í”„ë¡œê·¸ë¨ì´ ì‹¤í–‰ë˜ëŠ”ë° ê±¸ë¦¬ëŠ” clock cycle ìˆ˜

  - ì¼ë°˜ì ìœ¼ë¡œ cache hit timeì„ ì •ìƒì ì¸ CPU ìˆ˜í–‰ ì‚¬ì´í´ë¡œ ê°„ì£¼í•œë‹¤.

- **memory stall clock cycles**: memory access ë•Œ stallë˜ëŠ” clock cycle ìˆ˜

  - ëŒ€ë¶€ë¶„ì˜ ë¹„ì¤‘ì´ cache miss penaltyì´ë‹¤.

  - load, store instructionì—ì„œ ë°œìƒí•œë‹¤.

ë”°ë¼ì„œ ì „ì²´ CPU timeì€ ë‹¤ìŒê³¼ ê°™ì´ ê³„ì‚°í•  ìˆ˜ ìˆë‹¤.

- CPU time = (CPU execution clock cycles + memory stall clock cycles) x clock cycle time

---

### 5.9.1 Memory Stall Cycles

**memory stall clock cycles**(ë©”ëª¨ë¦¬ ì§€ì—° í´ëŸ­ ì‚¬ì´í´)ì€ Read-stall cycles, Write-stall cyclesì˜ í•©ìœ¼ë¡œ ë‚˜íƒ€ë‚¼ ìˆ˜ ìˆë‹¤.

- Read-stall cycles

  - {Read ì ‘ê·¼ ìˆ˜/Program ìˆ˜} x Read miss rate x Read miss penalty

- Write-stall cycles

  - (Write-Through ë°©ì‹) write bufferì— ë¹ˆ ìë¦¬ê°€ ì—†ì„ ë•Œ ë°œìƒí•˜ëŠ” write buffer stallsë„ ê³ ë ¤í•´ì•¼ í•œë‹¤.

    - [{Write ì ‘ê·¼ ìˆ˜/Program ìˆ˜} x Write miss rate x Write miss penalty] + Write buffer stalls

  - (Write-Back ë°©ì‹) update ë•Œ main memoryì— ì“°ëŠ” ì¶”ê°€ì ì¸ latencyë¥¼ ê³ ë ¤í•´ì•¼ í•œë‹¤.

ëŒ€ë¶€ë¶„ì˜ Write-Through ë°©ì‹ cacheì—ì„œ write buffer stallsê°€ ì¶©ë¶„íˆ ì‘ë‹¤ë©´, Read-stall cyclesì™€ Write-stall cyclesëŠ” ê°™ë‹¤ê³  ë³¼ ìˆ˜ ìˆë‹¤. ì´ ê²½ìš° memory stall clock cyclesëŠ” ë‹¤ìŒê³¼ ê°™ì´ ë‚˜íƒ€ë‚¼ ìˆ˜ ìˆë‹¤.

- memory stall clock cycles = {Memory access ìˆ˜/Program ìˆ˜} x miss rate x miss penalty

  - = {instructions/programs ìˆ˜} x {miss ìˆ˜/instructions ìˆ˜} x miss penalty

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 3: I-cache, D-cache miss cycles, Actual CPI êµ¬í•˜ê¸°&nbsp;&nbsp;&nbsp;</span>

ì¼ë°˜ì ìœ¼ë¡œ I-cache(instruction cache), D-cache(Data cache)ì˜ miss rateë¥¼ ë¹„êµí•˜ë©´, data cacheì˜ miss rateê°€ ë” ë†’ë‹¤. instructionì´ dataë³´ë‹¤ localityë¥¼ ë” ë§ì´ ê°–ê¸° ë•Œë¬¸ì´ë‹¤.

I-cache, D-cacheì˜ miss rateëŠ” ë‹¤ìŒê³¼ ê°™ì´ ê°€ì •í•œë‹¤. 

- I-cache miss rate = 2%

- D-cache miss rate = 4%

ë‘ cacheì˜ miss penaltyëŠ” ë™ì¼í•˜ê²Œ 100 cyclesì´ë¼ê³  ê°€ì •í•œë‹¤.

- Miss penalty = 100 cycles

base CPI ë° load, store instructionsì´ ì°¨ì§€í•˜ëŠ” ë¹„ì¤‘ì€ ë‹¤ìŒê³¼ ê°™ë‹¤.

- Base CPI(ideal cache): 2 cycles

- Load & stores: 36% of instructions

ì´ë•Œ ë‹¤ìŒ ë‘ ê°€ì§€ë¥¼ êµ¬í•˜ë¼.

1. memory-stall miss cyclesì„ êµ¬í•˜ë¼.

2. Actual CPIë¥¼ êµ¬í•˜ë¼.

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

ìš°ì„  I-cacheì—ì„œ instruction miss cyclesë¥¼ êµ¬í•´ë³´ì.

- Instruction miss cycles = \#Instructions x 2% x 100 cycles = \#Instructions x 2 cycles

ë‹¤ìŒì€ D-cacheì—ì„œ data miss cyclesë¥¼ êµ¬í•´ë³´ì.

- Data miss cycles = \#Instructions x **36%** x 4% x 100 cycles = \#Instructions x 1.44 cycles

  > ì–¸ëœ» D-cacheì˜ miss rateê°€ 0.04ë¡œ ë” ë†’ì•„ë³´ì´ì§€ë§Œ, 0.36ì´ë¼ëŠ” ë¹„ìœ¨ ë•Œë¬¸ì— penaltyëŠ” D-cacheê°€ ë” ë‚®ë‹¤.

ë”°ë¼ì„œ ì „ì²´ <U>memory-stall miss cycles = 2I + 1.44I = 3.44I cycles</U>ì´ë‹¤.

ì´ì œ Actual CPIë¥¼ êµ¬í•´ë³´ì.

- Actual CPI = Base CPI + I-cache miss cycle + D-cache miss cycle = 2 + 2 + 1.44 = 5.44

- ideal CPUëŠ” ì´ì™€ ë¹„êµí–ˆì„ ë–„ 5.44/2 = 2.72 times ë¹ ë¥´ë‹¤.

> ë§Œì•½ pipelineì„ ê°œì„ í•´ì„œ base CPIë¥¼ 1 cyclesê¹Œì§€ ì¤„ì˜€ë‹¤ë©´ Actual CPIëŠ” 1+ 3.44 = 4.44ê°€ ëœë‹¤. memory -stallìœ¼ë¡œ ë“£ëŠ” ì‹œê°„ì˜ ë¹„ì¤‘ì„ ê³„ì‚°í•˜ë©´ 3.44/5.44 = 63%ì—ì„œ 3.44/4.44 = 77%ì´ ëœë‹¤.

> ì´ëŸ¬í•œ ì‚¬ì‹¤ì´ memory systemì˜ ê°œì„ ì´ ì–¼ë§ˆë‚˜ ì¤‘ìš”í•œì§€ë¥¼ ë³´ì—¬ì¤€ë‹¤.

---

### 5.9.2 Average Memory Access Time

ê·¸ëŸ°ë° cacheê°€ ì–´ëŠ ì •ë„ í° ì‚¬ì´ì¦ˆë¥¼ ê°–ëŠ” ê²½ìš°, cache hit ìƒí™©ì—ì„œ fetch timeì´ ì˜¤ë˜ ê±¸ë¦´ ìˆ˜ ìˆë‹¤. íŠ¹íˆ hit rateê°€ í´ìˆ˜ë¡ hit timeì´ cache performanceì—ì„œ ì°¨ì§€í•˜ëŠ” ë¹„ì¤‘ì´ ì»¤ì§„ë‹¤.

ë”°ë¼ì„œ cache hit, cache miss ì–‘ìª½ì„ ëª¨ë‘ ê³ ë ¤í•˜ëŠ” cache performance ì§€í‘œë¡œ **AMAT**(Average Memory Access Time)ì„ ì‚¬ìš©í•œë‹¤.

- AMAT = hit time + miss rate x miss penalty

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 4: AMAT êµ¬í•˜ê¸°&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒê³¼ ê°™ì€ ì¡°ê±´ì—ì„œ AMATë¥¼ êµ¬í•˜ë¼.

- clock cycle time: 1ns

- miss penalty: 20 clocks

- miss rate per instruction: 0.05

- cache access time(hit detection time í¬í•¨): 1 clock cycle

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

- AMAT = (1 + 0.05 * 20) = 2 clock cycles í˜¹ì€ 2ns

---

## 5.10 Associate Caches

memory blockì„ cacheì— mappingí•˜ëŠ” ë” ë‹¤ì–‘í•œ ë°©ë²•ì„ ì‚´í´ë³´ì.

![cache examples](images/cache_examples.png)

---

### 5.10.1 Fully Associative Cache

**fully associative**(ì™„ì „ ì—°ê´€) ë°©ì‹ì€ memory blockì„ ì–´ë– í•œ cache entryì™€ë„ ì—°ê´€ì‹œí‚¬ ìˆ˜ ìˆë‹¤. ë”°ë¼ì„œ indexingì´ë¼ëŠ” ê°œë…ì´ ì—†ë‹¤.

- ì¥ì 

  - ë‹¤ë¥¸ ë°©ì‹ì— ë¹„í•´ miss rateë¥¼ í¬ê²Œ ì¤„ì¼ ìˆ˜ ìˆë‹¤.

- ë‹¨ì 

  - ì›í•˜ëŠ” blockì´ ì–´ë””ì— ìˆëŠ”ì§€ ëª¨ë“  cache entryì„ ê²€ìƒ‰(ë¹„êµ)í•´ì•¼ í•œë‹¤. ë”°ë¼ì„œ ê° cache entryë§ˆë‹¤ **comparator**(ë¹„êµê¸°)ë¥¼ ì¥ì°©í•´ì•¼ í•˜ë¯€ë¡œ hardware costê°€ í¬ë‹¤.

    > ë°˜ë©´ direct mapped cacheëŠ” ì˜¤ì§ í•˜ë‚˜ì˜ comparator(`=`)ê°€ tag bitsë¥¼ ë¹„êµí•˜ì—¬ blockì„ ì°¾ì•„ëƒˆë‹¤.

    > ë”°ë¼ì„œ blockì´ ëª‡ ê°œ ì•ˆ ë˜ëŠ” ì‘ì€ cacheì—ì„œ ì“´ë‹¤.

---

### 5.10.2 N-way Set Associative Cache

**n-way set associative cache**(n-way ì§‘í•© ì—°ê´€ ìºì‹œ)ì—ì„œëŠ”, nê°œ entries(entries)ë¥¼ í¬í•¨í•˜ëŠ” **set** ë‹¨ìœ„ë¥¼ ë„ì…í•œë‹¤. cache block ìˆ˜ê°€ ì´ 8ê°œ ìˆì„ ë•Œ, ë‹¤ì–‘í•œ N-way set ì˜ˆì‹œë¥¼ ì‚´í´ë³´ì.

![n-way set](images/n-way.png)

> 1-way setì€ direct mapped, 8-way setì€ fully-associativeì™€ ë™ì¼í•˜ë‹¤.

ê·¸ë ‡ë‹¤ë©´ memory blockì€ ì–´ë””ë¡œ mappingì´ ë˜ëŠ” ê²ƒì¼ê¹Œ? ë‹¤ìŒê³¼ ê°™ì€ ê³„ì‚°ìœ¼ë¡œ êµ¬í•  ìˆ˜ ìˆë‹¤.

- (block number) modulo (\#sets in caches)

  - tag comparisionsì— \#setsë§Œí¼ì˜ comparatorsê°€ í•„ìš”í•˜ë‹¤.

> ë°˜ë©´ direct mapped cacheëŠ” (block number) modulo (\#blocks in cache)ì˜€ë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 5: direct mapped, 2-way set associative, fully associative&nbsp;&nbsp;&nbsp;</span>

block address 0, 8, 0, 6, 8ë¥¼ ìˆœì„œëŒ€ë¡œ ì°¸ì¡°í•œë‹¤ê³  í•˜ì. 1 word í¬ê¸°ì˜ cache blockì´ 4ê°œ ìˆì„ ë•Œ, direct mapped, 2-way set associative, fully associative ë°©ì‹ì—ì„œ ê°ê° cache missê°€ ì–¼ë§ˆë‚˜ ì¼ì–´ë‚˜ëŠ”ì§€ êµ¬í•˜ë¼.

> ì´ì§„ìˆ˜ í˜•íƒœ: 0000, 1000, 0000, 0110, 1000

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

1. direct mapped cache

![DMC example](images/DMC_example.png)

- 0 modulo 4 = 0(miss)

- 8 modulo 4 = 0(miss)

- 0 modulo 4 = 0(miss)

- 6 modulo 4 = 2(miss)

- 8 modulo 4 = 0(miss)

2. 2-way set associative

![2-way set example](images/2-way_set_example.png)

- 0 modulo 2 = 0(miss)

- 8 modulo 2 = 0(miss)

- 0 modulo 2 = 0(hit)

- 6 modulo 2 = 0(miss)

  > **Least Recently Used**(LRU) policyë¥¼ í†µí•´, Mem[8]ì´ Mem[6]ë¡œ replacementë˜ì—ˆë‹¤.

- 8 modulo 2 = 0(miss)

3. Fully associative

![fully associative example](images/fully_associative_example.png)

- 0: miss

- 8: miss

- 0: hit

- 6: miss

- 8: hit

---

### 5.10.3 Set Associative Cache address subdivision

ë‹¤ìŒì€ 4-way set associative cacheì„ êµ¬í˜„í•œ ê·¸ë¦¼ì´ë‹¤. memory addressê°€ ì£¼ì–´ì¡Œì„ ë•Œ, cache entryë¥¼ ì°¾ëŠ” ê³¼ì •ì„ ìì„¸íˆ ì‚´í´ë³´ì.

![associative cache diagram](images/associative_cache_diagram.png)

- ê° setëŠ” entry 256ê°œ( $2^8$ )ë¥¼ ê°€ì§„ë‹¤. ë”°ë¼ì„œ index bitsë¡œ 8 bitsê°€ í•„ìš”í•˜ë‹¤.

  > ê° setë¥¼ sheetë¼ê³ ë„ ì§€ì¹­í•œë‹¤. 

  > setê°€ ëŠ˜ì–´ë‚ ìˆ˜ë¡(associativityê°€ ë†’ì•„ì§ˆìˆ˜ë¡), index bits ìˆ˜ëŠ” ì¤„ê³  comparator ìˆ˜, tag bits ìˆ˜ëŠ” ëŠ˜ì–´ë‚œë‹¤.

- hardwareë¡œ 4ê°œì˜ comparatorì™€, 4ê°œì˜ setì—ì„œ data í•˜ë‚˜ë¥¼ ì„ íƒí•˜ê¸° ìœ„í•œ 4:1 MUXê°€ í•„ìš”í•˜ë‹¤.

- block sizeê°€ 1 wordë¥¼ ì €ì¥í•˜ë¯€ë¡œ, tag bitsëŠ” 32 - (8 + 2) = 22ê°€ ëœë‹¤.

- ì „ì²´ cache bitsëŠ” 4 x 256 x ({1 x 32 bits} + 22 bits + 1 bit) = 56,320 bitsì´ë‹¤.

---

### 5.10.4 Miss Rate and Associativity

ë‹¤ìŒì€ **associativity**(ì—°ê´€ ì •ë„)ì— ë”°ë¼ miss rateê°€ ì–¼ë§ˆë‚˜ ì¤„ì–´ë“œëŠ”ì§€ë¥¼ ë‚˜íƒ€ë‚¸ ì˜ˆì‹œë‹¤. ê° ê·¸ë˜í”„ë¥¼ êµ¬ë¶„í•˜ëŠ” ìˆ«ìëŠ” data cacheì˜ í¬ê¸°ë¥¼ ë‚˜íƒ€ë‚¸ë‹¤. ëŒ€ì²´ë¡œ associativityê°€ í´ìˆ˜ë¡ miss rateê°€ ë‚®ì•„ì§€ëŠ” ê²ƒì„ í™•ì¸í•  ìˆ˜ ìˆë‹¤.

![data cache miss rate example](images/data_cache_miss_rate_example.png)

---

## 5.11 Replacement Policy

direct mappedì—ì„œëŠ” ë¬´ì¡°ê±´ replacementê°€ ì¼ì–´ë‚˜ë¯€ë¡œ ì •ì±…ì´ í•„ìš”í•˜ì§€ ì•Šë‹¤. í•˜ì§€ë§Œ set associativeì—ì„œëŠ” blockì„ ì–´ë””ì— ë„£ì„ì§€ ì„ íƒí•´ì•¼ í•˜ê³ , ë™ì‹œì— ì–´ë–¤ blockì„ êµì²´í•  ê²ƒì¸ì§€ ì„ íƒí•´ì•¼ í•œë‹¤.

- **LRU**(Least-Recently Used)

  - ê°€ì¥ ë„ë¦¬ ì“°ì´ëŠ” ë°©ì‹

  - setë§ˆë‹¤ ê°€ì¥ ë¨¼ì € ì“°ì¸ ì›ì†Œì™€ ê°€ì¥ ë‚˜ì¤‘ì— ì“°ì¸ ì›ì†Œë¥¼ ê¸°ë¡í•œë‹¤.

    - ë‹¨ì ìœ¼ë¡œ associativityê°€ ë†’ì„ìˆ˜ë¡ complex, costly hardwareê°€ í•„ìš”í•˜ë‹¤.

- **Random**

  - êµ¬í˜„ì´ ì‰½ë‹¤.

---

## 5.12 Sources of Misses

cache missesì˜ ì¢…ë¥˜ëŠ” í¬ê²Œ ì„¸ ê°€ì§€ë¡œ ë‚˜ëˆŒ ìˆ˜ ìˆë‹¤.

- **compulsory misses**(=**cold start misses**)

  - í•´ë‹¹ dataì— first access ë•Œ ë°œìƒí•˜ëŠ” cache miss

- **capacity misses**

  - cache sizeê°€ í•œì •ë˜ì–´ ìˆê¸° ë•Œë¬¸ì— ë°œìƒ

  - ì˜ˆ: cache sizeë³´ë‹¤ ë” í° array dataì— ì ‘ê·¼

- **conflict misses**(=**collision misses**)

  - non-fully associative cacheì—ì„œ ë°œìƒí•œë‹¤.

  - set entriesì—ì„œ competitioní•˜ëŠ” ê²½ìš° ë°œìƒí•œë‹¤.

ì§€ë‚œ ì˜ˆì œì˜ direct mapped cacheì—ì„œ cache miss ì¢…ë¥˜ë¥¼ êµ¬ë¶„í•´ ë³´ì.

![DMC example](images/DMC_example.png)

- 0 modulo 4 = 0: cold miss. Mem[0]ì´ cacheë¡œ ì˜®ê²¨ì§„ ì ì´ í•œ ë²ˆë„ ì—†ìœ¼ë¯€ë¡œ cold miss

- 8 modulo 4 = 0: cold miss. Mem[8]ì´ cacheë¡œ ì˜®ê²¨ì§„ ì ì´ í•œ ë²ˆë„ ì—†ìœ¼ë¯€ë¡œ cold miss

- 0 modulo 4 = 0: conflict miss. entryì— Mem[8]ì´ ì €ì¥ë˜ì–´ ìˆìœ¼ë¯€ë¡œ conflict miss

- 6 modulo 4 = 2: cold miss. Mem[6]ì´ cacheë¡œ ì˜®ê²¨ì§„ ì ì´ í•œ ë²ˆë„ ì—†ìœ¼ë¯€ë¡œ cold miss 

- 8 modulo 4 = 0: conflict miss. entryì— Mem[0]ì´ ì €ì¥ë˜ì–´ ìˆìœ¼ë¯€ë¡œ conflict miss

---

## 5.13 cache design trade-offs

cache designì— ë”°ë¥¸ trade-offsë¥¼ ì •ë¦¬í•˜ë©´ ë‹¤ìŒê³¼ ê°™ë‹¤.

| design | miss rate ì˜í–¥ | ë‹¨ì  |
| :---: | :---: | :---: |
| cache size â†‘ | capacity misses â†“ | access time â†‘ |
| associativity â†‘ | conflict misses â†“ | access time â†‘(MUXì—ì„œ ì†Œëª¨ë˜ëŠ” ì‹œê°„ë„ ì¦ê°€: 4-to-1 -> 8-to-1 -> ...) |
| block size â†‘ | compulsory misses â†“ | miss penalty â†‘ |

---

## 5.14 Multilevel Caches

í˜„ëŒ€ microprocessorëŠ” **Multilevel**(ë‹¤ë‹¨ê³„) cacheë¥¼ ì‚¬ìš©í•œë‹¤. primary cache(1ì°¨ ìºì‹œ, L1 cache)ì—ì„œ ì‹¤íŒ¨ë¥¼ í•˜ë©´ secondary cache(2ì°¨ ìºì‹œ, L2 cache)ì— ì ‘ê·¼í•˜ëŠ” ë°©ì‹ì´ë‹¤. 

- L2 cacheì˜ ëª©ì ì€ L1 cacheì˜ miss rateì„ ì¤„ì´ëŠ” ê²ƒì´ë‹¤. 

- L2 cacheëŠ” ë³´í†µ L1ë³´ë‹¤ í¬ì§€ë§Œ ëŠë¦¬ë‹¤. í•˜ì§€ë§Œ ì—¬ì „íˆ main memoryì™€ ë¹„êµí•˜ë©´ í›¨ì”¬ ë¹ ë¥´ë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 6: Multilevel caches performance&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒ ì¡°ê±´ì—ì„œ L1 cacheë§Œ ìˆì„ ë•Œ, L2 cacheê°€ ìˆì„ ë•Œ, (1) ê°ê°ì˜ miss penaltyì™€ effective CPIì™€ (2) L2 cache ì¶”ê°€ì— ë”°ë¥¸ speedupì„ êµ¬í•˜ë¼.

- base CPI = 1, clock rate = 4GHz

  > base CPI: ëª¨ë“  ì°¸ì¡°(reference)ê°€ L1 cacheì— hití•  ë•Œì˜ CPI

- main memory access time(penalty) = 100ns

- L1 cache

  - Miss rate/instruction = 2%

- L2 cache

  - access time = 5ns

  - ì¶”ê°€ ì‹œ global miss rate to main memory = 0.5%

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

ìš°ì„  ì˜¤ì§ L1 cache(primary cache)ë§Œ ìˆì„ ë•Œ, miss penaltyì™€ effective CPIëŠ” ë‹¤ìŒê³¼ ê°™ì´ êµ¬í•  ìˆ˜ ìˆë‹¤.

- miss penalty = 100ns/0.25ns = 400 cycles

  > clock rate = 4GHzì´ë¯€ë¡œ, 1 clock cycle = 1/4GHz = 0.25ns

- Effective CPI = 1 cycle(base CPI) + {0.02 x 400 cycles}(memory-stalls miss cycles) = 9

ë°˜ë©´ L2 cacheê°€ ìˆì„ ë•Œ, miss penaltyì™€ effective CPIëŠ” ë‹¤ìŒê³¼ ê°™ì´ êµ¬í•  ìˆ˜ ìˆë‹¤.

- L1 miss, L2 hit

  - miss penalty = 5ns/0.25ns = 20 cycles

- L1 miss, L2 miss

  - extra penalty = 100ns/0.25ns = 400 cycles

- Effective CPI = 1 cycle(base CPI) + {0.02 x 20}(L1 miss, L2 hit) + {0.005 x 400}(L1, L2 miss) = 3.4

ë”°ë¼ì„œ L2 cacheë¥¼ ì¶”ê°€í•˜ë©´ì„œ 2.6ë°° speedupì„ ì–»ì—ˆë‹¤.(performance ratio = 9/3.4 = 2.6)

---