// Seed: 729440114
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_2 = 1;
  reg   id_3;
  always id_3 <= id_1;
endmodule
