#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28a6db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28c00d0 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x28aabe0 .functor NOT 1, L_0x28f4ea0, C4<0>, C4<0>, C4<0>;
L_0x28f4c80 .functor XOR 9, L_0x28f4ab0, L_0x28f4be0, C4<000000000>, C4<000000000>;
L_0x28f4d90 .functor XOR 9, L_0x28f4c80, L_0x28f4cf0, C4<000000000>, C4<000000000>;
v0x28f2440_0 .net *"_ivl_10", 8 0, L_0x28f4cf0;  1 drivers
v0x28f2540_0 .net *"_ivl_12", 8 0, L_0x28f4d90;  1 drivers
v0x28f2620_0 .net *"_ivl_2", 8 0, L_0x28f4a10;  1 drivers
v0x28f26e0_0 .net *"_ivl_4", 8 0, L_0x28f4ab0;  1 drivers
v0x28f27c0_0 .net *"_ivl_6", 8 0, L_0x28f4be0;  1 drivers
v0x28f28f0_0 .net *"_ivl_8", 8 0, L_0x28f4c80;  1 drivers
v0x28f29d0_0 .net "a", 7 0, v0x28f0cd0_0;  1 drivers
v0x28f2a90_0 .net "b", 7 0, v0x28f0d90_0;  1 drivers
v0x28f2b50_0 .var "clk", 0 0;
v0x28f2c80_0 .net "overflow_dut", 0 0, L_0x28b72e0;  1 drivers
v0x28f2d20_0 .net "overflow_ref", 0 0, L_0x28ab630;  1 drivers
v0x28f2dc0_0 .net "s_dut", 7 0, L_0x28f4250;  1 drivers
v0x28f2e90_0 .net "s_ref", 7 0, L_0x28f3790;  1 drivers
v0x28f2f60_0 .var/2u "stats1", 223 0;
v0x28f3000_0 .var/2u "strobe", 0 0;
v0x28f30a0_0 .net "tb_match", 0 0, L_0x28f4ea0;  1 drivers
v0x28f3160_0 .net "tb_mismatch", 0 0, L_0x28aabe0;  1 drivers
v0x28f3220_0 .net "wavedrom_enable", 0 0, v0x28f0ed0_0;  1 drivers
v0x28f32f0_0 .net "wavedrom_title", 511 0, v0x28f0f70_0;  1 drivers
L_0x28f4a10 .concat [ 1 8 0 0], L_0x28ab630, L_0x28f3790;
L_0x28f4ab0 .concat [ 1 8 0 0], L_0x28ab630, L_0x28f3790;
L_0x28f4be0 .concat [ 1 8 0 0], L_0x28b72e0, L_0x28f4250;
L_0x28f4cf0 .concat [ 1 8 0 0], L_0x28ab630, L_0x28f3790;
L_0x28f4ea0 .cmp/eeq 9, L_0x28f4a10, L_0x28f4d90;
S_0x28c0260 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x28c00d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x28aaf50 .functor XOR 1, L_0x28f3900, L_0x28f39a0, C4<0>, C4<0>;
L_0x28ab2c0 .functor XOR 1, L_0x28f3c10, L_0x28f3d00, C4<0>, C4<0>;
L_0x28ab630 .functor AND 1, L_0x28f3b20, L_0x28ab2c0, C4<1>, C4<1>;
v0x28aa5f0_0 .net *"_ivl_0", 8 0, L_0x28f3420;  1 drivers
v0x28aa980_0 .net *"_ivl_13", 0 0, L_0x28f3900;  1 drivers
v0x28aacf0_0 .net *"_ivl_15", 0 0, L_0x28f39a0;  1 drivers
v0x28ab060_0 .net *"_ivl_16", 0 0, L_0x28aaf50;  1 drivers
v0x28ab3d0_0 .net *"_ivl_19", 0 0, L_0x28f3b20;  1 drivers
v0x28ab740_0 .net *"_ivl_21", 0 0, L_0x28f3c10;  1 drivers
v0x28abab0_0 .net *"_ivl_23", 0 0, L_0x28f3d00;  1 drivers
v0x28efc60_0 .net *"_ivl_24", 0 0, L_0x28ab2c0;  1 drivers
L_0x7f5d8ee3b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28efd20_0 .net *"_ivl_3", 0 0, L_0x7f5d8ee3b018;  1 drivers
v0x28efe90_0 .net *"_ivl_4", 8 0, L_0x28f3520;  1 drivers
L_0x7f5d8ee3b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28eff70_0 .net *"_ivl_7", 0 0, L_0x7f5d8ee3b060;  1 drivers
v0x28f0050_0 .net "a", 7 0, v0x28f0cd0_0;  alias, 1 drivers
v0x28f0130_0 .net "b", 7 0, v0x28f0d90_0;  alias, 1 drivers
v0x28f0210_0 .net "overflow", 0 0, L_0x28ab630;  alias, 1 drivers
v0x28f02d0_0 .net "s", 7 0, L_0x28f3790;  alias, 1 drivers
v0x28f03b0_0 .net "sum", 8 0, L_0x28f36a0;  1 drivers
L_0x28f3420 .concat [ 8 1 0 0], v0x28f0cd0_0, L_0x7f5d8ee3b018;
L_0x28f3520 .concat [ 8 1 0 0], v0x28f0d90_0, L_0x7f5d8ee3b060;
L_0x28f36a0 .arith/sum 9, L_0x28f3420, L_0x28f3520;
L_0x28f3790 .part L_0x28f36a0, 0, 8;
L_0x28f3900 .part v0x28f0cd0_0, 7, 1;
L_0x28f39a0 .part v0x28f0d90_0, 7, 1;
L_0x28f3b20 .reduce/nor L_0x28aaf50;
L_0x28f3c10 .part v0x28f0cd0_0, 7, 1;
L_0x28f3d00 .part L_0x28f3790, 7, 1;
S_0x28f0510 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x28c00d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x28f0cd0_0 .var "a", 7 0;
v0x28f0d90_0 .var "b", 7 0;
v0x28f0e30_0 .net "clk", 0 0, v0x28f2b50_0;  1 drivers
v0x28f0ed0_0 .var "wavedrom_enable", 0 0;
v0x28f0f70_0 .var "wavedrom_title", 511 0;
E_0x28b97c0/0 .event negedge, v0x28f0e30_0;
E_0x28b97c0/1 .event posedge, v0x28f0e30_0;
E_0x28b97c0 .event/or E_0x28b97c0/0, E_0x28b97c0/1;
E_0x28b9500 .event negedge, v0x28f0e30_0;
E_0x28b9cd0 .event posedge, v0x28f0e30_0;
S_0x28f07d0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x28f0510;
 .timescale -12 -12;
v0x28f09d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28f0ad0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x28f0510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28f1140 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x28c00d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x28ab9a0 .functor XNOR 1, L_0x28f43c0, L_0x28f4570, C4<0>, C4<0>;
L_0x28c0dc0 .functor XOR 1, L_0x28f46f0, L_0x28f4790, C4<0>, C4<0>;
L_0x28b72e0 .functor AND 1, L_0x28ab9a0, L_0x28c0dc0, C4<1>, C4<1>;
v0x28f13e0_0 .net *"_ivl_0", 8 0, L_0x28f3f30;  1 drivers
v0x28f14c0_0 .net *"_ivl_13", 0 0, L_0x28f43c0;  1 drivers
v0x28f15a0_0 .net *"_ivl_15", 0 0, L_0x28f4570;  1 drivers
v0x28f1690_0 .net *"_ivl_16", 0 0, L_0x28ab9a0;  1 drivers
v0x28f1750_0 .net *"_ivl_19", 0 0, L_0x28f46f0;  1 drivers
v0x28f1880_0 .net *"_ivl_21", 0 0, L_0x28f4790;  1 drivers
v0x28f1960_0 .net *"_ivl_22", 0 0, L_0x28c0dc0;  1 drivers
L_0x7f5d8ee3b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f1a20_0 .net *"_ivl_3", 0 0, L_0x7f5d8ee3b0a8;  1 drivers
v0x28f1b00_0 .net *"_ivl_4", 8 0, L_0x28f4020;  1 drivers
L_0x7f5d8ee3b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f1c70_0 .net *"_ivl_7", 0 0, L_0x7f5d8ee3b0f0;  1 drivers
v0x28f1d50_0 .net "a", 7 0, v0x28f0cd0_0;  alias, 1 drivers
v0x28f1e10_0 .net "b", 7 0, v0x28f0d90_0;  alias, 1 drivers
v0x28f1f20_0 .net "overflow", 0 0, L_0x28b72e0;  alias, 1 drivers
v0x28f1fe0_0 .net "s", 7 0, L_0x28f4250;  alias, 1 drivers
v0x28f20c0_0 .net "sum", 8 0, L_0x28f4110;  1 drivers
L_0x28f3f30 .concat [ 8 1 0 0], v0x28f0cd0_0, L_0x7f5d8ee3b0a8;
L_0x28f4020 .concat [ 8 1 0 0], v0x28f0d90_0, L_0x7f5d8ee3b0f0;
L_0x28f4110 .arith/sum 9, L_0x28f3f30, L_0x28f4020;
L_0x28f4250 .part L_0x28f4110, 0, 8;
L_0x28f43c0 .part v0x28f0cd0_0, 7, 1;
L_0x28f4570 .part v0x28f0d90_0, 7, 1;
L_0x28f46f0 .part L_0x28f4110, 7, 1;
L_0x28f4790 .part v0x28f0cd0_0, 7, 1;
S_0x28f2220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x28c00d0;
 .timescale -12 -12;
E_0x28a39f0 .event anyedge, v0x28f3000_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f3000_0;
    %nor/r;
    %assign/vec4 v0x28f3000_0, 0;
    %wait E_0x28a39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f0510;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %wait E_0x28b9500;
    %wait E_0x28b9cd0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %wait E_0x28b9cd0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %wait E_0x28b9cd0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %wait E_0x28b9cd0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %wait E_0x28b9cd0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %wait E_0x28b9cd0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %wait E_0x28b9cd0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %wait E_0x28b9500;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28f0ad0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28b97c0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x28f0d90_0, 0;
    %assign/vec4 v0x28f0cd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28c00d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f2b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f3000_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28c00d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f2b50_0;
    %inv;
    %store/vec4 v0x28f2b50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28c00d0;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f0e30_0, v0x28f3160_0, v0x28f29d0_0, v0x28f2a90_0, v0x28f2e90_0, v0x28f2dc0_0, v0x28f2d20_0, v0x28f2c80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28c00d0;
T_7 ;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28c00d0;
T_8 ;
    %wait E_0x28b97c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f2f60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2f60_0, 4, 32;
    %load/vec4 v0x28f30a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2f60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f2f60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2f60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28f2e90_0;
    %load/vec4 v0x28f2e90_0;
    %load/vec4 v0x28f2dc0_0;
    %xor;
    %load/vec4 v0x28f2e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2f60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2f60_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x28f2d20_0;
    %load/vec4 v0x28f2d20_0;
    %load/vec4 v0x28f2c80_0;
    %xor;
    %load/vec4 v0x28f2d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2f60_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x28f2f60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2f60_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/ece241_2014_q1c/iter0/response26/top_module.sv";
