// Seed: 63593147
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output wand id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6
);
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
  supply1 id_10 = 1 * 1;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply0 id_2,
    output uwire id_3,
    input wire id_4
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_0 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  initial begin : LABEL_0
    id_2 = 1;
    id_1 = 1'b0;
  end
  assign id_2 = !1;
endmodule
