\relax 
\citation{graham80}
\@writefile{toc}{\contentsline {section}{\numberline {1}Supported types}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.1}Data formats}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2}Typed formats}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3}Ref types}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Supported operations}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Type coercions}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Arithmetic}{2}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Range expanding coercions}}{3}}
\newlabel{expansions}{{1}{3}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces Range contracting coercions}}{3}}
\newlabel{contractions}{{2}{3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Memory}{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4} Assignment }{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.5} Dereferencing}{4}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Machine description}{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1}Registers }{4}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.1}Aliasing}{5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2}Register sets}{5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3}Register Arrays}{5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4}Register Stacks}{6}}
\@writefile{toc}{\contentsline {paragraph}{PUSH}{6}}
\@writefile{toc}{\contentsline {paragraph}{POP}{6}}
\@writefile{toc}{\contentsline {paragraph}{FULL}{6}}
\@writefile{toc}{\contentsline {paragraph}{EMPTY}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.5}Instruction formats}{6}}
\citation{sable}
\@writefile{toc}{\contentsline {section}{\numberline {4}Grammar}{7}}
\@writefile{toc}{\contentsline {section}{\numberline {5}Partial escription of the IA32 architecture in ILCG}{12}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1}Declare types to correspond to internal ilcg types }{12}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2}compiler configuration flags }{13}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3}Register declarations}{13}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.4}Operator definition}{14}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.5}Data formats}{14}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.6}Choice of effective address}{16}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.7} Formats for all memory addresses}{16}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.8}Instruction patterns for the 386}{16}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.9}Intel fpu instructions}{18}}
\bibcite{graham80}{1}
\bibcite{sable}{2}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.10}Concrete representation}{19}}
