// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1402\sampleModel1402_5_sub\Mysubsystem_20.v
// Created: 2024-06-30 21:52:06
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_20
// Source Path: sampleModel1402_5_sub/Subsystem/Mysubsystem_20
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_20
          (In1,
           y);


  input   [7:0] In1;  // uint8
  output  y;  // ufix1


  wire cfblk2_out1;  // ufix1


  assign cfblk2_out1 = (&In1[7:0]);



  assign y = cfblk2_out1;

endmodule  // Mysubsystem_20

