{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 17:42:31 2018 " "Info: Processing started: Sun Dec 09 17:42:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decimal_4bit_full_adder -c decimal_4bit_full_adder --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off decimal_4bit_full_adder -c decimal_4bit_full_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../full_adder/f_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../full_adder/f_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_adder-arch_f " "Info: Found design unit 1: f_adder-arch_f" {  } { { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_adder " "Info: Found entity 1: f_adder" {  } { { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_4bit_full_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decimal_4bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decimal_4bit_full_adder-arch " "Info: Found design unit 1: decimal_4bit_full_adder-arch" {  } { { "decimal_4bit_full_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decimal_4bit_full_adder " "Info: Found entity 1: decimal_4bit_full_adder" {  } { { "decimal_4bit_full_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "decimal_4bit_full_adder " "Info: Elaborating entity \"decimal_4bit_full_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_adder f_adder:u0 " "Info: Elaborating entity \"f_adder\" for hierarchy \"f_adder:u0\"" {  } { { "decimal_4bit_full_adder.vhd" "u0" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 17:42:32 2018 " "Info: Processing ended: Sun Dec 09 17:42:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
