// Seed: 3549019048
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  assign id_2 = 1 + 1;
  assign id_2 = id_1;
endmodule
