#RTL Design files
./verilog/L2Cache.sv
./verilog/memDP.sv

# UVM Testbench files
./verification/testbench.sv
./verification/test.sv
./verification/env.sv
./verification/agent.sv
./verification/monitor.sv
./verification/interface.sv
./verification/driver.sv
./verification/sequencer.sv
./verification/sequence_item.sv
./verification/scoreboard.sv
