fib:
addu $t0, $zero, $sp
sw $ra, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
addu $v0, $t0, $v0
lw $v0, 0H($v0)
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 0
lw $v1, 1H($sp)
addiu $sp, $sp, 1
slt $v0, $v1, $v0
beq $v0, $zero, if_branch_0_false
srlv $v1, $zero, $zero
addiu $v0, $zero, 0
lw $ra, 1H($sp)
addiu $sp, $sp, 3
lw $t0, 0H($sp)
jr $ra
srlv $v1, $zero, $zero
j if_branch_0_end
srlv $v1, $zero, $zero
if_branch_0_false:
addiu $v0, $zero, 0
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
addu $v0, $t0, $v0
lw $v0, 0H($v0)
lw $v1, 1H($sp)
addiu $sp, $sp, 1
beq $v0, $v1, branch_2
srlv $v1, $zero, $zero
addiu $v0, $zero, 0
j branch_2_end
srlv $v1, $zero, $zero
branch_2:
addiu $v0, $zero, 1
branch_2_end:
bne $v0, $zero, branch_3
srlv $v1, $zero, $zero
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
addu $v0, $t0, $v0
lw $v0, 0H($v0)
lw $v1, 1H($sp)
addiu $sp, $sp, 1
beq $v0, $v1, branch_4
srlv $v1, $zero, $zero
addiu $v0, $zero, 0
j branch_4_end
srlv $v1, $zero, $zero
branch_4:
addiu $v0, $zero, 1
branch_4_end:
lw $v1, 1H($sp)
addiu $sp, $sp, 1
sltu $v0, $zero, $v0
branch_3:
beq $v0, $zero, if_branch_1_false
srlv $v1, $zero, $zero
addiu $v0, $zero, 1
lw $ra, 1H($sp)
addiu $sp, $sp, 3
lw $t0, 0H($sp)
jr $ra
srlv $v1, $zero, $zero
j if_branch_1_end
srlv $v1, $zero, $zero
if_branch_1_false:
sw $t0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
addu $v0, $t0, $v0
lw $v0, 0H($v0)
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
lw $v1, 1H($sp)
addiu $sp, $sp, 1
sub $v0, $v1, $v0
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
jal fib
srlv $v1, $zero, $zero
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
sw $t0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
addu $v0, $t0, $v0
lw $v0, 0H($v0)
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 2
lw $v1, 1H($sp)
addiu $sp, $sp, 1
sub $v0, $v1, $v0
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
jal fib
srlv $v1, $zero, $zero
lw $v1, 1H($sp)
addiu $sp, $sp, 1
add $v0, $v1, $v0
lw $ra, 1H($sp)
addiu $sp, $sp, 3
lw $t0, 0H($sp)
jr $ra
srlv $v1, $zero, $zero
if_branch_1_end:
if_branch_0_end:
lw $ra, 1H($sp)
addiu $sp, $sp, 3
lw $t0, 0H($sp)
jr $ra
srlv $v1, $zero, $zero
main:
addu $t0, $zero, $sp
sw $ra, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
sub $v0, $zero, $v0
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
subu $v0, $t0, $v0
lw $v1, 1H($sp)
addiu $sp, $sp, 1
sw $v1, 0H($v0)
addu $v0, $zero, $v1
while_branch_5:
addiu $v0, $zero, 1
beq $v0, $zero, while_branch_5_end
srlv $v1, $zero, $zero
ori $v0, $zero, FF18H
lui $v1, 0000H
addu $v0, $v0, $v1
lw $v0, 0H($v0)
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 2
subu $v0, $t0, $v0
lw $v1, 1H($sp)
addiu $sp, $sp, 1
sw $v1, 0H($v0)
addu $v0, $zero, $v1
addiu $v0, $zero, 2
subu $v0, $t0, $v0
lw $v0, 0H($v0)
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
subu $v0, $t0, $v0
lw $v0, 0H($v0)
lw $v1, 1H($sp)
addiu $sp, $sp, 1
bne $v0 $v1 branch_7
srlv $v1, $zero, $zero
addiu $v0, $zero, 0
j branch_7_end
srlv $v1, $zero, $zero
branch_7:
addiu $v0, $zero, 1
branch_7_end:
beq $v0, $zero, if_branch_6_end
srlv $v1, $zero, $zero
addiu $v0, $zero, 2
subu $v0, $t0, $v0
lw $v0, 0H($v0)
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
subu $v0, $t0, $v0
lw $v1, 1H($sp)
addiu $sp, $sp, 1
sw $v1, 0H($v0)
addu $v0, $zero, $v1
sw $t0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
addiu $v0, $zero, 1
subu $v0, $t0, $v0
lw $v0, 0H($v0)
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
jal fib
srlv $v1, $zero, $zero
sw $v0, 0H($sp)
addiu $v0, $zero, 1
subu $sp, $sp, $v0
ori $v0, $zero, FF00H
lui $v1, 0000H
addu $v0, $v0, $v1
lw $v1, 1H($sp)
addiu $sp, $sp, 1
sw $v1, 0H($v0)
addu $v0, $zero, $v1
if_branch_6_end:
j while_branch_5
srlv $v1, $zero, $zero
while_branch_5_end:
addiu $sp, $sp, 2
lw $ra, 1H($sp)
addiu $sp, $sp, 2
lw $t0, 0H($sp)
jr $ra
srlv $v1, $zero, $zero
