// Seed: 3512789324
module module_0 #(
    parameter id_3 = 32'd49,
    parameter id_4 = 32'd64
) (
    input tri0 id_0,
    input tri  id_1
);
  defparam id_3.id_4 = 1;
  assign id_4 = id_3;
  module_2();
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply1 id_3
);
  always @(negedge 1) id_1 = id_3;
  module_0(
      id_2, id_2
  );
endmodule
module module_2;
  assign id_1 = 1'b0;
  logic [7:0] id_3 = (id_3[1'h0]);
endmodule
