/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright 2017-2019 NXP
 */

#ifndef __IMX8M_H__
#define __IMX8M_H__

#define GICD_BASE	0x38800000
#define GICR_BASE	0x38880000
#define UART1_BASE	0x30860000
#define UART2_BASE	0x30890000
#define UART3_BASE	0x30880000
#define UART4_BASE	0x30A60000
#define TZASC_BASE	0x32F80000
#define TZASC_SIZE	0x10000
#define CAAM_BASE	0x30900000
#define ANATOP_BASE	0x30360000
#define SNVS_BASE	0x30370000
#define OCOTP_BASE	0x30350000
#define SECMEM_BASE	0x00100000
#if defined(CFG_MX8MM) || defined(CFG_MX8MQ)
#define VPU_SIZE	0x00200000
#define VPU_CORE0_BASE	0x38300000
#define VPU_CORE1_BASE	0x38310000
#ifdef CFG_MX8MQ
#define VPU_BLK_CTL_BASE 0x38320000
#endif
#ifdef CFG_MX8MM
#define VPU_BLK_CTL_BASE 0x38330000
#endif
#endif

#ifdef CFG_MX8MQ
#define DIGPROG_OFFSET	0x06c
#define SW_INFO_B1	0x40
#define SW_B1_MAGIC	0xFF0055AA
#endif
#if defined(CFG_MX8MM) || defined(CFG_MX8MN) || defined(CFG_MX8MP)
#define DIGPROG_OFFSET	0x800
#endif

#endif /* __IMX8M_H__ */
