
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005353                       # Number of seconds simulated
sim_ticks                                  5352954500                       # Number of ticks simulated
final_tick                                 5352954500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185382                       # Simulator instruction rate (inst/s)
host_op_rate                                   185382                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               99234091                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746972                       # Number of bytes of host memory used
host_seconds                                    53.94                       # Real time elapsed on the host
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10000002                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             34496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             11904                       # Number of bytes read from this memory
system.physmem.bytes_read::total                46400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        34496                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34496                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                539                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                186                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   725                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              6444292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2223819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8668110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         6444292                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6444292                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             6444292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2223819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                8668110                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        646.620748                       # Cycle average of tags in use
system.l2.total_refs                           222532                       # Total number of references to valid blocks.
system.l2.sampled_refs                            651                       # Sample count of references to valid blocks.
system.l2.avg_refs                         341.831029                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            19.942940                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             534.838781                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              91.839027                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.001217                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.032644                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005605                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.039467                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               210687                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                11842                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  222529                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               23                       # number of Writeback hits
system.l2.Writeback_hits::total                    23                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                210687                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 11842                       # number of demand (read+write) hits
system.l2.demand_hits::total                   222529                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               210687                       # number of overall hits
system.l2.overall_hits::cpu.data                11842                       # number of overall hits
system.l2.overall_hits::total                  222529                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                539                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 92                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   631                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  94                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 539                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 186                       # number of demand (read+write) misses
system.l2.demand_misses::total                    725                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                539                       # number of overall misses
system.l2.overall_misses::cpu.data                186                       # number of overall misses
system.l2.overall_misses::total                   725                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     29154000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5473500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        34627500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      5268500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5268500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      29154000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      10742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         39896000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     29154000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     10742000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        39896000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           211226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            11934                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              223160                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           23                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                23                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                94                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            211226                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             12028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               223254                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           211226                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            12028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              223254                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.002552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.007709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002828                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002552                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.015464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003247                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002552                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.015464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003247                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54089.053803                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 59494.565217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54877.179081                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 56047.872340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56047.872340                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54089.053803                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 57752.688172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55028.965517                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54089.053803                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 57752.688172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55028.965517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              631                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             94                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              725                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22573500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4359000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     26932500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4129000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4129000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22573500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      8488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31061500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22573500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      8488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31061500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.002552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.007709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002828                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.015464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003247                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.015464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003247                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41880.333952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 47380.434783                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42682.250396                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 43925.531915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43925.531915                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41880.333952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 45634.408602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42843.448276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41880.333952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 45634.408602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42843.448276                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2407768                       # DTB read hits
system.cpu.dtb.read_misses                         67                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  2407835                       # DTB read accesses
system.cpu.dtb.write_hits                     1336274                       # DTB write hits
system.cpu.dtb.write_misses                        13                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1336287                       # DTB write accesses
system.cpu.dtb.data_hits                      3744042                       # DTB hits
system.cpu.dtb.data_misses                         80                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  3744122                       # DTB accesses
system.cpu.itb.fetch_hits                     1894240                       # ITB hits
system.cpu.itb.fetch_misses                       106                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 1894346                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                 3963                       # Number of system calls
system.cpu.numCycles                         10705910                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                  2027876                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted            1398046                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect              51082                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups               1305974                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                  1230395                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                   214898                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                  65                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            6657006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11131195                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2027876                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1445293                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2475535                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  141510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 726895                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1561                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   1894240                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 39347                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9951327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.118564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.287595                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7475792     75.12%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   297160      2.99%     78.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   329826      3.31%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   389916      3.92%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   358178      3.60%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   220801      2.22%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   196202      1.97%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   176910      1.78%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   506542      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9951327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.189416                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.039724                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6401330                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1019843                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2421987                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 26057                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  82110                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               351221                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  8188                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10964330                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 31016                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  82110                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6445063                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  161766                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         783984                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2412197                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 66207                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10883404                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                      6                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  6873                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             7480696                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13817391                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13646374                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            171017                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7001411                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   479276                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              47584                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          11892                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    285909                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2450140                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1346158                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            127898                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            38417                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10450253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               19809                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10343770                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               187                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          441167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       264006                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9951327                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.039436                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.511707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5622985     56.50%     56.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1563116     15.71%     72.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              984922      9.90%     82.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              909050      9.13%     91.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              452547      4.55%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              295229      2.97%     98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               71090      0.71%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               48317      0.49%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4071      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9951327                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      24      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    466      0.30%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103148     65.92%     66.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 52828     33.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3961      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6423177     62.10%     62.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                86907      0.84%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               23742      0.23%     63.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                7904      0.08%     63.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               11870      0.11%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                3954      0.04%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2441235     23.60%     87.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1341020     12.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10343770                       # Type of FU issued
system.cpu.iq.rate                           0.966174                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      156466                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015127                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           30573328                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10803405                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10122033                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              222192                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             107961                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       107013                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10381198                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  115077                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            91773                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       165021                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3954                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          146                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        36112                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        11896                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  82110                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  169297                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3973                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10725585                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             28477                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2450140                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1346158                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              11892                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            146                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          18984                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        24508                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                43492                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10284802                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2407839                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58968                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        255523                       # number of nop insts executed
system.cpu.iew.exec_refs                      3744126                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1916112                       # Number of branches executed
system.cpu.iew.exec_stores                    1336287                       # Number of stores executed
system.cpu.iew.exec_rate                     0.960666                       # Inst execution rate
system.cpu.iew.wb_sent                       10237452                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10229046                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5215548                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6674497                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.955458                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.781414                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          486659                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           19794                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             42904                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9869217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.037454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.862137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5861629     59.39%     59.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1996816     20.23%     79.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       651931      6.61%     86.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       400160      4.05%     90.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       240481      2.44%     92.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       168243      1.70%     94.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       181898      1.84%     96.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       101297      1.03%     97.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       266762      2.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9869217                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10238860                       # Number of instructions committed
system.cpu.commit.committedOps               10238860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3595165                       # Number of memory references committed
system.cpu.commit.loads                       2285119                       # Number of loads committed
system.cpu.commit.membars                        7915                       # Number of memory barriers committed
system.cpu.commit.branches                    1882508                       # Number of branches committed
system.cpu.commit.fp_insts                      98863                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9750263                       # Number of committed integer instructions.
system.cpu.commit.function_calls               201888                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                266762                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     20327454                       # The number of ROB reads
system.cpu.rob.rob_writes                    21533234                       # The number of ROB writes
system.cpu.timesIdled                          158748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          754583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10000002                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              10000002                       # Number of Instructions Simulated
system.cpu.cpi                               1.070591                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.070591                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.934064                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.934064                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13234381                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7144411                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    110938                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    51476                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   43516                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  15834                       # number of misc regfile writes
system.cpu.icache.replacements                 210972                       # number of replacements
system.cpu.icache.tagsinuse                252.607457                       # Cycle average of tags in use
system.cpu.icache.total_refs                  1678257                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 211225                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   7.945352                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     252.607457                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.986748                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.986748                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      1678257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1678257                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1678257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1678257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1678257                       # number of overall hits
system.cpu.icache.overall_hits::total         1678257                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       215983                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        215983                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       215983                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         215983                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       215983                       # number of overall misses
system.cpu.icache.overall_misses::total        215983                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3127207000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3127207000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3127207000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3127207000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3127207000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3127207000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1894240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1894240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1894240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1894240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1894240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1894240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.114021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.114021                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.114021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.114021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.114021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.114021                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14478.949732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14478.949732                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14478.949732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14478.949732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14478.949732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14478.949732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4756                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4756                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4756                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4756                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4756                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4756                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       211227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       211227                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       211227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       211227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       211227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       211227                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2407962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2407962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2407962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2407962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2407962000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2407962000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.111510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.111510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.111510                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.111510                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.111510                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.111510                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11399.877857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11399.877857                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11399.877857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11399.877857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11399.877857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11399.877857                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  11876                       # number of replacements
system.cpu.dcache.tagsinuse                151.792662                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3601266                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  12028                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 299.406884                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     151.792662                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.592940                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.592940                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      2283723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2283723                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1301713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1301713                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         7915                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7915                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         7915                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7915                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3585436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3585436                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3585436                       # number of overall hits
system.cpu.dcache.overall_hits::total         3585436                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        12461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12461                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          412                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        12873                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12873                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        12873                       # number of overall misses
system.cpu.dcache.overall_misses::total         12873                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    193751000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    193751000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     23296500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23296500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    217047500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    217047500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    217047500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    217047500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2296184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2296184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1302125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1302125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         7915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         7915                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7915                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3598309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3598309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3598309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3598309                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005427                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000316                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003578                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15548.591606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15548.591606                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56544.902913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56544.902913                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16860.677387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16860.677387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16860.677387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16860.677387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu.dcache.writebacks::total                23                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          527                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          318                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          318                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          845                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        11934                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11934                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           94                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12028                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    139956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    139956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5371500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5371500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    145328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    145328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    145328000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    145328000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003343                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11727.543154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11727.543154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57143.617021                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57143.617021                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12082.474227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12082.474227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12082.474227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12082.474227                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
