git clone --depth 1 --no-tags https://github.com/ekarthik123/Jcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72229918
git clone --depth 1 --no-tags https://github.com/develone/catboard_yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71739416
git clone --depth 1 --no-tags https://github.com/mwyzhao/SomeZelda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73987455
git clone --depth 1 --no-tags https://github.com/tech4me/ECE241-project-PIC10-compatible-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73349648
git clone --depth 1 --no-tags https://github.com/skho513/FPGA---Simple-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70877613
git clone --depth 1 --no-tags https://github.com/CGUSystemCourses/ComputerOrg-2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67949485
git clone --depth 1 --no-tags https://github.com/crusch/ProcessorPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68342847
git clone --depth 1 --no-tags https://github.com/ammarsubei/ECE366-VerilogLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68486455
git clone --depth 1 --no-tags https://github.com/ybch14/Verilog-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67856721
git clone --depth 1 --no-tags https://github.com/yanagiragi/MIPS-CPU-Pipeline-6-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68987341
git clone --depth 1 --no-tags https://github.com/alePereira/TP1INF8500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69488012
git clone --depth 1 --no-tags https://github.com/Sebas95/ProyectoTaller2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69572990
git clone --depth 1 --no-tags https://github.com/anujnr/bsg_accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69653644
git clone --depth 1 --no-tags https://github.com/Steven-Cox/Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69927771
git clone --depth 1 --no-tags https://github.com/AndyTertzakian/Baccarat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69603572
git clone --depth 1 --no-tags https://github.com/Aaryan-Bhardwaj/LA_inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70285265
git clone --depth 1 --no-tags https://github.com/wasimk1995/MultiCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70426925
git clone --depth 1 --no-tags https://github.com/Elfuser/NetFPGA10G-KeyFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70866569
git clone --depth 1 --no-tags https://github.com/darkknight2223/Inverse-of-matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70052147
git clone --depth 1 --no-tags https://github.com/akashrajr1/LDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70134847
git clone --depth 1 --no-tags https://github.com/NeemaB/CPEN311-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70015666
git clone --depth 1 --no-tags https://github.com/bansi2800/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70248746
git clone --depth 1 --no-tags https://github.com/dhwani12345/LA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70246680
git clone --depth 1 --no-tags https://github.com/MhSolanki/inversematrixinVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70272026
git clone --depth 1 --no-tags https://github.com/marcelo-lemos/Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72058078
git clone --depth 1 --no-tags https://github.com/Israelbcneto/Israel_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72068542
git clone --depth 1 --no-tags https://github.com/kernelpanics/Grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71815043
git clone --depth 1 --no-tags https://github.com/oiwic/AD9516_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71539352
git clone --depth 1 --no-tags https://github.com/IntricateInk/comstruct1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71468470
git clone --depth 1 --no-tags https://github.com/CompArch2016/Exp03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71880986
git clone --depth 1 --no-tags https://github.com/sanchit97/ELD-Assignment10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72206933
git clone --depth 1 --no-tags https://github.com/iammrmonkey/stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72512596
git clone --depth 1 --no-tags https://github.com/Julianarch/III-Proyecto-Pico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72657619
git clone --depth 1 --no-tags https://github.com/Elijah-Theander/BASYS_3_WS2812B_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71522208
git clone --depth 1 --no-tags https://github.com/FaraazKakiwala/Matrix_Inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70269271
git clone --depth 1 --no-tags https://github.com/IsmMadCam/Laboratorio_Digitales_Proyecto_3_Grupo_8_sem_II_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73226477
git clone --depth 1 --no-tags https://github.com/LinuxGogley/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73452197
git clone --depth 1 --no-tags https://github.com/yycho0108/CompArchMidterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73015460
git clone --depth 1 --no-tags https://github.com/abhishekgupta-1/Comp-Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73394042
git clone --depth 1 --no-tags https://github.com/BenW1997/ECE287FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74042876
git clone --depth 1 --no-tags https://github.com/JacobHorner/475calc3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73838912
git clone --depth 1 --no-tags https://github.com/RanaSallam/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73896757
git clone --depth 1 --no-tags https://github.com/sjdemonico/Coincide-Backend.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72566377
git clone --depth 1 --no-tags https://github.com/WorldWideWebster/ADSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72717547
git clone --depth 1 --no-tags https://github.com/Blingtron/ecen2350_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71945977
git clone --depth 1 --no-tags https://github.com/rustygriggs/CS_3710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71411275
git clone --depth 1 --no-tags https://github.com/wangty6/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71050057
git clone --depth 1 --no-tags https://github.com/arebeil17/PROJECT_ICARUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71847365
git clone --depth 1 --no-tags https://github.com/kma567/modify_setting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71721497
git clone --depth 1 --no-tags https://github.com/leandro1989/Leandro_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72039116
git clone --depth 1 --no-tags https://github.com/elhoncho/TeamFury.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69434894
git clone --depth 1 --no-tags https://github.com/Jaymeen/LinearAlgebra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70190284
git clone --depth 1 --no-tags https://github.com/Nishi28/la_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70230174
git clone --depth 1 --no-tags https://github.com/dforconi/490p1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70002624
git clone --depth 1 --no-tags https://github.com/BeverlyAb/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69218349
git clone --depth 1 --no-tags https://github.com/YashPanchal/Inverse_Matrix-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70461958
git clone --depth 1 --no-tags https://github.com/danidim13/digitales-proyecto-colorus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73294311
git clone --depth 1 --no-tags https://github.com/sminocha/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73432951
git clone --depth 1 --no-tags https://github.com/L-Dinosaur/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73846803
git clone --depth 1 --no-tags https://github.com/liyenho/lgdst_hw_private.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73221809
git clone --depth 1 --no-tags https://github.com/kusano/present.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68527450
git clone --depth 1 --no-tags https://github.com/sverma90/Cache-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68558842
git clone --depth 1 --no-tags https://github.com/oritaty/In-Class-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67961643
git clone --depth 1 --no-tags https://github.com/samlnx03/arqui.unam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68742194
git clone --depth 1 --no-tags https://github.com/FabioUR/Proyecto2_Gr2_ControladorRTC_IIS_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68164102
git clone --depth 1 --no-tags https://github.com/Chun-Feng/Replication_Reads_Method.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68459236
git clone --depth 1 --no-tags https://github.com/preetbhuptani/inverse-of-matrix-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70266113
git clone --depth 1 --no-tags https://github.com/coolbharani/CompArchVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71440008
git clone --depth 1 --no-tags https://github.com/Olivinitic/IC_7_Assignment-UpDown-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71870800
git clone --depth 1 --no-tags https://github.com/QianleHe/Computer-Architecture-Proj-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70520896
git clone --depth 1 --no-tags https://github.com/Puajn/pujan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70256341
git clone --depth 1 --no-tags https://github.com/grishma12/LA_assignment_matrix_inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70252294
git clone --depth 1 --no-tags https://github.com/parinishah/LA_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70249297
git clone --depth 1 --no-tags https://github.com/amj23897/Linear-Algebra-Matrix-Inverter-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70258342
git clone --depth 1 --no-tags https://github.com/hemalisharma13/LINEAR-ALGEBRA-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70234593
git clone --depth 1 --no-tags https://github.com/jhwolf27/EC413-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71149758
git clone --depth 1 --no-tags https://github.com/FabioUR/Proyecto3_Gr2_ControladorRTCPico_IIS_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71189709
git clone --depth 1 --no-tags https://github.com/sususweet/QCJ_LIB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71058424
git clone --depth 1 --no-tags https://github.com/Joanette/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69773124
git clone --depth 1 --no-tags https://github.com/raash1d/stepper-motor-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69772205
git clone --depth 1 --no-tags https://github.com/ShanayaM/Matrix-Inversion-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70127233
git clone --depth 1 --no-tags https://github.com/CompArchFA16/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70088427
git clone --depth 1 --no-tags https://github.com/animesh-s/KgpRisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72361376
git clone --depth 1 --no-tags https://github.com/CiceraRodrigues/Cicera_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72027945
git clone --depth 1 --no-tags https://github.com/abdelrahman-gaber/Undergraduate-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72132783
git clone --depth 1 --no-tags https://github.com/filipeferibeiro/Filipe_Fernandes_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72037451
git clone --depth 1 --no-tags https://github.com/pavanrai123/project_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73298785
git clone --depth 1 --no-tags https://github.com/phanrahan/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73719158
git clone --depth 1 --no-tags https://github.com/Decp/altera_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72798985
git clone --depth 1 --no-tags https://github.com/aunpyz/Light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73954034
git clone --depth 1 --no-tags https://github.com/ymherklotz/VerilogCoursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73809683
git clone --depth 1 --no-tags https://github.com/avitial/cpe142.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73839061
git clone --depth 1 --no-tags https://github.com/gslAgile/AC_Verilog_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68173641
git clone --depth 1 --no-tags https://github.com/akafael/LabOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68729171
git clone --depth 1 --no-tags https://github.com/manasitanu/LA_inversematrix_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70246160
git clone --depth 1 --no-tags https://github.com/TheNageek/Altera-DE1-SoC-Lab-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68508192
git clone --depth 1 --no-tags https://github.com/NoahMattV/sr-latch-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70194994
git clone --depth 1 --no-tags https://github.com/Nishipatel858/LA_201501076.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70247559
git clone --depth 1 --no-tags https://github.com/maharshi98/LA_Matrix_Inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70254174
git clone --depth 1 --no-tags https://github.com/ivannesevski/Stacker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71211318
