# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Intel and sold by Intel or its
# authorized distributors.  Please refer to the applicable
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 21:27:00  December 21, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22E22C8
set_global_assignment -name TOP_LEVEL_ENTITY hermeslite
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:54:43  JUNE 26, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.2 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY build
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE "ANY QFP"
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVCMOS"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_72 -to clk_recovered
set_location_assignment PIN_104 -to clk_scl1
set_location_assignment PIN_103 -to clk_sda1
set_location_assignment PIN_33 -to io_adc_scl
set_location_assignment PIN_32 -to io_adc_sda
set_location_assignment PIN_77 -to io_cn4_2
set_location_assignment PIN_80 -to io_cn4_3
set_location_assignment PIN_83 -to io_cn4_6
set_location_assignment PIN_85 -to io_cn4_7
set_location_assignment PIN_86 -to io_cn5_2
set_location_assignment PIN_87 -to io_cn5_3
set_location_assignment PIN_88 -to io_cn5_6
set_location_assignment PIN_89 -to io_cn5_7
set_location_assignment PIN_25 -to io_cn8
set_location_assignment PIN_24 -to io_cn9
set_location_assignment PIN_23 -to io_cn10
set_location_assignment PIN_91 -to io_db22_2
set_location_assignment PIN_90 -to io_db22_3
set_location_assignment PIN_76 -to io_db24
set_location_assignment PIN_98 -to io_led_d2
set_location_assignment PIN_99 -to io_led_d3
set_location_assignment PIN_100 -to io_led_d4
set_location_assignment PIN_101 -to io_led_d5
set_location_assignment PIN_31 -to io_scl2
set_location_assignment PIN_30 -to io_sda2
set_location_assignment PIN_55 -to io_tp2
set_location_assignment PIN_129 -to io_tp7
set_location_assignment PIN_128 -to io_tp8
set_location_assignment PIN_127 -to io_tp9
set_location_assignment PIN_52 -to phy_clk125
set_location_assignment PIN_51 -to phy_mdc
set_location_assignment PIN_50 -to phy_mdio
set_location_assignment PIN_49 -to phy_rst_n
set_location_assignment PIN_64 -to phy_rx[3]
set_location_assignment PIN_60 -to phy_rx[2]
set_location_assignment PIN_59 -to phy_rx[1]
set_location_assignment PIN_58 -to phy_rx[0]
set_location_assignment PIN_53 -to phy_rx_clk
set_location_assignment PIN_54 -to phy_rx_dv
set_location_assignment PIN_67 -to phy_tx[3]
set_location_assignment PIN_68 -to phy_tx[2]
set_location_assignment PIN_69 -to phy_tx[1]
set_location_assignment PIN_71 -to phy_tx[0]
set_location_assignment PIN_66 -to phy_tx_clk
set_location_assignment PIN_65 -to phy_tx_en
set_location_assignment PIN_46 -to pwr_clk1p2
set_location_assignment PIN_44 -to pwr_clk3p3
set_location_assignment PIN_43 -to pwr_envpa
set_location_assignment PIN_42 -to pwr_envop
set_location_assignment PIN_39 -to pwr_envbias
set_location_assignment PIN_10 -to rffe_ad9866_tx[5]
set_location_assignment PIN_144 -to rffe_ad9866_tx[4]
set_location_assignment PIN_143 -to rffe_ad9866_tx[3]
set_location_assignment PIN_142 -to rffe_ad9866_tx[2]
set_location_assignment PIN_141 -to rffe_ad9866_tx[1]
set_location_assignment PIN_137 -to rffe_ad9866_tx[0]
set_location_assignment PIN_136 -to rffe_ad9866_mode
set_location_assignment PIN_135 -to rffe_ad9866_rx[5]
set_location_assignment PIN_133 -to rffe_ad9866_rx[4]
set_location_assignment PIN_132 -to rffe_ad9866_rx[3]
set_location_assignment PIN_126 -to rffe_ad9866_clk76p8
set_location_assignment PIN_125 -to rffe_ad9866_rx[2]
set_location_assignment PIN_121 -to rffe_ad9866_rx[1]
set_location_assignment PIN_120 -to rffe_ad9866_rx[0]
set_location_assignment PIN_119 -to rffe_ad9866_rst_n
set_location_assignment PIN_115 -to rffe_ad9866_rxsync
set_location_assignment PIN_114 -to rffe_ad9866_txsync
set_location_assignment PIN_113 -to rffe_ad9866_txquiet_n
set_location_assignment PIN_112 -to rffe_ad9866_rxclk
set_location_assignment PIN_111 -to rffe_ad9866_sdio
set_location_assignment PIN_110 -to rffe_ad9866_sclk
set_location_assignment PIN_106 -to rffe_ad9866_sen_n
set_location_assignment PIN_105 -to rffe_ad9866_pga5
set_location_assignment PIN_11 -to rffe_rfsw_sel
set_location_assignment PIN_7 -to pa_inttr
set_location_assignment PIN_28 -to pa_exttr
set_instance_assignment -name IO_STANDARD "2.5 V" -to pwr_envpa
set_instance_assignment -name IO_STANDARD "2.5 V" -to pwr_envop
set_instance_assignment -name IO_STANDARD "2.5 V" -to pwr_envbias
set_instance_assignment -name IO_STANDARD "2.5 V" -to pwr_clk3p3
set_instance_assignment -name IO_STANDARD "2.5 V" -to pwr_clk1p2
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_rst_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_mdio
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_mdc
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_clk125
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_tx_en
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_tx_clk
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_tx[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_tx[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_tx[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_tx[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_tx
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_rx_clk
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_rx_dv
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_rx[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_rx[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_rx[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_rx[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to phy_rx
set_instance_assignment -name IO_STANDARD "2.5 V" -to io_tp2
set_instance_assignment -name IO_STANDARD "2.5 V" -to clk_recovered

set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF

set_location_assignment M9K_X33_Y5_N0 -to "ethernet:ethernet_inst|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|scfifo:scfifo_component|scfifo_gf31:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_dgh1:FIFOram"

set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
set_global_assignment -name VERILOG_MACRO "BETA3=1"
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE build/stp1.stp
set_global_assignment -name VERILOG_FILE rtl/cdc_sync_rst.v
set_global_assignment -name VERILOG_FILE rtl/KeyerWrapper.v
set_global_assignment -name VERILOG_FILE rtl/Keyer.v
set_global_assignment -name VERILOG_FILE rtl/I2S_rcv_24b.v
set_global_assignment -name VERILOG_FILE rtl/I2S_xmit.v
set_global_assignment -name SDC_FILE hermeslite.sdc
set_global_assignment -name VERILOG_FILE rtl/hermeslite.v
set_global_assignment -name VERILOG_FILE rtl/ad9866.v
set_global_assignment -name VERILOG_FILE Polyphase_FIR/firfilt.v
set_global_assignment -name VERILOG_FILE Polyphase_FIR/CicInterpM5.v
set_global_assignment -name VERILOG_FILE Polyphase_FIR/firromI_1024.v
set_global_assignment -name QIP_FILE Polyphase_FIR/firromI_1024.qip
set_global_assignment -name VERILOG_FILE Polyphase_FIR/firram36I_1024.v
set_global_assignment -name QIP_FILE Polyphase_FIR/firram36I_1024.qip
set_global_assignment -name VERILOG_FILE Polyphase_FIR/FirInterp8_1024.v
set_global_assignment -name MIF_FILE Polyphase_FIR/coefI8_1024.mif
set_global_assignment -name VERILOG_FILE Polyphase_FIR/firram36.v
set_global_assignment -name QIP_FILE Polyphase_FIR/firram36.qip
set_global_assignment -name VERILOG_FILE Polyphase_FIR/firromH.v
set_global_assignment -name QIP_FILE Polyphase_FIR/firromH.qip
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8H.mif
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8G.mif
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8F.mif
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8E.mif
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8D.mif
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8C.mif
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8B.mif
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8A.mif
set_global_assignment -name TEXT_FILE Polyphase_FIR/coefL8.txt
set_global_assignment -name MIF_FILE Polyphase_FIR/coefL8.mif
set_global_assignment -name LICENSE_FILE Polyphase_FIR/coefL8.dat
set_global_assignment -name VERILOG_FILE rtl/sp_rcv_ctrl.v
set_global_assignment -name VERILOG_FILE rtl/Led_flash.v
set_global_assignment -name VERILOG_FILE rtl/varcic.v
set_global_assignment -name VERILOG_FILE rtl/cdc_mcp.v
set_global_assignment -name VERILOG_FILE rtl/cdc_sync.v
set_global_assignment -name VERILOG_FILE rtl/cic.v
set_global_assignment -name VERILOG_FILE rtl/cic_comb.v
set_global_assignment -name VERILOG_FILE rtl/cic_integrator.v
set_global_assignment -name VERILOG_FILE rtl/cordic.v
set_global_assignment -name VERILOG_FILE rtl/cpl_cordic.v
set_global_assignment -name VERILOG_FILE rtl/debounce.v
set_global_assignment -name VERILOG_FILE rtl/FIFO.v
set_global_assignment -name VERILOG_FILE rtl/Hermes_clk_lrclk_gen.v
set_global_assignment -name VERILOG_FILE rtl/Hermes_Tx_fifo_ctrl.v
set_global_assignment -name VERILOG_FILE rtl/pulsegen.v
set_global_assignment -name VERILOG_FILE rtl/receiver.v
set_global_assignment -name VERILOG_FILE rtl/i2c_master.v
set_global_assignment -name VERILOG_FILE rtl/i2c_init.v
set_global_assignment -name VERILOG_FILE rtl/i2c2_init.v
set_global_assignment -name VERILOG_FILE rtl/i2c.v
set_global_assignment -name VERILOG_FILE rtl/slow_adc.v
set_global_assignment -name VERILOG_FILE rtl/cmd_wbm.v
set_global_assignment -name VERILOG_FILE ethernet/udp_send.v
set_global_assignment -name VERILOG_FILE ethernet/udp_recv.v
set_global_assignment -name VERILOG_FILE ethernet/sync.v
set_global_assignment -name VERILOG_FILE ethernet/rgmii_send.v
set_global_assignment -name VERILOG_FILE ethernet/rgmii_recv.v
set_global_assignment -name VERILOG_FILE ethernet/phy_cfg.v
set_global_assignment -name VERILOG_FILE ethernet/ethernet.v
set_global_assignment -name VERILOG_FILE ethernet/network.v
set_global_assignment -name VERILOG_FILE ethernet/mdio.v
set_global_assignment -name VERILOG_FILE ethernet/mac_send.v
set_global_assignment -name VERILOG_FILE ethernet/mac_recv.v
set_global_assignment -name VERILOG_FILE ethernet/ip_send.v
set_global_assignment -name VERILOG_FILE ethernet/ip_recv.v
set_global_assignment -name QIP_FILE cycloneip/icmp_fifo.qip
set_global_assignment -name VERILOG_FILE ethernet/icmp.v
set_global_assignment -name VERILOG_FILE ethernet/dhcp.v
set_global_assignment -name VERILOG_FILE cycloneip/ddio_out.v
set_global_assignment -name VERILOG_FILE cycloneip/ddio_in.v
set_global_assignment -name VERILOG_FILE ethernet/crc32.v
set_global_assignment -name VERILOG_FILE ethernet/arp.v
set_global_assignment -name VERILOG_FILE ethernet/Rx_recv.v
set_global_assignment -name VERILOG_FILE ethernet/Tx_send.v
set_global_assignment -name VERILOG_FILE rtl/axis_fifo.v
set_global_assignment -name QIP_FILE cycloneip/ethpll.qip
set_global_assignment -name QIP_FILE cycloneip/ad9866pll.qip
set_global_assignment -name QIP_FILE cycloneip/SP_fifo.qip
set_global_assignment -name QIP_FILE cycloneip/PHY_fifo.qip
set_global_assignment -name QIP_FILE cycloneip/Tx_fifo.qip
set_global_assignment -name QIP_FILE cycloneip/PHY_Rx_fifo.qip
set_global_assignment -name QIP_FILE cycloneip/sin8k8r.qip
set_global_assignment -name QIP_FILE cycloneip/div11_8.qip
set_global_assignment -name QIP_FILE cycloneip/div18_9.qip
set_global_assignment -name QIP_FILE cycloneip/mult16_8.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp