===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.8121 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3653 ( 16.4%)    0.3653 ( 20.2%)  FIR Parser
    1.2608 ( 56.7%)    0.9753 ( 53.8%)  'firrtl.circuit' Pipeline
    0.0123 (  0.6%)    0.0123 (  0.7%)    InferWidths
    0.6126 ( 27.5%)    0.6126 ( 33.8%)    LowerFIRRTLTypes
    0.5908 ( 26.6%)    0.3075 ( 17.0%)    'firrtl.module' Pipeline
    0.0816 (  3.7%)    0.0444 (  2.5%)      ExpandWhens
    0.0974 (  4.4%)    0.0505 (  2.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.4118 ( 18.5%)    0.2125 ( 11.7%)      SimpleCanonicalizer
    0.0394 (  1.8%)    0.0394 (  2.2%)    IMConstProp
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0056 (  0.3%)    0.0034 (  0.2%)    'firrtl.module' Pipeline
    0.0055 (  0.2%)    0.0033 (  0.2%)      CheckWidths
    0.1535 (  6.9%)    0.1535 (  8.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.2563 ( 11.5%)    0.1423 (  7.9%)  'hw.module' Pipeline
    0.0057 (  0.3%)    0.0043 (  0.2%)    HWCleanup
    0.1302 (  5.9%)    0.0700 (  3.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1204 (  5.4%)    0.0680 (  3.8%)    SimpleCanonicalizer
    0.0182 (  0.8%)    0.0182 (  1.0%)  HWLegalizeNames
    0.0301 (  1.4%)    0.0176 (  1.0%)  'hw.module' Pipeline
    0.0301 (  1.4%)    0.0176 (  1.0%)    PrettifyVerilog
    0.1389 (  6.2%)    0.1389 (  7.7%)  Output
    0.0007 (  0.0%)    0.0007 (  0.0%)  Rest
    2.2241 (100.0%)    1.8121 (100.0%)  Total

{
  totalTime: 1.823,
  maxMemory: 102055936
}
