# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_06.srcs/sources_1/new/BC_DEC.v" \
"../../../../Lab_06.srcs/sources_1/new/CLK_DIV.sv" \
"../../../../Lab_06.srcs/sources_1/new/SEQ_DVR.vhd" \

# Do not sort compile order
nosort
