{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715161144034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 04:39:03 2024 " "Processing started: Wed May  8 04:39:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715161144035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161144035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161144036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715161144719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715161144719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/Previous/andg2.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159077 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/Previous/andg2.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_width_extender-behavioral " "Found design unit 1: bit_width_extender-behavioral" {  } { { "../../proj/src/Previous/bit_width_extender.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159078 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_width_extender " "Found entity 1: bit_width_extender" {  } { { "../../proj/src/Previous/bit_width_extender.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5to32-behavioral " "Found design unit 1: decoder_5to32-behavioral" {  } { { "../../proj/src/Previous/decoder_5to32.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159079 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "../../proj/src/Previous/decoder_5to32.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/Previous/dffg.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159080 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/Previous/dffg.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder1bit-structural " "Found design unit 1: fulladder1bit-structural" {  } { { "../../proj/src/Previous/fulladder1bit.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159081 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Found entity 1: fulladder1bit" {  } { { "../../proj/src/Previous/fulladder1bit.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_N-structural " "Found design unit 1: fulladder_N-structural" {  } { { "../../proj/src/Previous/fulladder_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159082 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_N " "Found entity 1: fulladder_N" {  } { { "../../proj/src/Previous/fulladder_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/Previous/invg.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159083 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/Previous/invg.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-ckt1 " "Found design unit 1: mux2t1-ckt1" {  } { { "../../proj/src/Previous/mux2t1.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159084 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/Previous/mux2t1.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/Previous/mux2t1_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159085 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/Previous/mux2t1_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-dataflow " "Found design unit 1: mux32to1-dataflow" {  } { { "../../proj/src/Previous/mux32to1.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159086 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "../../proj/src/Previous/mux32to1.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_reg-structural " "Found design unit 1: n_bit_reg-structural" {  } { { "../../proj/src/Previous/n_bit_reg.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159087 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_reg " "Found entity 1: n_bit_reg" {  } { { "../../proj/src/Previous/n_bit_reg.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescomp_N-structural " "Found design unit 1: onescomp_N-structural" {  } { { "../../proj/src/Previous/onescomp_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159088 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescomp_N " "Found entity 1: onescomp_N" {  } { { "../../proj/src/Previous/onescomp_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/Previous/org2.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159089 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/Previous/org2.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/Previous/xorg2.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159089 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/Previous/xorg2.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159091 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-structural " "Found design unit 1: PC-structural" {  } { { "../../proj/src/TopLevel/PC.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159092 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../proj/src/TopLevel/PC.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addersubtractor_N-mixed " "Found design unit 1: addersubtractor_N-mixed" {  } { { "../../proj/src/TopLevel/addersubtractor_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159093 ""} { "Info" "ISGN_ENTITY_NAME" "1 addersubtractor_N " "Found entity 1: addersubtractor_N" {  } { { "../../proj/src/TopLevel/addersubtractor_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159095 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-mixed " "Found design unit 1: barrel_shifter-mixed" {  } { { "../../proj/src/TopLevel/barrel_shifter.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159096 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../proj/src/TopLevel/barrel_shifter.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavioral " "Found design unit 1: control-behavioral" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159098 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchLogic-structural " "Found design unit 1: FetchLogic-structural" {  } { { "../../proj/src/TopLevel/fetch.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159099 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchLogic " "Found entity 1: FetchLogic" {  } { { "../../proj/src/TopLevel/fetch.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159100 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_reg_file-structural " "Found design unit 1: mips_reg_file-structural" {  } { { "../../proj/src/TopLevel/registerfile.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159101 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_reg_file " "Found entity 1: mips_reg_file" {  } { { "../../proj/src/TopLevel/registerfile.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-tb_arch " "Found design unit 1: alu_tb-tb_arch" {  } { { "../../proj/src/TopLevel/tb_alu.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_alu.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159102 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "../../proj/src/TopLevel/tb_alu.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_barrel_shifter-tb_arch " "Found design unit 1: tb_barrel_shifter-tb_arch" {  } { { "../../proj/src/TopLevel/tb_barrel_shifter.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_barrel_shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159104 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_barrel_shifter " "Found entity 1: tb_barrel_shifter" {  } { { "../../proj/src/TopLevel/tb_barrel_shifter.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_barrel_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_tb-tb_arch " "Found design unit 1: control_tb-tb_arch" {  } { { "../../proj/src/TopLevel/tb_control.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_control.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159105 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "../../proj/src/TopLevel/tb_control.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchLogic_tb-testbench " "Found design unit 1: FetchLogic_tb-testbench" {  } { { "../../proj/src/TopLevel/tb_fetch.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_fetch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159106 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchLogic_tb " "Found entity 1: FetchLogic_tb" {  } { { "../../proj/src/TopLevel/tb_fetch.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_tb-tb_arch " "Found design unit 1: pc_tb-tb_arch" {  } { { "../../proj/src/TopLevel/tb_pc.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_pc.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159107 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "../../proj/src/TopLevel/tb_pc.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161159107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161159107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715161159485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(189) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(189): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715161159487 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC1" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N PC:PC1\|mux2t1_N:mux " "Elaborating entity \"mux2t1_N\" for hierarchy \"PC:PC1\|mux2t1_N:mux\"" {  } { { "../../proj/src/TopLevel/PC.vhd" "mux" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 PC:PC1\|mux2t1_N:mux\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"PC:PC1\|mux2t1_N:mux\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/Previous/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_reg PC:PC1\|n_bit_reg:reg " "Elaborating entity \"n_bit_reg\" for hierarchy \"PC:PC1\|n_bit_reg:reg\"" {  } { { "../../proj/src/TopLevel/PC.vhd" "reg" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:0:dffgcomponent " "Elaborating entity \"dffg\" for hierarchy \"PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:0:dffgcomponent\"" {  } { { "../../proj/src/Previous/n_bit_reg.vhd" "\\G_NBit_DFFG:0:dffgcomponent" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersubtractor_N addersubtractor_N:PCplus4 " "Elaborating entity \"addersubtractor_N\" for hierarchy \"addersubtractor_N:PCplus4\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PCplus4" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_Ctrl addersubtractor_N.vhd(45) " "Verilog HDL or VHDL warning at addersubtractor_N.vhd(45): object \"t_Ctrl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/addersubtractor_N.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715161159675 "|MIPS_Processor|addersubtractor_N:PCplus4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onescomp_N addersubtractor_N:PCplus4\|onescomp_N:sub " "Elaborating entity \"onescomp_N\" for hierarchy \"addersubtractor_N:PCplus4\|onescomp_N:sub\"" {  } { { "../../proj/src/TopLevel/addersubtractor_N.vhd" "sub" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_N addersubtractor_N:PCplus4\|fulladder_N:adder " "Elaborating entity \"fulladder_N\" for hierarchy \"addersubtractor_N:PCplus4\|fulladder_N:adder\"" {  } { { "../../proj/src/TopLevel/addersubtractor_N.vhd" "adder" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1bit addersubtractor_N:PCplus4\|fulladder_N:adder\|fulladder1bit:\\G_NBit_fulladder:0:fulladderi " "Elaborating entity \"fulladder1bit\" for hierarchy \"addersubtractor_N:PCplus4\|fulladder_N:adder\|fulladder1bit:\\G_NBit_fulladder:0:fulladderi\"" {  } { { "../../proj/src/Previous/fulladder_N.vhd" "\\G_NBit_fulladder:0:fulladderi" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 addersubtractor_N:PCplus4\|fulladder_N:adder\|fulladder1bit:\\G_NBit_fulladder:0:fulladderi\|xorg2:x1 " "Elaborating entity \"xorg2\" for hierarchy \"addersubtractor_N:PCplus4\|fulladder_N:adder\|fulladder1bit:\\G_NBit_fulladder:0:fulladderi\|xorg2:x1\"" {  } { { "../../proj/src/Previous/fulladder1bit.vhd" "x1" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 addersubtractor_N:PCplus4\|fulladder_N:adder\|fulladder1bit:\\G_NBit_fulladder:0:fulladderi\|andg2:a1 " "Elaborating entity \"andg2\" for hierarchy \"addersubtractor_N:PCplus4\|fulladder_N:adder\|fulladder1bit:\\G_NBit_fulladder:0:fulladderi\|andg2:a1\"" {  } { { "../../proj/src/Previous/fulladder1bit.vhd" "a1" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 addersubtractor_N:PCplus4\|fulladder_N:adder\|fulladder1bit:\\G_NBit_fulladder:0:fulladderi\|org2:o1 " "Elaborating entity \"org2\" for hierarchy \"addersubtractor_N:PCplus4\|fulladder_N:adder\|fulladder1bit:\\G_NBit_fulladder:0:fulladderi\|org2:o1\"" {  } { { "../../proj/src/Previous/fulladder1bit.vhd" "o1" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_reg n_bit_reg:Fetch " "Elaborating entity \"n_bit_reg\" for hierarchy \"n_bit_reg:Fetch\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Fetch" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_reg_file mips_reg_file:RegisterFile " "Elaborating entity \"mips_reg_file\" for hierarchy \"mips_reg_file:RegisterFile\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "RegisterFile" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 mips_reg_file:RegisterFile\|decoder_5to32:Decoder " "Elaborating entity \"decoder_5to32\" for hierarchy \"mips_reg_file:RegisterFile\|decoder_5to32:Decoder\"" {  } { { "../../proj/src/TopLevel/registerfile.vhd" "Decoder" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 mips_reg_file:RegisterFile\|mux32to1:RSMux " "Elaborating entity \"mux32to1\" for hierarchy \"mips_reg_file:RegisterFile\|mux32to1:RSMux\"" {  } { { "../../proj/src/TopLevel/registerfile.vhd" "RSMux" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161159962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ControlUnit " "Elaborating entity \"control\" for hierarchy \"control:ControlUnit\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ControlUnit" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161160384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_width_extender bit_width_extender:SignExtender " "Elaborating entity \"bit_width_extender\" for hierarchy \"bit_width_extender:SignExtender\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "SignExtender" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161160398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_reg n_bit_reg:Decode " "Elaborating entity \"n_bit_reg\" for hierarchy \"n_bit_reg:Decode\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Decode" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161160634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:RtorRd " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:RtorRd\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "RtorRd" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161160739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUnit\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALUnit" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161160749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_SUB_COUT alu.vhd(70) " "Verilog HDL or VHDL warning at alu.vhd(70): object \"s_SUB_COUT\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715161160750 "|MIPS_Processor|ALU:ALUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter ALU:ALUnit\|barrel_shifter:SLLOps " "Elaborating entity \"barrel_shifter\" for hierarchy \"ALU:ALUnit\|barrel_shifter:SLLOps\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "SLLOps" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161161220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_reg n_bit_reg:Execute " "Elaborating entity \"n_bit_reg\" for hierarchy \"n_bit_reg:Execute\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Execute" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161161905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_reg n_bit_reg:Memory " "Elaborating entity \"n_bit_reg\" for hierarchy \"n_bit_reg:Memory\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Memory" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161161988 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715161164280 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715161164280 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715161174695 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715161174695 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715161174695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161174959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715161174959 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715161174959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715161175051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161175051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715161195003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715161255879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715161255879 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715161259626 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715161259626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60127 " "Implemented 60127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715161259628 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715161259628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59996 " "Implemented 59996 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715161259628 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715161259628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715161259628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "960 " "Peak virtual memory: 960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715161259737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  8 04:40:59 2024 " "Processing ended: Wed May  8 04:40:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715161259737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715161259737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715161259737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715161259737 ""}
