Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 11 11:34:50 2020
| Host         : DESKTOP-H16983N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.980        0.000                      0                28496        0.024        0.000                      0                28496        8.250        0.000                       0                  9869  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 9.500}      19.000          52.632          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.980        0.000                      0                26616        0.024        0.000                      0                26616        8.250        0.000                       0                  9869  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.090        0.000                      0                 1880        0.541        0.000                      0                 1880  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.693ns  (logic 10.212ns (57.719%)  route 7.481ns (42.281%))
  Logic Levels:           71  (CARRY4=66 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 21.726 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10/O[0]
                         net (fo=2, routed)           0.827    17.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.299    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3/O
                         net (fo=129, routed)         1.820    19.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3_n_0
    SLICE_X70Y19         LUT5 (Prop_lut5_I1_O)        0.124    20.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[134]_i_2/O
                         net (fo=1, routed)           0.490    20.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/mux1__0[134]
    SLICE_X70Y19         LUT5 (Prop_lut5_I0_O)        0.124    20.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[134]_i_1/O
                         net (fo=1, routed)           0.000    20.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[134]
    SLICE_X70Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.547    21.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X70Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[134]/C
                         clock pessimism              0.230    21.956    
                         clock uncertainty           -0.287    21.669    
    SLICE_X70Y19         FDCE (Setup_fdce_C_D)        0.031    21.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[134]
  -------------------------------------------------------------------
                         required time                         21.700    
                         arrival time                         -20.720    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[142]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 10.212ns (57.749%)  route 7.471ns (42.251%))
  Logic Levels:           71  (CARRY4=66 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 21.726 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10/O[0]
                         net (fo=2, routed)           0.827    17.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.299    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3/O
                         net (fo=129, routed)         1.808    19.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3_n_0
    SLICE_X70Y21         LUT5 (Prop_lut5_I1_O)        0.124    20.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[142]_i_2/O
                         net (fo=1, routed)           0.493    20.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/mux1__0[142]
    SLICE_X70Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[142]_i_1/O
                         net (fo=1, routed)           0.000    20.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[142]
    SLICE_X70Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.546    21.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X70Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[142]/C
                         clock pessimism              0.230    21.955    
                         clock uncertainty           -0.287    21.668    
    SLICE_X70Y21         FDCE (Setup_fdce_C_D)        0.029    21.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[142]
  -------------------------------------------------------------------
                         required time                         21.697    
                         arrival time                         -20.710    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[133]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.655ns  (logic 10.212ns (57.841%)  route 7.443ns (42.159%))
  Logic Levels:           71  (CARRY4=66 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 21.726 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10/O[0]
                         net (fo=2, routed)           0.827    17.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.299    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3/O
                         net (fo=129, routed)         1.780    19.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3_n_0
    SLICE_X70Y20         LUT5 (Prop_lut5_I1_O)        0.124    20.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[133]_i_2/O
                         net (fo=1, routed)           0.493    20.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/mux1__0[133]
    SLICE_X70Y20         LUT5 (Prop_lut5_I0_O)        0.124    20.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[133]_i_1/O
                         net (fo=1, routed)           0.000    20.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[133]
    SLICE_X70Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.547    21.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X70Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[133]/C
                         clock pessimism              0.230    21.956    
                         clock uncertainty           -0.287    21.669    
    SLICE_X70Y20         FDCE (Setup_fdce_C_D)        0.029    21.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[133]
  -------------------------------------------------------------------
                         required time                         21.698    
                         arrival time                         -20.682    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[139]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.619ns  (logic 10.212ns (57.961%)  route 7.407ns (42.039%))
  Logic Levels:           71  (CARRY4=66 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 21.725 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10/O[0]
                         net (fo=2, routed)           0.827    17.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.299    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3/O
                         net (fo=129, routed)         1.803    19.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3_n_0
    SLICE_X73Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[139]_i_2/O
                         net (fo=1, routed)           0.433    20.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/mux1__0[139]
    SLICE_X73Y22         LUT5 (Prop_lut5_I0_O)        0.124    20.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[139]_i_1/O
                         net (fo=1, routed)           0.000    20.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[139]
    SLICE_X73Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.545    21.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X73Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[139]/C
                         clock pessimism              0.230    21.954    
                         clock uncertainty           -0.287    21.667    
    SLICE_X73Y22         FDCE (Setup_fdce_C_D)        0.029    21.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[139]
  -------------------------------------------------------------------
                         required time                         21.696    
                         arrival time                         -20.646    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 10.288ns (58.376%)  route 7.336ns (41.624%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 21.740 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_4_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_4_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_4_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_4_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_4_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_4_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_4_n_0
    SLICE_X68Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_4_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_4_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_4_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_4/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_4_n_0
    SLICE_X68Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_4_n_0
    SLICE_X68Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_4_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_4_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_4_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_4_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_4_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_4_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_4_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_4_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_4_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_4_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_4_n_0
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_4_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_4_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_4_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_4_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_4_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_4_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_6_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_11/O[0]
                         net (fo=2, routed)           0.945    17.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_11_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.292    18.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[126]_i_3/O
                         net (fo=127, routed)         2.047    20.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_3_in[257]
    SLICE_X78Y7          LUT5 (Prop_lut5_I3_O)        0.331    20.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[5]_i_1/O
                         net (fo=1, routed)           0.000    20.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[5]
    SLICE_X78Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.560    21.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X78Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[5]/C
                         clock pessimism              0.230    21.969    
                         clock uncertainty           -0.287    21.682    
    SLICE_X78Y7          FDCE (Setup_fdce_C_D)        0.029    21.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[5]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                         -20.651    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[135]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.659ns  (logic 10.212ns (57.830%)  route 7.447ns (42.170%))
  Logic Levels:           71  (CARRY4=66 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 21.726 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10/O[0]
                         net (fo=2, routed)           0.827    17.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.299    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3/O
                         net (fo=129, routed)         1.783    19.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3_n_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I1_O)        0.124    20.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[135]_i_2/O
                         net (fo=1, routed)           0.493    20.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/mux1__0[135]
    SLICE_X66Y18         LUT5 (Prop_lut5_I0_O)        0.124    20.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[135]_i_1/O
                         net (fo=1, routed)           0.000    20.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[135]
    SLICE_X66Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.547    21.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X66Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[135]/C
                         clock pessimism              0.230    21.956    
                         clock uncertainty           -0.287    21.669    
    SLICE_X66Y18         FDCE (Setup_fdce_C_D)        0.081    21.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[135]
  -------------------------------------------------------------------
                         required time                         21.750    
                         arrival time                         -20.686    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.621ns  (logic 10.288ns (58.386%)  route 7.333ns (41.614%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 21.740 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_4_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_4_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_4_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_4_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_4_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_4_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_4_n_0
    SLICE_X68Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_4_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_4_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_4_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_4/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_4_n_0
    SLICE_X68Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_4_n_0
    SLICE_X68Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_4_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_4_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_4_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_4_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_4_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_4_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_4_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_4_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_4_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_4_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_4_n_0
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_4_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_4_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_4_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_4_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_4_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_4_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_6_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_11/O[0]
                         net (fo=2, routed)           0.945    17.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_11_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.292    18.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[126]_i_3/O
                         net (fo=127, routed)         2.044    20.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_3_in[257]
    SLICE_X78Y7          LUT5 (Prop_lut5_I3_O)        0.331    20.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[6]_i_1/O
                         net (fo=1, routed)           0.000    20.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[6]
    SLICE_X78Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.560    21.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X78Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[6]/C
                         clock pessimism              0.230    21.969    
                         clock uncertainty           -0.287    21.682    
    SLICE_X78Y7          FDCE (Setup_fdce_C_D)        0.031    21.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[6]
  -------------------------------------------------------------------
                         required time                         21.713    
                         arrival time                         -20.648    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.605ns  (logic 10.288ns (58.440%)  route 7.317ns (41.560%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 21.740 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_4_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_4_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_4_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_4_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_4_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_4_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_4_n_0
    SLICE_X68Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_4_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_4_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_4_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_4/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_4_n_0
    SLICE_X68Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_4_n_0
    SLICE_X68Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_4_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_4_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_4_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_4_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_4_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_4_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_4_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_4_n_0
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_4_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_4_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_4_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_4_n_0
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_4_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_4_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_4_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_4_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_4_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_4_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_6_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_11/O[0]
                         net (fo=2, routed)           0.945    17.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_11_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.292    18.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[126]_i_3/O
                         net (fo=127, routed)         2.028    20.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_3_in[257]
    SLICE_X79Y6          LUT5 (Prop_lut5_I2_O)        0.331    20.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[1]_i_1/O
                         net (fo=1, routed)           0.000    20.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[1]
    SLICE_X79Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.561    21.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X79Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                         clock pessimism              0.230    21.970    
                         clock uncertainty           -0.287    21.683    
    SLICE_X79Y6          FDCE (Setup_fdce_C_D)        0.031    21.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[1]
  -------------------------------------------------------------------
                         required time                         21.714    
                         arrival time                         -20.632    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[130]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.572ns  (logic 10.212ns (58.115%)  route 7.360ns (41.885%))
  Logic Levels:           71  (CARRY4=66 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 21.727 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10/O[0]
                         net (fo=2, routed)           0.827    17.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.299    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3/O
                         net (fo=129, routed)         1.750    19.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[128]_i_3_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I1_O)        0.124    20.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[130]_i_2/O
                         net (fo=1, routed)           0.439    20.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/mux1__0[130]
    SLICE_X70Y18         LUT5 (Prop_lut5_I0_O)        0.124    20.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[130]_i_1/O
                         net (fo=1, routed)           0.000    20.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[130]
    SLICE_X70Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.548    21.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X70Y18         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[130]/C
                         clock pessimism              0.230    21.957    
                         clock uncertainty           -0.287    21.670    
    SLICE_X70Y18         FDCE (Setup_fdce_C_D)        0.029    21.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[130]
  -------------------------------------------------------------------
                         required time                         21.699    
                         arrival time                         -20.599    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.629ns  (logic 10.305ns (58.456%)  route 7.324ns (41.544%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 21.741 - 19.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X80Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2/Q
                         net (fo=128, routed)         1.963     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/b_i_reg_rep__2_n_0
    SLICE_X81Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_9_n_0
    SLICE_X81Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]_i_2_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[7]_i_2_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[11]_i_2_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[15]_i_2_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[19]_i_2_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[23]_i_2_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[27]_i_2_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[31]_i_2_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[35]_i_2_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[39]_i_2_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[43]_i_2_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[47]_i_2_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[51]_i_2_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[55]_i_2_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[59]_i_2_n_0
    SLICE_X81Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[63]_i_2_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[67]_i_2_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[71]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[75]_i_2_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[79]_i_2_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[83]_i_2_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[87]_i_2_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[91]_i_2_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[95]_i_2_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[99]_i_2_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[103]_i_2_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[107]_i_2_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[111]_i_2_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[115]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[119]_i_2_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[123]_i_2_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[127]_i_2_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7/CO[0]
                         net (fo=646, routed)         1.618    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_7_n_3
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.368    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8/O
                         net (fo=5, routed)           0.745    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[132]_i_8_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[132]_i_7_n_0
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[136]_i_7_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[140]_i_7_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[144]_i_7_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[148]_i_7_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[152]_i_7_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[156]_i_7_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[160]_i_7_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[164]_i_7_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[168]_i_7_n_0
    SLICE_X69Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7/CO[3]
                         net (fo=1, routed)           0.009    14.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[172]_i_7_n_0
    SLICE_X69Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[176]_i_7_n_0
    SLICE_X69Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[180]_i_7_n_0
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[184]_i_7_n_0
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[188]_i_7_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[192]_i_7_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[196]_i_7_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[200]_i_7_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[204]_i_7_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[208]_i_7_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[212]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[216]_i_7_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[220]_i_7_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[224]_i_7_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[228]_i_7_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[232]_i_7_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[236]_i_7_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[240]_i_7_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[244]_i_7_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[248]_i_7_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[252]_i_7_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[255]_i_9_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10/O[0]
                         net (fo=2, routed)           0.827    17.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[128]_i_10_n_7
    SLICE_X66Y52         LUT3 (Prop_lut3_I2_O)        0.292    18.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[126]_i_2/O
                         net (fo=127, routed)         2.153    20.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X82Y6          LUT5 (Prop_lut5_I1_O)        0.348    20.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out[3]_i_1/O
                         net (fo=1, routed)           0.000    20.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/p_nxt[3]
    SLICE_X82Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.562    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/clk
    SLICE_X82Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]/C
                         clock pessimism              0.230    21.971    
                         clock uncertainty           -0.287    21.684    
    SLICE_X82Y6          FDCE (Setup_fdce_C_D)        0.079    21.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mexponent_multiplier/P_out_reg[3]
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                         -20.656    
  -------------------------------------------------------------------
                         slack                                  1.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.306    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.282    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.306    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.282    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.306    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.282    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.306    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.282    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.306    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.282    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.306    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.282    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.306    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y11          RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y11          RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y11          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.282    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.306    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y11          RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y11          RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y11          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.282    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.829%)  route 0.213ns (60.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.561     0.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X49Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][11]/Q
                         net (fo=2, routed)           0.213     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0[235]
    SLICE_X52Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y44         FDCE (Hold_fdce_C_D)         0.070     1.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.262%)  route 0.179ns (54.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.574     0.910    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/Q
                         net (fo=1, routed)           0.179     1.237    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[47]
    SLICE_X29Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.859     1.225    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X29Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.017     1.212    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 9.500 }
Period(ns):         19.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.000      16.424     RAMB36_X1Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.000      16.424     RAMB36_X1Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.000      16.424     RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.000      16.424     RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.000      16.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X10Y12    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X19Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X19Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X19Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X19Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.500       8.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.500       8.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X32Y51    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X32Y51    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.115ns  (logic 0.580ns (4.109%)  route 13.535ns (95.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 21.729 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1644, routed)       12.113    17.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X63Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.549    21.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X63Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][5]/C
                         clock pessimism              0.115    21.843    
                         clock uncertainty           -0.287    21.556    
    SLICE_X63Y16         FDCE (Recov_fdce_C_CLR)     -0.405    21.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][5]
  -------------------------------------------------------------------
                         required time                         21.151    
                         arrival time                         -17.061    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.492ns  (logic 0.580ns (4.299%)  route 12.912ns (95.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 21.716 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1644, routed)       11.490    16.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X57Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.537    21.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][10]/C
                         clock pessimism              0.115    21.831    
                         clock uncertainty           -0.287    21.544    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    21.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][10]
  -------------------------------------------------------------------
                         required time                         21.139    
                         arrival time                         -16.438    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.492ns  (logic 0.580ns (4.299%)  route 12.912ns (95.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 21.716 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1644, routed)       11.490    16.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X57Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.537    21.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][11]/C
                         clock pessimism              0.115    21.831    
                         clock uncertainty           -0.287    21.544    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    21.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][11]
  -------------------------------------------------------------------
                         required time                         21.139    
                         arrival time                         -16.438    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.492ns  (logic 0.580ns (4.299%)  route 12.912ns (95.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 21.716 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1644, routed)       11.490    16.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X57Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.537    21.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][8]/C
                         clock pessimism              0.115    21.831    
                         clock uncertainty           -0.287    21.544    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    21.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][8]
  -------------------------------------------------------------------
                         required time                         21.139    
                         arrival time                         -16.438    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.492ns  (logic 0.580ns (4.299%)  route 12.912ns (95.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 21.716 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1644, routed)       11.490    16.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X57Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.537    21.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][9]/C
                         clock pessimism              0.115    21.831    
                         clock uncertainty           -0.287    21.544    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    21.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][9]
  -------------------------------------------------------------------
                         required time                         21.139    
                         arrival time                         -16.438    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 0.580ns (4.399%)  route 12.605ns (95.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 21.715 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.948 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1644, routed)       11.183    16.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X54Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.536    21.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X54Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][2]/C
                         clock pessimism              0.115    21.830    
                         clock uncertainty           -0.287    21.543    
    SLICE_X54Y24         FDCE (Recov_fdce_C_CLR)     -0.319    21.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][2]
  -------------------------------------------------------------------
                         required time                         21.224    
                         arrival time                         -16.131    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[252]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.429ns  (logic 0.580ns (5.075%)  route 10.849ns (94.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 21.736 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           4.381     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/reset_n
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.907 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         6.468    14.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control_n_52
    SLICE_X62Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.556    21.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X62Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[252]/C
                         clock pessimism              0.115    21.850    
                         clock uncertainty           -0.287    21.563    
    SLICE_X62Y46         FDCE (Recov_fdce_C_CLR)     -0.319    21.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[252]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[253]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.429ns  (logic 0.580ns (5.075%)  route 10.849ns (94.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 21.736 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           4.381     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/reset_n
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.907 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         6.468    14.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control_n_52
    SLICE_X62Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.556    21.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X62Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[253]/C
                         clock pessimism              0.115    21.850    
                         clock uncertainty           -0.287    21.563    
    SLICE_X62Y46         FDCE (Recov_fdce_C_CLR)     -0.319    21.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[253]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[254]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.429ns  (logic 0.580ns (5.075%)  route 10.849ns (94.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 21.736 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           4.381     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/reset_n
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.907 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         6.468    14.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control_n_52
    SLICE_X62Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.556    21.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X62Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[254]/C
                         clock pessimism              0.115    21.850    
                         clock uncertainty           -0.287    21.563    
    SLICE_X62Y46         FDCE (Recov_fdce_C_CLR)     -0.319    21.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[254]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/P0_out_reg[234]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.207ns  (logic 0.580ns (5.175%)  route 10.627ns (94.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 21.736 - 19.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           4.381     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/reset_n
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.907 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         6.246    14.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control_n_52
    SLICE_X63Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/P0_out_reg[234]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        1.556    21.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X63Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/P0_out_reg[234]/C
                         clock pessimism              0.115    21.850    
                         clock uncertainty           -0.287    21.563    
    SLICE_X63Y45         FDCE (Recov_fdce_C_CLR)     -0.405    21.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/P0_out_reg[234]
  -------------------------------------------------------------------
                         required time                         21.158    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                  7.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.645%)  route 0.569ns (75.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X44Y27         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/Q
                         net (fo=16, routed)          0.212     1.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/Q[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         0.357     1.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[4]_0
    SLICE_X54Y27         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.837     1.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X54Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_reg/C
                         clock pessimism             -0.035     1.168    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[155]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.621%)  route 0.367ns (66.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.570     0.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X55Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.047 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/Q
                         net (fo=31, routed)          0.170     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/first_step_mult
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.262 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/P_out[255]_i_2/O
                         net (fo=512, routed)         0.197     1.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/AR[0]
    SLICE_X57Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[155]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.836     1.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/clk
    SLICE_X57Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[155]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X57Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[155]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[153]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.358%)  route 0.372ns (66.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.570     0.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X55Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.047 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/Q
                         net (fo=31, routed)          0.170     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/first_step_mult
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.262 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/P_out[255]_i_2/O
                         net (fo=512, routed)         0.201     1.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/AR[0]
    SLICE_X56Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.836     1.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/clk
    SLICE_X56Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[153]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X56Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[153]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[156]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.358%)  route 0.372ns (66.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.570     0.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X55Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.047 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/Q
                         net (fo=31, routed)          0.170     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/first_step_mult
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.262 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/P_out[255]_i_2/O
                         net (fo=512, routed)         0.201     1.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/AR[0]
    SLICE_X56Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.836     1.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/clk
    SLICE_X56Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[156]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X56Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[156]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[157]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.325%)  route 0.389ns (67.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.570     0.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X55Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.047 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/Q
                         net (fo=31, routed)          0.170     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/first_step_mult
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.262 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/P_out[255]_i_2/O
                         net (fo=512, routed)         0.219     1.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/AR[0]
    SLICE_X56Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.837     1.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/clk
    SLICE_X56Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[157]/C
                         clock pessimism             -0.263     0.940    
    SLICE_X56Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[157]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[168]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.091%)  route 0.656ns (77.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X44Y27         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/Q
                         net (fo=16, routed)          0.212     1.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/Q[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         0.444     1.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control_n_52
    SLICE_X56Y31         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[168]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[168]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[169]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.091%)  route 0.656ns (77.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X44Y27         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/Q
                         net (fo=16, routed)          0.212     1.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/Q[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         0.444     1.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control_n_52
    SLICE_X56Y31         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[169]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[169]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[169]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[170]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.091%)  route 0.656ns (77.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X44Y27         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/Q
                         net (fo=16, routed)          0.212     1.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/Q[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         0.444     1.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control_n_52
    SLICE_X56Y31         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[170]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[170]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[170]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[171]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.091%)  route 0.656ns (77.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X44Y27         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/FSM_onehot_state_reg[0]/Q
                         net (fo=16, routed)          0.212     1.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/Q[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/e_i_i_3/O
                         net (fo=799, routed)         0.444     1.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control_n_52
    SLICE_X56Y31         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[171]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[171]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M0_out_reg[171]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[162]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.758%)  route 0.461ns (71.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.570     0.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/clk
    SLICE_X55Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.047 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_control/first_step_mult_reg/Q
                         net (fo=31, routed)          0.170     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/first_step_mult
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.262 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/P_out[255]_i_2/O
                         net (fo=512, routed)         0.290     1.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/AR[0]
    SLICE_X57Y27         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9870, routed)        0.839     1.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/clk
    SLICE_X57Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[162]/C
                         clock pessimism             -0.263     0.942    
    SLICE_X57Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m_multiplier/P_out_reg[162]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.703    





