// Seed: 3560354207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output tri  id_3
);
  logic [7:0] id_5;
  wire id_6;
  wire id_7;
  assign id_6 = id_5[1];
  wire id_8;
  assign id_3 = 1;
  assign id_0 = 1 & 1 == 1;
  tri id_9;
  module_0(
      id_8, id_9, id_6, id_9, id_6, id_6, id_7, id_7
  ); id_10(
      .id_0(id_9), .id_1(id_9 == 1)
  );
endmodule
