

================================================================
== Vivado HLS Report for 'operator_float_div11'
================================================================
* Date:           Fri Aug  3 10:43:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    32.570|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------+-----+-----+-----+-----+---------+
        |                                        |                 |  Latency  |  Interval | Pipeline|
        |                Instance                |      Module     | min | max | min | max |   Type  |
        +----------------------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_lut_div11_chunk_fu_127              |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_134              |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_140              |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_146              |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_152              |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_i_i_9_lut_div11_chunk_fu_158   |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_10_i_i_lut_div11_chunk_fu_164  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_11_i_i_lut_div11_chunk_fu_170  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_12_i_i_lut_div11_chunk_fu_176  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        +----------------------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     427|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   14742|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     123|
|Register         |        -|      -|      62|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      62|   15292|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      15|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------+---------+-------+---+------+
    |                Instance                |      Module     | BRAM_18K| DSP48E| FF|  LUT |
    +----------------------------------------+-----------------+---------+-------+---+------+
    |grp_lut_div11_chunk_fu_127              |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_134              |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_140              |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_146              |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_152              |lut_div11_chunk  |        0|      0|  0|  1638|
    |call_ret_i_i_9_lut_div11_chunk_fu_158   |lut_div11_chunk  |        0|      0|  0|  1638|
    |call_ret_10_i_i_lut_div11_chunk_fu_164  |lut_div11_chunk  |        0|      0|  0|  1638|
    |call_ret_11_i_i_lut_div11_chunk_fu_170  |lut_div11_chunk  |        0|      0|  0|  1638|
    |call_ret_12_i_i_lut_div11_chunk_fu_176  |lut_div11_chunk  |        0|      0|  0|  1638|
    +----------------------------------------+-----------------+---------+-------+---+------+
    |Total                                   |                 |        0|      0|  0| 14742|
    +----------------------------------------+-----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_337_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_fu_453_p2               |     +    |      0|  0|  35|           3|          28|
    |new_exp_V_1_fu_275_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_331_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp4_fu_355_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp8_fu_383_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_325_p2               |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_263_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_2_fu_269_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_303_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_5_fu_309_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_fu_249_p2                |   icmp   |      0|  0|  18|          23|          22|
    |tmp_7_fu_425_p2              |   lshr   |      0|  0|  64|          24|          24|
    |sel_tmp3_demorgan_fu_343_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_8_fu_289_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_295_p3          |  select  |      0|  0|   8|           1|           8|
    |p_new_exp_V_1_fu_281_p3      |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_361_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_369_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_389_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_255_p3  |  select  |      0|  0|   3|           1|           3|
    |xf_V_1_fu_405_p3             |  select  |      0|  0|  24|           1|          24|
    |xf_V_2_fu_445_p3             |  select  |      0|  0|  28|           1|          28|
    |tmp_6_fu_431_p2              |    shl   |      0|  0|  85|          32|          32|
    |sel_tmp3_fu_349_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp7_fu_377_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 427|         146|         240|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_121_p4  |   9|          2|   23|         46|
    |grp_lut_div11_chunk_fu_127_d_V      |  15|          3|    2|          6|
    |grp_lut_div11_chunk_fu_127_r_in_V   |  15|          3|    4|         12|
    |grp_lut_div11_chunk_fu_134_d_V      |  15|          3|    2|          6|
    |grp_lut_div11_chunk_fu_140_d_V      |  15|          3|    2|          6|
    |grp_lut_div11_chunk_fu_146_d_V      |  15|          3|    2|          6|
    |grp_lut_div11_chunk_fu_152_d_V      |  15|          3|    2|          6|
    |p_Repl2_s_reg_118                   |   9|          2|   23|         46|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 123|         25|   61|        137|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   2|   0|    2|          0|
    |p_Repl2_1_reg_693           |   8|   0|    8|          0|
    |p_Repl2_2_reg_679           |   1|   0|    1|          0|
    |p_Repl2_s_reg_118           |  23|   0|   23|          0|
    |p_Result_16_10_i_i_reg_743  |   2|   0|    2|          0|
    |p_Result_16_11_i_i_reg_748  |   2|   0|    2|          0|
    |p_Result_16_5_i_i_reg_713   |   2|   0|    2|          0|
    |p_Result_16_6_i_i_reg_718   |   2|   0|    2|          0|
    |p_Result_16_7_i_i_reg_723   |   2|   0|    2|          0|
    |p_Result_16_8_i_i_reg_728   |   2|   0|    2|          0|
    |p_Result_16_9_i_i_reg_733   |   2|   0|    2|          0|
    |p_Result_16_i_i_8_reg_738   |   2|   0|    2|          0|
    |q_chunk_V_0_3_i_i_reg_698   |   2|   0|    2|          0|
    |q_chunk_V_0_4_i_i_reg_703   |   2|   0|    2|          0|
    |r_V_ret_4_i_i_reg_708       |   4|   0|    4|          0|
    |tmp_15_reg_753              |   2|   0|    2|          0|
    |tmp_16_reg_758              |   1|   0|    1|          0|
    |tmp_1_reg_689               |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  62|   0|   62|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div11 | return value |
|in_r       |  in |   32|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 24.8>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_float_div11_1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:7842]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:7234->test.cpp:7854]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:7235->test.cpp:7854]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:7236->test.cpp:7854]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i32 %p_Val2_s to i23" [test.cpp:7237->test.cpp:7854]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_3_cast = zext i23 %new_mant_V to i24" [test.cpp:7859]   --->   Operation 12 'zext' 'xf_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.51ns)   --->   "%tmp = icmp ult i23 %new_mant_V, 3145728" [test.cpp:7860]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i8 4, i8 3" [test.cpp:7860]   --->   Operation 14 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.22ns)   --->   "%tmp_1 = icmp eq i8 %new_exp_V, -1" [test.cpp:7862]   --->   Operation 15 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%tmp_2 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:7863]   --->   Operation 16 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:7866]   --->   Operation 17 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i8 -1, i8 0" [test.cpp:6558->test.cpp:7887]   --->   Operation 18 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_8 = or i1 %tmp_1, %tmp_2" [test.cpp:6558->test.cpp:7887]   --->   Operation 19 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_8, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [test.cpp:6558->test.cpp:7887]   --->   Operation 20 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:7867]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.22ns)   --->   "%tmp_4 = icmp eq i8 %new_exp_V, 0" [test.cpp:7868]   --->   Operation 22 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.22ns)   --->   "%tmp_5 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:7871]   --->   Operation 23 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:7872]   --->   Operation 24 'partselect' 'tmp_13' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.18ns)   --->   "%icmp = icmp eq i7 %tmp_13, 0" [test.cpp:7872]   --->   Operation 25 'icmp' 'icmp' <Predicate = (!tmp_1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:7873]   --->   Operation 26 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:7875]   --->   Operation 27 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:7868]   --->   Operation 28 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [test.cpp:7868]   --->   Operation 29 'xor' 'sel_tmp3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp, %sel_tmp3" [test.cpp:7872]   --->   Operation 30 'and' 'sel_tmp4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i8 %shift_V, i8 %shift_V_1" [test.cpp:7872]   --->   Operation 31 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4, i8 0, i8 %shift_V_2" [test.cpp:7868]   --->   Operation 32 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_4, true" [test.cpp:7868]   --->   Operation 33 'xor' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_5, %sel_tmp7" [test.cpp:7871]   --->   Operation 34 'and' 'sel_tmp8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:7871]   --->   Operation 35 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)" [test.cpp:7879]   --->   Operation 36 'bitconcatenate' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.66ns)   --->   "%xf_V_1 = select i1 %tmp_4, i24 %xf_V_3_cast, i24 %tmp_9" [test.cpp:7868]   --->   Operation 37 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_s = zext i24 %xf_V_1 to i32" [test.cpp:7881]   --->   Operation 38 'zext' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3 = zext i8 %shift_V_4 to i32" [test.cpp:7881]   --->   Operation 39 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3_cast = zext i8 %shift_V_4 to i24" [test.cpp:7881]   --->   Operation 40 'zext' 'tmp_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_7 = lshr i24 %xf_V_1, %tmp_3_cast" [test.cpp:7881]   --->   Operation 41 'lshr' 'tmp_7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_6 = shl i32 %tmp_s, %tmp_3" [test.cpp:7883]   --->   Operation 42 'shl' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_10 = zext i24 %tmp_7 to i28" [test.cpp:7881]   --->   Operation 43 'zext' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_14 = trunc i32 %tmp_6 to i28" [test.cpp:7883]   --->   Operation 44 'trunc' 'tmp_14' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_2 = select i1 %icmp, i28 %tmp_10, i28 %tmp_14" [test.cpp:7872]   --->   Operation 45 'select' 'xf_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.44ns) (out node of the LUT)   --->   "%xf_V = add i28 5, %xf_V_2" [test.cpp:7884]   --->   Operation 46 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 26, i32 27) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 47 'partselect' 'p_Result_16_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.50ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_i_i, i4 0) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 48 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i2, i4 } %call_ret_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 49 'extractvalue' 'r_V_ret_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_16_1_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 24, i32 25) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 50 'partselect' 'p_Result_16_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.50ns)   --->   "%call_ret_1_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_1_i_i, i4 %r_V_ret_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 51 'call' 'call_ret_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i2, i4 } %call_ret_1_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 52 'extractvalue' 'r_V_ret_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_16_2_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 22, i32 23) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 53 'partselect' 'p_Result_16_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.50ns)   --->   "%call_ret_2_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_2_i_i, i4 %r_V_ret_1_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 54 'call' 'call_ret_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 55 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 56 'extractvalue' 'r_V_ret_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_16_3_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 20, i32 21) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 57 'partselect' 'p_Result_16_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (3.50ns)   --->   "%call_ret_3_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_3_i_i, i4 %r_V_ret_2_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 58 'call' 'call_ret_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 59 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 60 'extractvalue' 'r_V_ret_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_16_4_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 18, i32 19) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 61 'partselect' 'p_Result_16_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.50ns)   --->   "%call_ret_4_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_4_i_i, i4 %r_V_ret_3_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 62 'call' 'call_ret_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 63 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 64 'extractvalue' 'r_V_ret_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_16_5_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 16, i32 17) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 65 'partselect' 'p_Result_16_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_16_6_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 14, i32 15) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 66 'partselect' 'p_Result_16_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_16_7_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 12, i32 13) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 67 'partselect' 'p_Result_16_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_16_8_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 10, i32 11) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 68 'partselect' 'p_Result_16_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_16_9_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 8, i32 9) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 69 'partselect' 'p_Result_16_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_16_i_i_8 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 6, i32 7) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 70 'partselect' 'p_Result_16_i_i_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_16_10_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 4, i32 5) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 71 'partselect' 'p_Result_16_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_16_11_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 2, i32 3) nounwind" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 72 'partselect' 'p_Result_16_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i28 %xf_V to i2" [test.cpp:7829->test.cpp:7838->test.cpp:7885]   --->   Operation 73 'trunc' 'tmp_15' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i2 %q_chunk_V_0_2_i_i to i1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 74 'trunc' 'tmp_16' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 32.5>
ST_2 : Operation 75 [1/1] (3.50ns)   --->   "%call_ret_5_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_5_i_i, i4 %r_V_ret_4_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 75 'call' 'call_ret_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 76 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 77 'extractvalue' 'r_V_ret_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (3.50ns)   --->   "%call_ret_6_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_6_i_i, i4 %r_V_ret_5_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 78 'call' 'call_ret_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 79 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 80 'extractvalue' 'r_V_ret_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (3.50ns)   --->   "%call_ret_7_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_7_i_i, i4 %r_V_ret_6_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 81 'call' 'call_ret_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 82 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 83 'extractvalue' 'r_V_ret_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (3.50ns)   --->   "%call_ret_8_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_8_i_i, i4 %r_V_ret_7_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 84 'call' 'call_ret_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 85 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 86 'extractvalue' 'r_V_ret_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (3.50ns)   --->   "%call_ret_9_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_9_i_i, i4 %r_V_ret_8_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 87 'call' 'call_ret_9_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 88 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 89 'extractvalue' 'r_V_ret_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (3.50ns)   --->   "%call_ret_i_i_9 = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_i_i_8, i4 %r_V_ret_9_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 90 'call' 'call_ret_i_i_9' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i2, i4 } %call_ret_i_i_9, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 91 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_10 = extractvalue { i2, i4 } %call_ret_i_i_9, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 92 'extractvalue' 'r_V_ret_i_i_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (3.50ns)   --->   "%call_ret_10_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_10_i_i, i4 %r_V_ret_i_i_10) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 93 'call' 'call_ret_10_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 94 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 95 'extractvalue' 'r_V_ret_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (3.50ns)   --->   "%call_ret_11_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_16_11_i_i, i4 %r_V_ret_10_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 96 'call' 'call_ret_11_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 97 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 1" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 98 'extractvalue' 'r_V_ret_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (3.50ns)   --->   "%call_ret_12_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %tmp_15, i4 %r_V_ret_11_i_i) nounwind" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 99 'call' 'call_ret_12_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i2, i4 } %call_ret_12_i_i, 0" [test.cpp:7830->test.cpp:7838->test.cpp:7885]   --->   Operation 100 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i1 %tmp_16, i2 %q_chunk_V_0_3_i_i, i2 %q_chunk_V_0_4_i_i, i2 %q_chunk_V_0_5_i_i, i2 %q_chunk_V_0_6_i_i, i2 %q_chunk_V_0_7_i_i, i2 %q_chunk_V_0_8_i_i, i2 %q_chunk_V_0_9_i_i, i2 %q_chunk_V_0_i_i, i2 %q_chunk_V_0_10_i_i, i2 %q_chunk_V_0_11_i_i, i2 %q_chunk_V_0_12_i_i)" [test.cpp:7885]   --->   Operation 101 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:7886]   --->   Operation 102 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 103 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:6559->test.cpp:7887]   --->   Operation 104 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [test.cpp:6560->test.cpp:7887]   --->   Operation 105 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:7888]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3         (specbitsmap   ) [ 000]
StgValue_4         (specbitsmap   ) [ 000]
StgValue_5         (spectopmodule ) [ 000]
in_read            (read          ) [ 000]
StgValue_7         (speclatency   ) [ 000]
p_Val2_s           (bitcast       ) [ 000]
p_Repl2_2          (bitselect     ) [ 001]
new_exp_V          (partselect    ) [ 000]
new_mant_V         (trunc         ) [ 011]
xf_V_3_cast        (zext          ) [ 000]
tmp                (icmp          ) [ 000]
shift_V_cast_cast  (select        ) [ 000]
tmp_1              (icmp          ) [ 011]
tmp_2              (icmp          ) [ 000]
new_exp_V_1        (sub           ) [ 000]
p_new_exp_V_1      (select        ) [ 000]
tmp_8              (or            ) [ 000]
p_Repl2_1          (select        ) [ 001]
StgValue_21        (br            ) [ 011]
tmp_4              (icmp          ) [ 000]
tmp_5              (icmp          ) [ 000]
tmp_13             (partselect    ) [ 000]
icmp               (icmp          ) [ 000]
shift_V            (sub           ) [ 000]
shift_V_1          (add           ) [ 000]
sel_tmp3_demorgan  (or            ) [ 000]
sel_tmp3           (xor           ) [ 000]
sel_tmp4           (and           ) [ 000]
shift_V_2          (select        ) [ 000]
shift_V_3          (select        ) [ 000]
sel_tmp7           (xor           ) [ 000]
sel_tmp8           (and           ) [ 000]
shift_V_4          (select        ) [ 000]
tmp_9              (bitconcatenate) [ 000]
xf_V_1             (select        ) [ 000]
tmp_s              (zext          ) [ 000]
tmp_3              (zext          ) [ 000]
tmp_3_cast         (zext          ) [ 000]
tmp_7              (lshr          ) [ 000]
tmp_6              (shl           ) [ 000]
tmp_10             (zext          ) [ 000]
tmp_14             (trunc         ) [ 000]
xf_V_2             (select        ) [ 000]
xf_V               (add           ) [ 000]
p_Result_16_i_i    (partselect    ) [ 000]
call_ret_i_i       (call          ) [ 000]
r_V_ret_i_i        (extractvalue  ) [ 000]
p_Result_16_1_i_i  (partselect    ) [ 000]
call_ret_1_i_i     (call          ) [ 000]
r_V_ret_1_i_i      (extractvalue  ) [ 000]
p_Result_16_2_i_i  (partselect    ) [ 000]
call_ret_2_i_i     (call          ) [ 000]
q_chunk_V_0_2_i_i  (extractvalue  ) [ 000]
r_V_ret_2_i_i      (extractvalue  ) [ 000]
p_Result_16_3_i_i  (partselect    ) [ 000]
call_ret_3_i_i     (call          ) [ 000]
q_chunk_V_0_3_i_i  (extractvalue  ) [ 001]
r_V_ret_3_i_i      (extractvalue  ) [ 000]
p_Result_16_4_i_i  (partselect    ) [ 000]
call_ret_4_i_i     (call          ) [ 000]
q_chunk_V_0_4_i_i  (extractvalue  ) [ 001]
r_V_ret_4_i_i      (extractvalue  ) [ 001]
p_Result_16_5_i_i  (partselect    ) [ 001]
p_Result_16_6_i_i  (partselect    ) [ 001]
p_Result_16_7_i_i  (partselect    ) [ 001]
p_Result_16_8_i_i  (partselect    ) [ 001]
p_Result_16_9_i_i  (partselect    ) [ 001]
p_Result_16_i_i_8  (partselect    ) [ 001]
p_Result_16_10_i_i (partselect    ) [ 001]
p_Result_16_11_i_i (partselect    ) [ 001]
tmp_15             (trunc         ) [ 001]
tmp_16             (trunc         ) [ 001]
call_ret_5_i_i     (call          ) [ 000]
q_chunk_V_0_5_i_i  (extractvalue  ) [ 000]
r_V_ret_5_i_i      (extractvalue  ) [ 000]
call_ret_6_i_i     (call          ) [ 000]
q_chunk_V_0_6_i_i  (extractvalue  ) [ 000]
r_V_ret_6_i_i      (extractvalue  ) [ 000]
call_ret_7_i_i     (call          ) [ 000]
q_chunk_V_0_7_i_i  (extractvalue  ) [ 000]
r_V_ret_7_i_i      (extractvalue  ) [ 000]
call_ret_8_i_i     (call          ) [ 000]
q_chunk_V_0_8_i_i  (extractvalue  ) [ 000]
r_V_ret_8_i_i      (extractvalue  ) [ 000]
call_ret_9_i_i     (call          ) [ 000]
q_chunk_V_0_9_i_i  (extractvalue  ) [ 000]
r_V_ret_9_i_i      (extractvalue  ) [ 000]
call_ret_i_i_9     (call          ) [ 000]
q_chunk_V_0_i_i    (extractvalue  ) [ 000]
r_V_ret_i_i_10     (extractvalue  ) [ 000]
call_ret_10_i_i    (call          ) [ 000]
q_chunk_V_0_10_i_i (extractvalue  ) [ 000]
r_V_ret_10_i_i     (extractvalue  ) [ 000]
call_ret_11_i_i    (call          ) [ 000]
q_chunk_V_0_11_i_i (extractvalue  ) [ 000]
r_V_ret_11_i_i     (extractvalue  ) [ 000]
call_ret_12_i_i    (call          ) [ 000]
q_chunk_V_0_12_i_i (extractvalue  ) [ 000]
new_mant_V_1       (bitconcatenate) [ 000]
StgValue_102       (br            ) [ 000]
p_Repl2_s          (phi           ) [ 001]
p_Result_s         (bitconcatenate) [ 000]
out                (bitcast       ) [ 000]
StgValue_106       (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div11_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div11_chunk"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="in_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_Repl2_s_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="120" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_Repl2_s_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="23" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="23" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_lut_div11_chunk_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret_5_i_i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_lut_div11_chunk_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1_i_i/1 call_ret_6_i_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_lut_div11_chunk_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_2_i_i/1 call_ret_7_i_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_lut_div11_chunk_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_3_i_i/1 call_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_lut_div11_chunk_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_4_i_i/1 call_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="call_ret_i_i_9_lut_div11_chunk_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="1"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i_9/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="call_ret_10_i_i_lut_div11_chunk_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="1"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="call_ret_11_i_i_lut_div11_chunk_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="1"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="call_ret_12_i_i_lut_div11_chunk_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="1"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i/1 r_V_ret_5_i_i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1_i_i/1 r_V_ret_6_i_i/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_2_i_i/1 q_chunk_V_0_7_i_i/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_2_i_i/1 r_V_ret_7_i_i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_3_i_i/1 q_chunk_V_0_8_i_i/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_3_i_i/1 r_V_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_4_i_i/1 q_chunk_V_0_9_i_i/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_4_i_i/1 r_V_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Val2_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Repl2_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="new_exp_V_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="new_mant_V_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xf_V_3_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="23" slack="0"/>
<pin id="247" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_3_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="23" slack="0"/>
<pin id="251" dir="0" index="1" bw="23" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shift_V_cast_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="new_exp_V_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_new_exp_V_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_8_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Repl2_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_13_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shift_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shift_V_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sel_tmp3_demorgan_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sel_tmp3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sel_tmp4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="shift_V_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shift_V_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sel_tmp7_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sel_tmp8_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="shift_V_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_9_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="24" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="23" slack="0"/>
<pin id="401" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xf_V_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="24" slack="0"/>
<pin id="408" dir="0" index="2" bw="24" slack="0"/>
<pin id="409" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_s_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_3_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_10_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="24" slack="0"/>
<pin id="439" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_14_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="xf_V_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="28" slack="0"/>
<pin id="448" dir="0" index="2" bw="28" slack="0"/>
<pin id="449" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_2/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xf_V_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="28" slack="0"/>
<pin id="456" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Result_16_i_i_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="28" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_16_1_i_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="28" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_1_i_i/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Result_16_2_i_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="28" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="0" index="3" bw="6" slack="0"/>
<pin id="486" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_2_i_i/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Result_16_3_i_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="28" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_3_i_i/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_Result_16_4_i_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="0" index="1" bw="28" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="0" index="3" bw="6" slack="0"/>
<pin id="508" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_4_i_i/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_Result_16_5_i_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="28" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_5_i_i/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_16_6_i_i_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="28" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="5" slack="0"/>
<pin id="529" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_6_i_i/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_Result_16_7_i_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="28" slack="0"/>
<pin id="537" dir="0" index="2" bw="5" slack="0"/>
<pin id="538" dir="0" index="3" bw="5" slack="0"/>
<pin id="539" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_7_i_i/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_16_8_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="28" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="0" index="3" bw="5" slack="0"/>
<pin id="549" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_8_i_i/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Result_16_9_i_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="0" index="1" bw="28" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_9_i_i/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_Result_16_i_i_8_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="28" slack="0"/>
<pin id="567" dir="0" index="2" bw="4" slack="0"/>
<pin id="568" dir="0" index="3" bw="4" slack="0"/>
<pin id="569" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i_8/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_Result_16_10_i_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="28" slack="0"/>
<pin id="577" dir="0" index="2" bw="4" slack="0"/>
<pin id="578" dir="0" index="3" bw="4" slack="0"/>
<pin id="579" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_10_i_i/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Result_16_11_i_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="28" slack="0"/>
<pin id="587" dir="0" index="2" bw="3" slack="0"/>
<pin id="588" dir="0" index="3" bw="3" slack="0"/>
<pin id="589" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_11_i_i/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_15_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="28" slack="0"/>
<pin id="596" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_16_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="q_chunk_V_0_5_i_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_5_i_i/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="q_chunk_V_0_6_i_i_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_6_i_i/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="q_chunk_V_0_i_i_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_i_i/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="r_V_ret_i_i_10_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="0"/>
<pin id="616" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i_10/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="q_chunk_V_0_10_i_i_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_10_i_i/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="r_V_ret_10_i_i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="q_chunk_V_0_11_i_i_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_11_i_i/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="r_V_ret_11_i_i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="q_chunk_V_0_12_i_i_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_12_i_i/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="new_mant_V_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="23" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="1"/>
<pin id="644" dir="0" index="2" bw="2" slack="1"/>
<pin id="645" dir="0" index="3" bw="2" slack="1"/>
<pin id="646" dir="0" index="4" bw="2" slack="0"/>
<pin id="647" dir="0" index="5" bw="2" slack="0"/>
<pin id="648" dir="0" index="6" bw="2" slack="0"/>
<pin id="649" dir="0" index="7" bw="2" slack="0"/>
<pin id="650" dir="0" index="8" bw="2" slack="0"/>
<pin id="651" dir="0" index="9" bw="2" slack="0"/>
<pin id="652" dir="0" index="10" bw="2" slack="0"/>
<pin id="653" dir="0" index="11" bw="2" slack="0"/>
<pin id="654" dir="0" index="12" bw="2" slack="0"/>
<pin id="655" dir="1" index="13" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_Result_s_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="1"/>
<pin id="670" dir="0" index="2" bw="8" slack="1"/>
<pin id="671" dir="0" index="3" bw="23" slack="0"/>
<pin id="672" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="out_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="p_Repl2_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="new_mant_V_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="23" slack="1"/>
<pin id="686" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="p_Repl2_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="q_chunk_V_0_3_i_i_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="1"/>
<pin id="700" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3_i_i "/>
</bind>
</comp>

<comp id="703" class="1005" name="q_chunk_V_0_4_i_i_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="1"/>
<pin id="705" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4_i_i "/>
</bind>
</comp>

<comp id="708" class="1005" name="r_V_ret_4_i_i_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="1"/>
<pin id="710" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_4_i_i "/>
</bind>
</comp>

<comp id="713" class="1005" name="p_Result_16_5_i_i_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="1"/>
<pin id="715" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_5_i_i "/>
</bind>
</comp>

<comp id="718" class="1005" name="p_Result_16_6_i_i_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="1"/>
<pin id="720" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_6_i_i "/>
</bind>
</comp>

<comp id="723" class="1005" name="p_Result_16_7_i_i_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="1"/>
<pin id="725" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_7_i_i "/>
</bind>
</comp>

<comp id="728" class="1005" name="p_Result_16_8_i_i_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="1"/>
<pin id="730" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_8_i_i "/>
</bind>
</comp>

<comp id="733" class="1005" name="p_Result_16_9_i_i_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="1"/>
<pin id="735" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_9_i_i "/>
</bind>
</comp>

<comp id="738" class="1005" name="p_Result_16_i_i_8_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="1"/>
<pin id="740" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_i_i_8 "/>
</bind>
</comp>

<comp id="743" class="1005" name="p_Result_16_10_i_i_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="1"/>
<pin id="745" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_10_i_i "/>
</bind>
</comp>

<comp id="748" class="1005" name="p_Result_16_11_i_i_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="1"/>
<pin id="750" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_11_i_i "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_15_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="1"/>
<pin id="755" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_16_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="127" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="190"><net_src comp="134" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="195"><net_src comp="140" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="140" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="204"><net_src comp="146" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="146" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="213"><net_src comp="152" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="152" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="222"><net_src comp="112" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="219" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="219" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="241" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="231" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="255" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="231" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="231" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="255" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="263" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="263" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="269" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="281" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="275" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="231" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="255" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="231" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="219" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="315" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="231" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="231" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="303" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="309" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="325" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="331" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="337" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="303" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="361" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="303" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="309" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="255" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="369" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="48" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="241" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="303" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="245" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="397" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="389" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="389" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="405" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="413" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="417" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="425" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="325" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="437" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="441" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="445" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="58" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="469"><net_src comp="459" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="476"><net_src comp="54" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="453" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="64" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="480"><net_src comp="470" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="487"><net_src comp="54" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="453" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="26" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="491"><net_src comp="481" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="453" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="502"><net_src comp="492" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="453" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="513"><net_src comp="503" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="520"><net_src comp="54" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="453" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="76" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="78" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="530"><net_src comp="54" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="453" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="82" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="540"><net_src comp="54" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="453" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="84" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="86" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="550"><net_src comp="54" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="453" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="88" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="90" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="560"><net_src comp="54" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="453" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="94" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="453" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="96" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="98" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="580"><net_src comp="54" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="453" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="100" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="102" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="453" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="104" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="106" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="597"><net_src comp="453" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="192" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="127" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="134" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="158" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="158" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="622"><net_src comp="164" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="164" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="631"><net_src comp="170" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="170" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="640"><net_src comp="176" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="656"><net_src comp="108" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="657"><net_src comp="602" pin="1"/><net_sink comp="641" pin=4"/></net>

<net id="658"><net_src comp="606" pin="1"/><net_sink comp="641" pin=5"/></net>

<net id="659"><net_src comp="192" pin="1"/><net_sink comp="641" pin=6"/></net>

<net id="660"><net_src comp="201" pin="1"/><net_sink comp="641" pin=7"/></net>

<net id="661"><net_src comp="210" pin="1"/><net_sink comp="641" pin=8"/></net>

<net id="662"><net_src comp="610" pin="1"/><net_sink comp="641" pin=9"/></net>

<net id="663"><net_src comp="619" pin="1"/><net_sink comp="641" pin=10"/></net>

<net id="664"><net_src comp="628" pin="1"/><net_sink comp="641" pin=11"/></net>

<net id="665"><net_src comp="637" pin="1"/><net_sink comp="641" pin=12"/></net>

<net id="666"><net_src comp="641" pin="13"/><net_sink comp="121" pin=0"/></net>

<net id="673"><net_src comp="110" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="121" pin="4"/><net_sink comp="667" pin=3"/></net>

<net id="678"><net_src comp="667" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="223" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="687"><net_src comp="241" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="692"><net_src comp="263" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="295" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="701"><net_src comp="201" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="706"><net_src comp="210" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="641" pin=3"/></net>

<net id="711"><net_src comp="214" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="716"><net_src comp="514" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="721"><net_src comp="524" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="726"><net_src comp="534" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="731"><net_src comp="544" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="736"><net_src comp="554" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="741"><net_src comp="564" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="746"><net_src comp="574" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="751"><net_src comp="584" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="756"><net_src comp="594" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="761"><net_src comp="598" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="641" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div11 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_3_cast : 2
		tmp : 2
		shift_V_cast_cast : 3
		tmp_1 : 2
		tmp_2 : 4
		new_exp_V_1 : 4
		p_new_exp_V_1 : 3
		tmp_8 : 5
		p_Repl2_1 : 5
		StgValue_21 : 3
		tmp_4 : 2
		tmp_5 : 4
		tmp_13 : 1
		icmp : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp3_demorgan : 5
		sel_tmp3 : 5
		sel_tmp4 : 5
		shift_V_2 : 5
		shift_V_3 : 6
		sel_tmp7 : 3
		sel_tmp8 : 5
		shift_V_4 : 7
		tmp_9 : 2
		xf_V_1 : 3
		tmp_s : 4
		tmp_3 : 8
		tmp_3_cast : 8
		tmp_7 : 9
		tmp_6 : 9
		tmp_10 : 10
		tmp_14 : 10
		xf_V_2 : 11
		xf_V : 12
		p_Result_16_i_i : 13
		call_ret_i_i : 14
		r_V_ret_i_i : 15
		p_Result_16_1_i_i : 13
		call_ret_1_i_i : 16
		r_V_ret_1_i_i : 17
		p_Result_16_2_i_i : 13
		call_ret_2_i_i : 18
		q_chunk_V_0_2_i_i : 19
		r_V_ret_2_i_i : 19
		p_Result_16_3_i_i : 13
		call_ret_3_i_i : 20
		q_chunk_V_0_3_i_i : 21
		r_V_ret_3_i_i : 21
		p_Result_16_4_i_i : 13
		call_ret_4_i_i : 22
		q_chunk_V_0_4_i_i : 23
		r_V_ret_4_i_i : 23
		p_Result_16_5_i_i : 13
		p_Result_16_6_i_i : 13
		p_Result_16_7_i_i : 13
		p_Result_16_8_i_i : 13
		p_Result_16_9_i_i : 13
		p_Result_16_i_i_8 : 13
		p_Result_16_10_i_i : 13
		p_Result_16_11_i_i : 13
		tmp_15 : 13
		tmp_16 : 20
	State 2
		q_chunk_V_0_5_i_i : 1
		r_V_ret_5_i_i : 1
		call_ret_6_i_i : 2
		q_chunk_V_0_6_i_i : 3
		r_V_ret_6_i_i : 3
		call_ret_7_i_i : 4
		q_chunk_V_0_7_i_i : 5
		r_V_ret_7_i_i : 5
		call_ret_8_i_i : 6
		q_chunk_V_0_8_i_i : 7
		r_V_ret_8_i_i : 7
		call_ret_9_i_i : 8
		q_chunk_V_0_9_i_i : 9
		r_V_ret_9_i_i : 9
		call_ret_i_i_9 : 10
		q_chunk_V_0_i_i : 11
		r_V_ret_i_i_10 : 11
		call_ret_10_i_i : 12
		q_chunk_V_0_10_i_i : 13
		r_V_ret_10_i_i : 13
		call_ret_11_i_i : 14
		q_chunk_V_0_11_i_i : 15
		r_V_ret_11_i_i : 15
		call_ret_12_i_i : 16
		q_chunk_V_0_12_i_i : 17
		new_mant_V_1 : 18
		p_Repl2_s : 19
		p_Result_s : 20
		out : 21
		StgValue_106 : 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |       grp_lut_div11_chunk_fu_127       |    0    |   1638  |
|          |       grp_lut_div11_chunk_fu_134       |    0    |   1638  |
|          |       grp_lut_div11_chunk_fu_140       |    0    |   1638  |
|          |       grp_lut_div11_chunk_fu_146       |    0    |   1638  |
|   call   |       grp_lut_div11_chunk_fu_152       |    0    |   1638  |
|          |  call_ret_i_i_9_lut_div11_chunk_fu_158 |    0    |   1638  |
|          | call_ret_10_i_i_lut_div11_chunk_fu_164 |    0    |   1638  |
|          | call_ret_11_i_i_lut_div11_chunk_fu_170 |    0    |   1638  |
|          | call_ret_12_i_i_lut_div11_chunk_fu_176 |    0    |   1638  |
|----------|----------------------------------------|---------|---------|
|          |        shift_V_cast_cast_fu_255        |    0    |    8    |
|          |          p_new_exp_V_1_fu_281          |    0    |    8    |
|          |            p_Repl2_1_fu_295            |    0    |    8    |
|  select  |            shift_V_2_fu_361            |    0    |    8    |
|          |            shift_V_3_fu_369            |    0    |    8    |
|          |            shift_V_4_fu_389            |    0    |    8    |
|          |              xf_V_1_fu_405             |    0    |    24   |
|          |              xf_V_2_fu_445             |    0    |    28   |
|----------|----------------------------------------|---------|---------|
|          |               tmp_fu_249               |    0    |    18   |
|          |              tmp_1_fu_263              |    0    |    11   |
|   icmp   |              tmp_2_fu_269              |    0    |    11   |
|          |              tmp_4_fu_303              |    0    |    11   |
|          |              tmp_5_fu_309              |    0    |    11   |
|          |               icmp_fu_325              |    0    |    11   |
|----------|----------------------------------------|---------|---------|
|   lshr   |              tmp_7_fu_425              |    0    |    64   |
|----------|----------------------------------------|---------|---------|
|    shl   |              tmp_6_fu_431              |    0    |    64   |
|----------|----------------------------------------|---------|---------|
|    add   |            shift_V_1_fu_337            |    0    |    15   |
|          |               xf_V_fu_453              |    0    |    35   |
|----------|----------------------------------------|---------|---------|
|    sub   |           new_exp_V_1_fu_275           |    0    |    15   |
|          |             shift_V_fu_331             |    0    |    15   |
|----------|----------------------------------------|---------|---------|
|    or    |              tmp_8_fu_289              |    0    |    6    |
|          |        sel_tmp3_demorgan_fu_343        |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|    xor   |             sel_tmp3_fu_349            |    0    |    6    |
|          |             sel_tmp7_fu_377            |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|    and   |             sel_tmp4_fu_355            |    0    |    6    |
|          |             sel_tmp8_fu_383            |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|   read   |           in_read_read_fu_112          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |               grp_fu_182               |    0    |    0    |
|          |               grp_fu_187               |    0    |    0    |
|          |               grp_fu_192               |    0    |    0    |
|          |               grp_fu_196               |    0    |    0    |
|          |               grp_fu_201               |    0    |    0    |
|          |               grp_fu_205               |    0    |    0    |
|          |               grp_fu_210               |    0    |    0    |
|          |               grp_fu_214               |    0    |    0    |
|extractvalue|        q_chunk_V_0_5_i_i_fu_602        |    0    |    0    |
|          |        q_chunk_V_0_6_i_i_fu_606        |    0    |    0    |
|          |         q_chunk_V_0_i_i_fu_610         |    0    |    0    |
|          |          r_V_ret_i_i_10_fu_614         |    0    |    0    |
|          |        q_chunk_V_0_10_i_i_fu_619       |    0    |    0    |
|          |          r_V_ret_10_i_i_fu_623         |    0    |    0    |
|          |        q_chunk_V_0_11_i_i_fu_628       |    0    |    0    |
|          |          r_V_ret_11_i_i_fu_632         |    0    |    0    |
|          |        q_chunk_V_0_12_i_i_fu_637       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| bitselect|            p_Repl2_2_fu_223            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            new_exp_V_fu_231            |    0    |    0    |
|          |              tmp_13_fu_315             |    0    |    0    |
|          |         p_Result_16_i_i_fu_459         |    0    |    0    |
|          |        p_Result_16_1_i_i_fu_470        |    0    |    0    |
|          |        p_Result_16_2_i_i_fu_481        |    0    |    0    |
|          |        p_Result_16_3_i_i_fu_492        |    0    |    0    |
|          |        p_Result_16_4_i_i_fu_503        |    0    |    0    |
|partselect|        p_Result_16_5_i_i_fu_514        |    0    |    0    |
|          |        p_Result_16_6_i_i_fu_524        |    0    |    0    |
|          |        p_Result_16_7_i_i_fu_534        |    0    |    0    |
|          |        p_Result_16_8_i_i_fu_544        |    0    |    0    |
|          |        p_Result_16_9_i_i_fu_554        |    0    |    0    |
|          |        p_Result_16_i_i_8_fu_564        |    0    |    0    |
|          |        p_Result_16_10_i_i_fu_574       |    0    |    0    |
|          |        p_Result_16_11_i_i_fu_584       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            new_mant_V_fu_241           |    0    |    0    |
|   trunc  |              tmp_14_fu_441             |    0    |    0    |
|          |              tmp_15_fu_594             |    0    |    0    |
|          |              tmp_16_fu_598             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |           xf_V_3_cast_fu_245           |    0    |    0    |
|          |              tmp_s_fu_413              |    0    |    0    |
|   zext   |              tmp_3_fu_417              |    0    |    0    |
|          |            tmp_3_cast_fu_421           |    0    |    0    |
|          |              tmp_10_fu_437             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              tmp_9_fu_397              |    0    |    0    |
|bitconcatenate|           new_mant_V_1_fu_641          |    0    |    0    |
|          |            p_Result_s_fu_667           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |  15159  |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    new_mant_V_reg_684    |   23   |
|     p_Repl2_1_reg_693    |    8   |
|     p_Repl2_2_reg_679    |    1   |
|     p_Repl2_s_reg_118    |   23   |
|p_Result_16_10_i_i_reg_743|    2   |
|p_Result_16_11_i_i_reg_748|    2   |
| p_Result_16_5_i_i_reg_713|    2   |
| p_Result_16_6_i_i_reg_718|    2   |
| p_Result_16_7_i_i_reg_723|    2   |
| p_Result_16_8_i_i_reg_728|    2   |
| p_Result_16_9_i_i_reg_733|    2   |
| p_Result_16_i_i_8_reg_738|    2   |
| q_chunk_V_0_3_i_i_reg_698|    2   |
| q_chunk_V_0_4_i_i_reg_703|    2   |
|   r_V_ret_4_i_i_reg_708  |    4   |
|      tmp_15_reg_753      |    2   |
|      tmp_16_reg_758      |    1   |
|       tmp_1_reg_689      |    1   |
+--------------------------+--------+
|           Total          |   83   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_lut_div11_chunk_fu_127 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_127 |  p2  |   2  |   4  |    8   ||    9    |
| grp_lut_div11_chunk_fu_134 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_140 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_146 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_152 |  p1  |   2  |   2  |    4   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   28   ||  6.366  ||    54   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  15159 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   54   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   83   |  15213 |
+-----------+--------+--------+--------+
