Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jun 23 22:51:16 2023
| Host         : GS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   765 |
|    Minimum number of control sets                        |   765 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1779 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   765 |
| >= 0 to < 4        |    80 |
| >= 4 to < 6        |    58 |
| >= 6 to < 8        |    50 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    45 |
| >= 16              |   466 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2268 |          795 |
| No           | No                    | Yes                    |             199 |           66 |
| No           | Yes                   | No                     |            2161 |          734 |
| Yes          | No                    | No                     |           18266 |         4545 |
| Yes          | No                    | Yes                    |             121 |           34 |
| Yes          | Yes                   | No                     |            2958 |          787 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                             |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                    | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
| ~design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                             | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                             | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                               | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                                                        |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                  |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                        |                2 |              3 |         1.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                        |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                        |                2 |              3 |         1.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                          |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                        |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                      | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                               | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__17_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                4 |              4 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                        | design_2_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | design_2_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                  | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                             | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                      | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                      | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                      | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                         | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                      | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                          |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | design_2_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                             |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                    |                1 |              7 |         7.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                          |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                             | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                             | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                  |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                               |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                       | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                         | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                     |                3 |             10 |         3.33 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                         | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Seven_Segments_0/U0/up_detect/counter0                                                                                                                                                                                                        | design_2_i/Seven_Segments_0/U0/thedriver/reset_0                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Seven_Segments_0/U0/down_detect/counter[0]_i_1__1_n_0                                                                                                                                                                                         | design_2_i/Seven_Segments_0/U0/thedriver/reset_0                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                3 |             13 |         4.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                 |                6 |             13 |         2.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                6 |             13 |         2.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             14 |         2.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             14 |         2.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                4 |             14 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             14 |         2.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                8 |             15 |         1.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                8 |             15 |         1.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                8 |             15 |         1.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                2 |             15 |         7.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                2 |             15 |         7.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                2 |             15 |         7.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                5 |             15 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                          |                7 |             15 |         2.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                    |                2 |             15 |         7.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                              | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             17 |         2.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                 |               10 |             19 |         1.90 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                7 |             19 |         2.71 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                5 |             19 |         3.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                6 |             19 |         3.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                6 |             19 |         3.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             20 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                            | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                            | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                            | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                6 |             20 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                            | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             20 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                7 |             20 |         2.86 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             20 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                           |                5 |             21 |         4.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                3 |             22 |         7.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                5 |             22 |         4.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                9 |             22 |         2.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                4 |             22 |         5.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                5 |             22 |         4.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                5 |             22 |         4.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                4 |             22 |         5.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                           |                9 |             22 |         2.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                8 |             22 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                3 |             22 |         7.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                8 |             22 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                8 |             22 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                8 |             22 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                8 |             22 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                4 |             22 |         5.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                7 |             22 |         3.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                            |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                5 |             22 |         4.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                5 |             22 |         4.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                5 |             22 |         4.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                5 |             22 |         4.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                8 |             22 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                   |                6 |             22 |         3.67 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                          | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                   |                5 |             23 |         4.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                              |               10 |             26 |         2.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/Seven_Segments_0/U0/thedriver/reset_0                                                                                                                                                                                        |               10 |             27 |         2.70 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                              |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             31 |         2.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             31 |         3.10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             31 |         3.10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             31 |         2.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Seven_Segments_0/U0/p_0_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             31 |         2.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             31 |         3.10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             31 |         3.10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_3/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                  | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                |               14 |             32 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                 | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Seven_Segments_0/U0/up_detect/stable_value_reg_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_4_in                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                              |               14 |             34 |         2.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                              |               14 |             34 |         2.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                              |               12 |             34 |         2.83 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                              |               12 |             34 |         2.83 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |               13 |             38 |         2.92 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |               14 |             38 |         2.71 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |               14 |             38 |         2.71 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |               12 |             38 |         3.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             41 |         2.28 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_2/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             41 |         2.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             41 |         2.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             41 |         2.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_fifo_mm_s_3/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             41 |         2.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             41 |         3.42 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |               14 |             47 |         3.36 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             47 |         3.92 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |               14 |             47 |         3.36 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |               15 |             47 |         3.13 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/src_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |               14 |             47 |         3.36 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               27 |             60 |         2.22 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             63 |         2.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                          |                                                                                                                                                                                                                                         |               10 |             75 |         7.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               30 |             77 |         2.57 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             80 |         3.08 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                             |               44 |            125 |         2.84 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               37 |            140 |         3.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               35 |            140 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               34 |            140 |         4.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               34 |            140 |         4.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               26 |            140 |         5.38 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               39 |            140 |         3.59 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               44 |            147 |         3.34 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               33 |            147 |         4.45 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               32 |            147 |         4.59 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               35 |            147 |         4.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               35 |            147 |         4.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               36 |            147 |         4.08 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               43 |            147 |         3.42 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               40 |            147 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               40 |            147 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               37 |            147 |         3.97 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               33 |            147 |         4.45 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               38 |            147 |         3.87 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               37 |            147 |         3.97 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               31 |            147 |         4.74 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               38 |            147 |         3.87 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               39 |            147 |         3.77 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               41 |            147 |         3.59 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               35 |            147 |         4.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               38 |            147 |         3.87 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               39 |            147 |         3.77 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               31 |            147 |         4.74 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_2/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               32 |            147 |         4.59 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_3/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               31 |            147 |         4.74 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               40 |            147 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               32 |            147 |         4.59 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_1/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               36 |            147 |         4.08 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               63 |            150 |         2.38 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               76 |            218 |         2.87 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               70 |            265 |         3.79 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               74 |            275 |         3.72 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               66 |            275 |         4.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               72 |            275 |         3.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               67 |            275 |         4.10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_7/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               59 |            275 |         4.66 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               70 |            276 |         3.94 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               71 |            276 |         3.89 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_6/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               81 |            276 |         3.41 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               75 |            276 |         3.68 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               68 |            276 |         4.06 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_2/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               64 |            276 |         4.31 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               62 |            276 |         4.45 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               61 |            276 |         4.52 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               68 |            276 |         4.06 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_0/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               64 |            276 |         4.31 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               67 |            276 |         4.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_4/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               78 |            276 |         3.54 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               74 |            276 |         3.73 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               66 |            276 |         4.18 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_5/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               67 |            276 |         4.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_3/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               74 |            276 |         3.73 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_1/floating_point_4/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               61 |            276 |         4.52 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/Multiplier_Adder_Relu_5/floating_point_6/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                            |                                                                                                                                                                                                                                         |               72 |            276 |         3.83 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              803 |           2523 |         3.14 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


