# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do RTC_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rtc
# -- Compiling architecture rtc_behave of rtc
# 
vcom -reportprogress 300 -work work C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rtc
# -- Compiling architecture rtc_behave of rtc
vcom -reportprogress 300 -work work C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rtc_tb
# -- Compiling architecture rtc_behave of rtc_tb
vsim rtl_work.rtc_tb(rtc_behave)
# vsim rtl_work.rtc_tb(rtc_behave) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.rtc_tb(rtc_behave)
# Loading rtl_work.rtc(rtc_behave)
add wave -r /*
run 21 ms
vcom -reportprogress 300 -work work C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rtc_tb
# -- Compiling architecture rtc_behave of rtc_tb
run 21 ms
run 21 ms
add wave -r /*
run 21 ms
