# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Sign_Extender_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:09 on Mar 17,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Sign_Extender
# -- Compiling architecture Behavioral of Sign_Extender
# End time: 00:53:09 on Mar 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:53:09 on Mar 17,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Sign_Extender_tb
# -- Compiling architecture Behavioral of Sign_Extender_tb
# End time: 00:53:09 on Mar 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Sign_Extender_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Sign_Extender_tb 
# Start time: 00:53:09 on Mar 17,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sign_extender_tb(behavioral)
# Loading work.sign_extender(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 us
# ** Note: All test cases passed!
#    Time: 40 ns  Iteration: 0  Instance: /sign_extender_tb
# End time: 00:55:16 on Mar 17,2025, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
