// Seed: 4174115394
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    input wire id_3,
    input tri  id_4
);
  tri0 id_6, id_7, id_8 = -1, id_9, id_10, id_11;
  wire id_12;
  wire id_13;
  assign id_12 = ~id_6;
  assign id_11 = -1;
  assign id_8  = -1;
  wire id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input uwire id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
  assign id_0 = id_1;
  wire id_6;
endmodule
