// Seed: 508617941
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
  ;
  logic [1 : -1] id_5;
  assign id_4 = id_3;
  assign id_5 = (id_3);
endmodule
module module_1 #(
    parameter id_1 = 32'd52
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout supply1 id_4;
  inout logic [7:0] id_3;
  output wor id_2;
  output wire _id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_2 = id_3[-1'b0] ? -1'b0 : -1;
  logic id_5;
  ;
  assign id_4 = 1;
  logic [id_1] id_6;
  ;
  parameter id_7 = -1;
  not primCall (id_3, id_4);
endmodule
