--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml GAME.twx GAME.ncd -o GAME.twr GAME.pcf -ucf vga.ucf

Design file:              GAME.ncd
Physical constraint file: GAME.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Char_L1     |   -1.056(R)|      FAST  |    4.236(R)|      SLOW  |C_DB<0>           |   0.000|
Char_Okay   |    4.222(R)|      SLOW  |   -1.095(R)|      SLOW  |CLOCK_IBUF_BUFG   |   0.000|
            |   -0.540(R)|      FAST  |    4.951(R)|      SLOW  |C_DB<1>           |   0.000|
Reset_1     |    6.242(R)|      SLOW  |   -1.079(R)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
Rx          |    2.975(R)|      SLOW  |   -0.351(R)|      SLOW  |CLOCK_IBUF_BUFG   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
BLUE        |         9.448(R)|      SLOW  |         5.410(R)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
Buzzer      |         9.102(R)|      SLOW  |         5.173(R)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
GREEN       |         9.412(R)|      SLOW  |         5.376(R)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
HSYNC       |        11.261(R)|      SLOW  |         5.206(R)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
RED         |         9.431(R)|      SLOW  |         5.398(R)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
VSYNC       |        10.660(R)|      SLOW  |         5.527(R)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
tx          |        10.731(R)|      SLOW  |         6.167(R)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    9.566|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RESET          |SEND_CLEAR     |   10.785|
---------------+---------------+---------+


Analysis completed Tue May 23 17:24:08 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 413 MB



