# compile verilog/system verilog design source files
verilog xil_defaultlib  "axi_controller_testbench_time_synth.v"
verilog xil_defaultlib  "../../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../../project_2.srcs/sources_1/new/axi_controller_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
