\section{D\+M\+A\+\_\+\+Type\+Def Struct Reference}
\label{structDMA__TypeDef}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}


{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ L\+I\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ H\+I\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ L\+I\+F\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ H\+I\+F\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line \textbf{ 483} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structDMA__TypeDef_ac55c27aeea4107813c1e7da3fcf46961}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+F\+CR@{H\+I\+F\+CR}}
\index{H\+I\+F\+CR@{H\+I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{H\+I\+F\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t H\+I\+F\+CR}

D\+MA high interrupt flag clear register, Address offset\+: 0x0C 

Definition at line \textbf{ 488} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDMA__TypeDef_a6fe40f7ac1a18c2726b328b5ec02b262}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+SR@{H\+I\+SR}}
\index{H\+I\+SR@{H\+I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{H\+I\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t H\+I\+SR}

D\+MA high interrupt status register, Address offset\+: 0x04 

Definition at line \textbf{ 486} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDMA__TypeDef_ac4f7bf4cb172024bfc940c00167cd04e}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+F\+CR@{L\+I\+F\+CR}}
\index{L\+I\+F\+CR@{L\+I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{L\+I\+F\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t L\+I\+F\+CR}

D\+MA low interrupt flag clear register, Address offset\+: 0x08 

Definition at line \textbf{ 487} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDMA__TypeDef_a5cdef358e9e95b570358e1f6a3a7f492}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+SR@{L\+I\+SR}}
\index{L\+I\+SR@{L\+I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{L\+I\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t L\+I\+SR}

D\+MA low interrupt status register, Address offset\+: 0x00 

Definition at line \textbf{ 485} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
