// Seed: 1209279667
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    output tri0 id_6,
    output wire id_7,
    input tri0 id_8,
    input uwire id_9
);
  logic [7:0] id_11;
  assign id_11[1] = -1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2,
    output wor id_3,
    input wand id_4,
    input tri id_5
    , id_15,
    output supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    output supply1 id_10,
    output supply0 id_11,
    output wand id_12,
    input wire id_13
);
  wire [-1 : 1] id_16;
  wire id_17;
  wire id_18;
  assign id_10 = 1 == -1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_2,
      id_2,
      id_13,
      id_6,
      id_10,
      id_1,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_19;
  parameter id_20 = (1), id_21 = id_0, id_22 = 1, id_23 = 1;
  integer id_24;
endmodule
