sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 16
Window Size: 64
Number of Virtual Registers: 32
Number of Physical Registers: 64
Datapath Width: 64
Total Power Consumption: 231.501
Branch Predictor Power Consumption: 3.11615  (1.36%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.354432
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 3.27072  (1.43%)
 Instruction Decode Power (W): 0.0639661
 RAT decode_power (W): 0.454058
 RAT wordline_power (W): 0.227603
 RAT bitline_power (W): 2.30694
 DCL Comparators (W): 0.218151
Instruction Window Power Consumption: 43.216  (18.8%)
 tagdrive (W): 2.9395
 tagmatch (W): 0.989695
 Selection Logic (W): 0.225484
 decode_power (W): 0.976583
 wordline_power (W): 1.0557
 bitline_power (W): 37.0291
Load/Store Queue Power Consumption: 9.33077  (4.07%)
 tagdrive (W): 4.52311
 tagmatch (W): 1.71883
 decode_power (W): 0.162764
 wordline_power (W): 0.0433172
 bitline_power (W): 2.88275
Arch. Register File Power Consumption: 25.1387  (11%)
 decode_power (W): 0.454058
 wordline_power (W): 1.0557
 bitline_power (W): 23.629
Result Bus Power Consumption: 31.3281  (13.7%)
Total Clock Power: 61.8648  (27%)
Int ALU Power: 4.66013  (2.03%)
FP ALU Power: 28.5621  (12.4%)
Instruction Cache Power Consumption: 2.76773  (1.21%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264936 (0.115%)
Data Cache Power Consumption: 11.0709  (4.82%)
 decode_power (W): 0.60541
 wordline_power (W): 0.721917
 bitline_power (W): 5.69006
 senseamp_power (W): 3.072
 tagarray_power (W): 0.981529
Dtlb_power (W): 1.80688 (0.787%)
Level 2 Cache Power Consumption: 3.10298 (1.35%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/176.gcc.00-166-ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/176.gcc.00-166-ref.eio.gz 

sim: simulation started @ Tue Nov 24 13:08:30 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/28_23_bp/176.gcc.00-166-ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize             16 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                   2lev # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 8192 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width              16 # instruction decode B/W (insts/cycle)
-issue:width               16 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width              16 # instruction commit B/W (insts/cycle)
-ruu:size                  64 # register update unit (RUU) size
-lsq:size                  64 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  2 # total number of integer multiplier/dividers available
-res:memport                4 # total number of memory system ports available (to CPU)
-res:fpalu                  8 # total number of floating point ALU's available
-res:fpmult                 2 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000004 # total number of instructions committed
sim_num_refs               59898552 # total number of loads and stores committed
sim_num_loads              42415234 # total number of loads committed
sim_num_stores         17483318.0000 # total number of stores committed
sim_num_branches            7569069 # total number of branches committed
sim_elapsed_time                164 # total simulation time in seconds
sim_inst_rate           609756.1220 # simulation speed (in insts/sec)
sim_total_insn            102957037 # total number of instructions executed
sim_total_refs             61065133 # total number of loads and stores executed
sim_total_loads            43297906 # total number of loads executed
sim_total_stores       17767227.0000 # total number of stores executed
sim_total_branches          8017388 # total number of branches executed
sim_cycle                  35463429 # total simulation time in cycles
sim_IPC                      2.8198 # instructions per cycle
sim_CPI                      0.3546 # cycles per instruction
sim_exec_BW                  2.9032 # total instructions (mis-spec + committed) per cycle
sim_IPB                     13.2117 # instruction per branch
IFQ_count                 369447165 # cumulative IFQ occupancy
IFQ_fcount                 18513573 # cumulative IFQ full count
ifq_occupancy               10.4177 # avg IFQ occupancy (insn's)
ifq_rate                     2.9032 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  3.5884 # avg IFQ occupant latency (cycle's)
ifq_full                     0.5220 # fraction of time (cycle's) IFQ was full
RUU_count                1688230047 # cumulative RUU occupancy
RUU_fcount                 25283233 # cumulative RUU full count
ruu_occupancy               47.6048 # avg RUU occupancy (insn's)
ruu_rate                     2.9032 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 16.3974 # avg RUU occupant latency (cycle's)
ruu_full                     0.7129 # fraction of time (cycle's) RUU was full
LSQ_count                1002536352 # cumulative LSQ occupancy
LSQ_fcount                        0 # cumulative LSQ full count
lsq_occupancy               28.2696 # avg LSQ occupancy (insn's)
lsq_rate                     2.9032 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  9.7374 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                 2791699240 # total number of slip cycles
avg_sim_slip                27.9170 # the average slip between issue and retirement
bpred_2lev.lookups          8108676 # total number of bpred lookups
bpred_2lev.updates          7569063 # total number of updates
bpred_2lev.addr_hits        7453916 # total number of address-predicted hits
bpred_2lev.dir_hits         7474978 # total number of direction-predicted hits (includes addr-hits)
bpred_2lev.misses             94085 # total number of misses
bpred_2lev.jr_hits            55667 # total number of address-predicted hits for JR's
bpred_2lev.jr_seen            76046 # total number of JR's seen
bpred_2lev.jr_non_ras_hits.PP         8173 # total number of address-predicted hits for non-RAS JR's
bpred_2lev.jr_non_ras_seen.PP        20803 # total number of non-RAS JR's seen
bpred_2lev.bpred_addr_rate    0.9848 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_2lev.bpred_dir_rate    0.9876 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_2lev.bpred_jr_rate    0.7320 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_2lev.bpred_jr_non_ras_rate.PP    0.3929 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_2lev.retstack_pushes        93448 # total number of address pushed onto ret-addr stack
bpred_2lev.retstack_pops        88056 # total number of address popped off of ret-addr stack
bpred_2lev.used_ras.PP        55243 # total number of RAS predictions used
bpred_2lev.ras_hits.PP        47494 # total number of RAS hits
bpred_2lev.ras_rate.PP    0.8597 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              103619668 # total number of accesses
il1.hits                  103535196 # total number of hits
il1.misses                    84472 # total number of misses
il1.replacements              84216 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0008 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0008 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               60086346 # total number of accesses
dl1.hits                   57805512 # total number of hits
dl1.misses                  2280834 # total number of misses
dl1.replacements            2280578 # total number of replacements
dl1.writebacks              2141871 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0380 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0380 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0356 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4507177 # total number of accesses
dl2.hits                    2247903 # total number of hits
dl2.misses                  2259274 # total number of misses
dl2.replacements            2257226 # total number of replacements
dl2.writebacks              2123726 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.5013 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.5008 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.4712 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             103619668 # total number of accesses
itlb.hits                 103619529 # total number of hits
itlb.misses                     139 # total number of misses
itlb.replacements                88 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              60179531 # total number of accesses
dtlb.hits                  60116060 # total number of hits
dtlb.misses                   63471 # total number of misses
dtlb.replacements             63343 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0011 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0011 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           115990893.9767 # total power usage of rename unit
bpred_power            110509376.1094 # total power usage of bpred unit
window_power           1532588598.3494 # total power usage of instruction window
lsq_power              330901173.7459 # total power usage of load/store queue
regfile_power          891506016.3651 # total power usage of arch. regfile
icache_power           107548671.3085 # total power usage of icache
dcache_power           456690808.1491 # total power usage of dcache
dcache2_power          110042196.3814 # total power usage of dcache2
alu_power              1178173852.1676 # total power usage of alu
falu_power             1012909647.6920 # total power usage of falu
resultbus_power        1111002422.7941 # total power usage of resultbus
clock_power            2193937755.1336 # total power usage of clock
avg_rename_power             3.2707 # avg power usage of rename unit
avg_bpred_power              3.1162 # avg power usage of bpred unit
avg_window_power            43.2160 # avg power usage of instruction window
avg_lsq_power                9.3308 # avg power usage of lsq
avg_regfile_power           25.1387 # avg power usage of arch. regfile
avg_icache_power             3.0327 # avg power usage of icache
avg_dcache_power            12.8778 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               33.2222 # avg power usage of alu
avg_falu_power              28.5621 # avg power usage of falu
avg_resultbus_power         31.3281 # avg power usage of resultbus
avg_clock_power             61.8648 # avg power usage of clock
fetch_stage_power      218058047.4179 # total power usage of fetch stage
dispatch_stage_power   115990893.9767 # total power usage of dispatch stage
issue_stage_power      4719399051.5876 # total power usage of issue stage
avg_fetch_power              6.1488 # average power of fetch unit per cycle
avg_dispatch_power           3.2707 # average power of dispatch unit per cycle
avg_issue_power            133.0779 # average power of issue unit per cycle
total_power            8138891764.4809 # total power per cycle
avg_total_power_cycle      229.5010 # average total power per cycle
avg_total_power_cycle_nofp_nod2     197.8359 # average total power per cycle
avg_total_power_insn        79.0513 # average total power per insn
avg_total_power_insn_nofp_nod2      68.1443 # average total power per insn
rename_power_cc1       76136367.9221 # total power usage of rename unit_cc1
bpred_power_cc1        17099850.0202 # total power usage of bpred unit_cc1
window_power_cc1       1011478375.7540 # total power usage of instruction window_cc1
lsq_power_cc1          179559019.2973 # total power usage of lsq_cc1
regfile_power_cc1      543198349.7528 # total power usage of arch. regfile_cc1
icache_power_cc1       73838340.3516 # total power usage of icache_cc1
dcache_power_cc1       291261898.8146 # total power usage of dcache_cc1
dcache2_power_cc1      7284850.0346 # total power usage of dcache2_cc1
alu_power_cc1          116625421.1600 # total power usage of alu_cc1
resultbus_power_cc1    735647814.3493 # total power usage of resultbus_cc1
clock_power_cc1        1144733687.6975 # total power usage of clock_cc1
avg_rename_power_cc1         2.1469 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.4822 # avg power usage of bpred unit_cc1
avg_window_power_cc1        28.5217 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            5.0632 # avg power usage of lsq_cc1
avg_regfile_power_cc1       15.3171 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         2.0821 # avg power usage of icache_cc1
avg_dcache_power_cc1         8.2130 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.2054 # avg power usage of dcache2_cc1
avg_alu_power_cc1            3.2886 # avg power usage of alu_cc1
avg_resultbus_power_cc1      20.7438 # avg power usage of resultbus_cc1
avg_clock_power_cc1         32.2793 # avg power usage of clock_cc1
fetch_stage_power_cc1  90938190.3717 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 76136367.9221 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  2341857379.4098 # total power usage of issue stage_cc1
avg_fetch_power_cc1          2.5643 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       2.1469 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         66.0358 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  4196863975.1539 # total power per cycle_cc1
avg_total_power_cycle_cc1     118.3434 # average total power per cycle_cc1
avg_total_power_insn_cc1      40.7633 # average total power per insn_cc1
rename_power_cc2       21046467.9840 # total power usage of rename unit_cc2
bpred_power_cc2        11793169.0912 # total power usage of bpred unit_cc2
window_power_cc2       462609915.1489 # total power usage of instruction window_cc2
lsq_power_cc2          80171543.1633 # total power usage of lsq_cc2
regfile_power_cc2      62711343.7138 # total power usage of arch. regfile_cc2
icache_power_cc2       73838340.3516 # total power usage of icache_cc2
dcache_power_cc2       193444928.3103 # total power usage of dcache_cc2
dcache2_power_cc2      3496416.3847 # total power usage of dcache2_cc2
alu_power_cc2          115157224.3971 # total power usage of alu_cc2
resultbus_power_cc2    249395820.5542 # total power usage of resultbus_cc2
clock_power_cc2        477037094.0500 # total power usage of clock_cc2
avg_rename_power_cc2         0.5935 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.3325 # avg power usage of bpred unit_cc2
avg_window_power_cc2        13.0447 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            2.2607 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        1.7683 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         2.0821 # avg power usage of icache_cc2
avg_dcache_power_cc2         5.4548 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0986 # avg power usage of dcache2_cc2
avg_alu_power_cc2            3.2472 # avg power usage of alu_cc2
avg_resultbus_power_cc2       7.0325 # avg power usage of resultbus_cc2
avg_clock_power_cc2         13.4515 # avg power usage of clock_cc2
fetch_stage_power_cc2  85631509.4428 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 21046467.9840 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  1104275847.9586 # total power usage of issue stage_cc2
avg_fetch_power_cc2          2.4146 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.5935 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         31.1384 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1750702263.1491 # total power per cycle_cc2
avg_total_power_cycle_cc2      49.3664 # average total power per cycle_cc2
avg_total_power_insn_cc2      17.0042 # average total power per insn_cc2
rename_power_cc3       25031920.6023 # total power usage of rename unit_cc3
bpred_power_cc3        21141900.8598 # total power usage of bpred unit_cc3
window_power_cc3       506113671.0324 # total power usage of instruction window_cc3
lsq_power_cc3          95291053.9411 # total power usage of lsq_cc3
regfile_power_cc3      91974604.9386 # total power usage of arch. regfile_cc3
icache_power_cc3       77209373.4611 # total power usage of icache_cc3
dcache_power_cc3       210519929.1048 # total power usage of dcache_cc3
dcache2_power_cc3      13772168.4831 # total power usage of dcache2_cc3
alu_power_cc3          221312067.3031 # total power usage of alu_cc3
resultbus_power_cc3    282030507.0355 # total power usage of resultbus_cc3
clock_power_cc3        575007547.4907 # total power usage of clock_cc3
avg_rename_power_cc3         0.7059 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.5962 # avg power usage of bpred unit_cc3
avg_window_power_cc3        14.2714 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            2.6870 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        2.5935 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         2.1772 # avg power usage of icache_cc3
avg_dcache_power_cc3         5.9363 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3883 # avg power usage of dcache2_cc3
avg_alu_power_cc3            6.2406 # avg power usage of alu_cc3
avg_resultbus_power_cc3       7.9527 # avg power usage of resultbus_cc3
avg_clock_power_cc3         16.2141 # avg power usage of clock_cc3
fetch_stage_power_cc3  98351274.3209 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 25031920.6023 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  1329039396.9001 # total power usage of issue stage_cc3
avg_fetch_power_cc3          2.7733 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.7059 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         37.4763 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  2119404744.2527 # total power per cycle_cc3
avg_total_power_cycle_cc3      59.7631 # average total power per cycle_cc3
avg_total_power_insn_cc3      20.5853 # average total power per insn_cc3
total_rename_access       102957037 # total number accesses of rename unit
total_bpred_access          7569063 # total number accesses of bpred unit
total_window_access       423552318 # total number accesses of instruction window
total_lsq_access           60328980 # total number accesses of load/store queue
total_regfile_access      132161217 # total number accesses of arch. regfile
total_icache_access       103735195 # total number accesses of icache
total_dcache_access        60086346 # total number accesses of dcache
total_dcache2_access        4507177 # total number accesses of dcache2
total_alu_access           98829571 # total number accesses of alu
total_resultbus_access    135863750 # total number accesses of resultbus
avg_rename_access            2.9032 # avg number accesses of rename unit
avg_bpred_access             0.2134 # avg number accesses of bpred unit
avg_window_access           11.9434 # avg number accesses of instruction window
avg_lsq_access               1.7012 # avg number accesses of lsq
avg_regfile_access           3.7267 # avg number accesses of arch. regfile
avg_icache_access            2.9251 # avg number accesses of icache
avg_dcache_access            1.6943 # avg number accesses of dcache
avg_dcache2_access           0.1271 # avg number accesses of dcache2
avg_alu_access               2.7868 # avg number accesses of alu
avg_resultbus_access         3.8311 # avg number accesses of resultbus
max_rename_access                16 # max number accesses of rename unit
max_bpred_access                  6 # max number accesses of bpred unit
max_window_access                48 # max number accesses of instruction window
max_lsq_access                   12 # max number accesses of load/store queue
max_regfile_access               40 # max number accesses of arch. regfile
max_icache_access                16 # max number accesses of icache
max_dcache_access                 8 # max number accesses of dcache
max_dcache2_access                8 # max number accesses of dcache2
max_alu_access                    7 # max number accesses of alu
max_resultbus_access             35 # max number accesses of resultbus
max_cycle_power_cc1        190.4377 # maximum cycle power usage of cc1
max_cycle_power_cc2        121.1154 # maximum cycle power usage of cc2
max_cycle_power_cc3        131.4997 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01201cdba8 # program entry point (initial PC)
ld_environ_base        0x011fa84690 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                23924 # total number of pages allocated
mem.page_mem                191392k # total size of memory pages allocated
mem.ptab_misses               30895 # total first level page table misses
mem.ptab_accesses        1505983596 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

