// Seed: 1279517380
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri0  id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    inout supply1 id_0,
    output logic id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    output wand id_7,
    input supply1 id_8,
    output supply0 id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13,
    input uwire id_14,
    output uwire id_15
);
  assign id_13 = 1;
  module_0(
      id_6, id_10, id_14
  );
  wire id_17;
  initial begin
    id_1 <= id_0 - id_5;
  end
  assign id_3 = ~id_11;
  wire id_18;
endmodule
