

================================================================
== Vivado HLS Report for 'Interface2'
================================================================
* Date:           Wed Apr 24 15:13:20 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Interface2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.983|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    142|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_39             |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_138_p2             |   icmp   |      0|  0|  13|          10|           9|
    |tmp_2_fu_98_p2              |   icmp   |      0|  0|  13|          10|           6|
    |tmp_3_fu_144_p2             |   icmp   |      0|  0|  13|          10|           9|
    |tmp_6_fu_108_p2             |   icmp   |      0|  0|  13|          12|          12|
    |tmp_fu_92_p2                |   icmp   |      0|  0|  13|          10|           6|
    |storemerge5_cast_fu_120_p3  |  select  |      0|  0|   2|           1|           2|
    |storemerge6_fu_150_p3       |  select  |      0|  0|   2|           1|           2|
    |storemerge7_cast_fu_167_p3  |  select  |      0|  0|   2|           1|           2|
    |storemerge_fu_129_p3        |  select  |      0|  0|   2|           1|           2|
    |not_right_fu_161_p2         |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_6_fu_114_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  79|          59|          55|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |XY_Blue_V   |  21|          4|    8|         32|
    |XY_Green_V  |  21|          4|    8|         32|
    |XY_Red_V    |  21|          4|    8|         32|
    +------------+----+-----------+-----+-----------+
    |Total       |  63|         12|   24|         96|
    +------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_start       |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   Interface2  | return value |
|x_V            |  in |   10|   ap_none  |      x_V      |    scalar    |
|y_V            |  in |   10|   ap_none  |      y_V      |    scalar    |
|XY_Red_V       | out |    8|   ap_none  |    XY_Red_V   |    pointer   |
|XY_Green_V     | out |    8|   ap_none  |   XY_Green_V  |    pointer   |
|XY_Blue_V      | out |    8|   ap_none  |   XY_Blue_V   |    pointer   |
|center_line_V  |  in |   12|   ap_none  | center_line_V |    scalar    |
|right_r        |  in |    1|   ap_none  |    right_r    |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

