{"vcs1":{"timestamp_begin":1746804700.719063389, "rt":6.28, "ut":5.98, "st":0.24}}
{"vcselab":{"timestamp_begin":1746804707.084337897, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1746804707.423470206, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746804700.404225662}
{"VCS_COMP_START_TIME": 1746804700.404225662}
{"VCS_COMP_END_TIME": 1746804707.783122975}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380332}}
{"vcselab": {"peak_mem": 174916}}
