{
  "Top": "seq_align_multiple",
  "RtlTop": "seq_align_multiple",
  "RtlPrefix": "",
  "RtlSubPrefix": "seq_align_multiple_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu5p",
    "Package": "-flva2104",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "query_string_comp_blocks": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<2>, 32>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "query_string_comp_blocks_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "query_string_comp_blocks_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "reference_string_comp_blocks": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_uint<2>, 32>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "reference_string_comp_blocks_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "reference_string_comp_blocks_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "dummies": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_fixed<10, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "dummies_0",
          "name": "dummies_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dummies_0_ap_vld",
          "name": "dummies_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dummies_1",
          "name": "dummies_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dummies_1_ap_vld",
          "name": "dummies_1_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": [
      "set_directive_top seq_align_multiple -name seq_align_multiple",
      "set_directive_top seq_align_multiple -name seq_align_multiple",
      "set_directive_top seq_align_multiple -name seq_align_multiple",
      "set_directive_top seq_align_multiple -name seq_align_multiple"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "seq_align_multiple"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "seq_align_multiple",
    "Version": "1.0",
    "DisplayName": "Seq_align_multiple",
    "Revision": "2113054814",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_seq_align_multiple_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/seq_align_multiple.cpp",
      "..\/..\/..\/src\/traceback.cpp",
      "..\/..\/..\/src\/seq_align.cpp",
      "..\/..\/..\/src\/PE.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/seq_align_multiple_align.vhd",
      "impl\/vhdl\/seq_align_multiple_align_last_pe_score_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_kernel1.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_traceback_logic.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_VITIS_LOOP_734_2.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_VITIS_LOOP_744_4.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_VITIS_LOOP_762_7.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_VITIS_LOOP_792_10.vhd",
      "impl\/vhdl\/seq_align_multiple_align_Pipeline_VITIS_LOOP_857_11.vhd",
      "impl\/vhdl\/seq_align_multiple_align_traceback_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/seq_align_multiple_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_22_10_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_43_10_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_46_10_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_325_2_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_mux_326_2_1_1.vhd",
      "impl\/vhdl\/seq_align_multiple_regslice_both.vhd",
      "impl\/vhdl\/seq_align_multiple.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/seq_align_multiple_align.v",
      "impl\/verilog\/seq_align_multiple_align_last_pe_score_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_kernel1.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_traceback_logic.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_VITIS_LOOP_734_2.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_VITIS_LOOP_744_4.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_VITIS_LOOP_762_7.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_VITIS_LOOP_792_10.v",
      "impl\/verilog\/seq_align_multiple_align_Pipeline_VITIS_LOOP_857_11.v",
      "impl\/verilog\/seq_align_multiple_align_traceback_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/seq_align_multiple_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/seq_align_multiple_mux_22_10_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_43_10_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_46_10_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_325_2_1_1.v",
      "impl\/verilog\/seq_align_multiple_mux_326_2_1_1.v",
      "impl\/verilog\/seq_align_multiple_regslice_both.v",
      "impl\/verilog\/seq_align_multiple.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/seq_align_multiple.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "query_string_comp_blocks_0:query_string_comp_blocks_1:reference_string_comp_blocks_0:reference_string_comp_blocks_1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "query_string_comp_blocks_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_blocks_0_",
      "ports": [
        "query_string_comp_blocks_0_TDATA",
        "query_string_comp_blocks_0_TREADY",
        "query_string_comp_blocks_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp_blocks"
        }]
    },
    "query_string_comp_blocks_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "query_string_comp_blocks_1_",
      "ports": [
        "query_string_comp_blocks_1_TDATA",
        "query_string_comp_blocks_1_TREADY",
        "query_string_comp_blocks_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "query_string_comp_blocks"
        }]
    },
    "reference_string_comp_blocks_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_blocks_0_",
      "ports": [
        "reference_string_comp_blocks_0_TDATA",
        "reference_string_comp_blocks_0_TREADY",
        "reference_string_comp_blocks_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp_blocks"
        }]
    },
    "reference_string_comp_blocks_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "reference_string_comp_blocks_1_",
      "ports": [
        "reference_string_comp_blocks_1_TDATA",
        "reference_string_comp_blocks_1_TREADY",
        "reference_string_comp_blocks_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "reference_string_comp_blocks"
        }]
    },
    "dummies_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"dummies_0": "DATA"},
      "ports": ["dummies_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "dummies"
        }]
    },
    "dummies_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"dummies_1": "DATA"},
      "ports": ["dummies_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "dummies"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_blocks_0_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_blocks_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_blocks_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "query_string_comp_blocks_1_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "query_string_comp_blocks_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "query_string_comp_blocks_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_blocks_0_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_blocks_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_blocks_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "reference_string_comp_blocks_1_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "reference_string_comp_blocks_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "reference_string_comp_blocks_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dummies_0": {
      "dir": "out",
      "width": "10"
    },
    "dummies_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "dummies_1": {
      "dir": "out",
      "width": "10"
    },
    "dummies_1_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "seq_align_multiple",
      "Instances": [
        {
          "ModuleName": "align",
          "InstanceName": "grp_align_fu_76",
          "Instances": [
            {
              "ModuleName": "align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1",
              "InstanceName": "grp_align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1_fu_522"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_734_2",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_734_2_fu_533"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_744_4",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_744_4_fu_539"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6_fu_555"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_762_7",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_762_7_fu_623"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_792_10",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_792_10_fu_661"
            },
            {
              "ModuleName": "align_Pipeline_kernel1",
              "InstanceName": "grp_align_Pipeline_kernel1_fu_670"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_857_11",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_857_11_fu_781"
            },
            {
              "ModuleName": "align_Pipeline_traceback_logic",
              "InstanceName": "grp_align_Pipeline_traceback_logic_fu_793"
            }
          ]
        },
        {
          "ModuleName": "align",
          "InstanceName": "grp_align_fu_84",
          "Instances": [
            {
              "ModuleName": "align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1",
              "InstanceName": "grp_align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1_fu_522"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_734_2",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_734_2_fu_533"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_744_4",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_744_4_fu_539"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6_fu_555"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_762_7",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_762_7_fu_623"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_792_10",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_792_10_fu_661"
            },
            {
              "ModuleName": "align_Pipeline_kernel1",
              "InstanceName": "grp_align_Pipeline_kernel1_fu_670"
            },
            {
              "ModuleName": "align_Pipeline_VITIS_LOOP_857_11",
              "InstanceName": "grp_align_Pipeline_VITIS_LOOP_857_11_fu_781"
            },
            {
              "ModuleName": "align_Pipeline_traceback_logic",
              "InstanceName": "grp_align_Pipeline_traceback_logic_fu_793"
            }
          ]
        }
      ]
    },
    "Info": {
      "align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align_Pipeline_VITIS_LOOP_734_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align_Pipeline_VITIS_LOOP_744_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align_Pipeline_VITIS_LOOP_762_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align_Pipeline_VITIS_LOOP_792_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align_Pipeline_kernel1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align_Pipeline_VITIS_LOOP_857_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align_Pipeline_traceback_logic": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "align": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seq_align_multiple": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.082"
        },
        "Loops": [{
            "Name": "local_dpmem_loop_VITIS_LOOP_728_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "117",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align_Pipeline_VITIS_LOOP_734_2": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.446"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_734_2",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "50",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align_Pipeline_VITIS_LOOP_744_4": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.175"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_744_4",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "46",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6": {
        "Latency": {
          "LatencyBest": "1154",
          "LatencyAvg": "1154",
          "LatencyWorst": "1154",
          "PipelineII": "1154",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.773"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_753_5_VITIS_LOOP_755_6",
            "TripCount": "1152",
            "Latency": "1152",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align_Pipeline_VITIS_LOOP_762_7": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_762_7",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "72",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align_Pipeline_VITIS_LOOP_792_10": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.175"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_792_10",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align_Pipeline_kernel1": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.901"
        },
        "Loops": [{
            "Name": "kernel1",
            "TripCount": "35",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "3509",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "3408",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align_Pipeline_VITIS_LOOP_857_11": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.148"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_857_11",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "133",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align_Pipeline_traceback_logic": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.773"
        },
        "Loops": [{
            "Name": "traceback_logic",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      },
      "align": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.901"
        },
        "Loops": [{
            "Name": "kernel",
            "TripCount": "9",
            "Latency": "540",
            "PipelineII": "",
            "PipelineDepth": "60"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "FF": "4205",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "7929",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0"
        }
      },
      "seq_align_multiple": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.901"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "FF": "8439",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "15962",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-31 15:14:15 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
