# FIFO Verilog repo

This repo contains two separate FIFO projects:

- **Asynchronous FIFO** — RTL, testbench, waveforms, and documentation  
  Path: `asynchronous/`

- **Synchronous FIFO** — RTL, formal harness, SBY scripts, and verification reports  
  Path: `synchronous/`

See each folder's README for per-section instructions.
