Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 19 17:55:09 2022
| Host         : DESKTOP-E68HFE0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1650 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sys_rstn (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/Q (HIGH)

 There are 945 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/fir_coefdata_ctrl_inst/lock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: clk_div_0_1inst/clk_96KHz_to_12KHz_inst/clk_12KHz_reg_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_0_1inst/clk_96KHz_to_12KHz_inst/clk_24KHz_reg_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_0_1inst/clk_96KHz_to_12KHz_inst/clk_48KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: clk_div_0_inst/clk_96KHz_to_12KHz_inst/clk_12KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_0_inst/clk_96KHz_to_12KHz_inst/clk_24KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_0_inst/clk_96KHz_to_12KHz_inst/clk_48KHz_reg_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_1_1inst/clk_64KHz_to_8KHz_inst/clk_16KHz_reg_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_1_1inst/clk_64KHz_to_8KHz_inst/clk_32KHz_reg_reg/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: clk_div_1_1inst/clk_64KHz_to_8KHz_inst/clk_8KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_1_inst/clk_64KHz_to_8KHz_inst/clk_16KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_1_inst/clk_64KHz_to_8KHz_inst/clk_32KHz_reg_reg/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: clk_div_1_inst/clk_64KHz_to_8KHz_inst/clk_8KHz_reg_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: clk_div_2_1inst/clk_88_2KHz_to_11_025KHz_inst/clk_11_025KHz_reg_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_2_1inst/clk_88_2KHz_to_11_025KHz_inst/clk_22_05KHz_reg_reg/Q (HIGH)

 There are 1134 register/latch pins with no clock driven by root clock pin: clk_div_2_1inst/clk_88_2KHz_to_11_025KHz_inst/clk_44_1KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: clk_div_2_inst/clk_88_2KHz_to_11_025KHz_inst/clk_11_025KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_2_inst/clk_88_2KHz_to_11_025KHz_inst/clk_22_05KHz_reg_reg/Q (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: clk_div_2_inst/clk_88_2KHz_to_11_025KHz_inst/clk_44_1KHz_reg_reg/Q (HIGH)

 There are 1390 register/latch pins with no clock driven by root clock pin: clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[0]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[10]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[11]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[1]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[2]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[3]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[4]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[5]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[6]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[7]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[8]/Q (HIGH)

 There are 1133 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[9]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[0]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[10]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[11]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[1]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[2]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[3]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[4]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[5]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[6]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[7]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[8]/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[9]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[0][0]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[0][1]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[0][2]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[0][3]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[1][0]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[1][1]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[1][2]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[1][3]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[4][0]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[4][1]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[4][2]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[4][3]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[5][0]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[5][1]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[5][2]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[5][3]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/lock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_recv_inst/uart_done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7588 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    101.815        0.000                      0                  122        0.147        0.000                      0                   42        1.100        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_ip_50MHz_to_200MHz/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                 {0.000 2.500}        5.000           200.000         
    clk_out1_clk_wiz_1               {0.000 52.083}       104.167         9.600           
    clk_out1_clk_wiz_1_1             {0.000 52.083}       104.167         9.600           
    clk_out1_clk_wiz_2               {0.000 78.125}       156.250         6.400           
    clk_out1_clk_wiz_2_1             {0.000 78.125}       156.250         6.400           
    clk_out1_clk_wiz_3               {0.000 56.689}       113.379         8.820           
    clk_out1_clk_wiz_3_1             {0.000 56.689}       113.379         8.820           
    clkfbout_clk_wiz_1               {0.000 12.500}       25.000          40.000          
    clkfbout_clk_wiz_1_1             {0.000 12.500}       25.000          40.000          
    clkfbout_clk_wiz_2               {0.000 2.500}        5.000           200.000         
    clkfbout_clk_wiz_2_1             {0.000 2.500}        5.000           200.000         
    clkfbout_clk_wiz_3               {0.000 37.500}       75.000          13.333          
    clkfbout_clk_wiz_3_1             {0.000 37.500}       75.000          13.333          
  clkfbout_clk_wiz_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ip_50MHz_to_200MHz/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                   1.100        0.000                       0                    13  
    clk_out1_clk_wiz_1                   101.842        0.000                      0                    7        0.155        0.000                      0                    7       51.583        0.000                       0                     9  
    clk_out1_clk_wiz_1_1                 101.815        0.000                      0                    7        0.150        0.000                      0                    7       51.583        0.000                       0                     9  
    clk_out1_clk_wiz_2                   154.405        0.000                      0                    7        0.150        0.000                      0                    7        3.750        0.000                       0                     9  
    clk_out1_clk_wiz_2_1                 154.307        0.000                      0                    7        0.155        0.000                      0                    7        3.750        0.000                       0                     9  
    clk_out1_clk_wiz_3                   111.050        0.000                      0                    7        0.147        0.000                      0                    7       56.189        0.000                       0                     9  
    clk_out1_clk_wiz_3_1                 110.901        0.000                      0                    7        0.147        0.000                      0                    7       56.189        0.000                       0                     9  
    clkfbout_clk_wiz_1                                                                                                                                                                23.408        0.000                       0                     3  
    clkfbout_clk_wiz_1_1                                                                                                                                                              23.408        0.000                       0                     3  
    clkfbout_clk_wiz_2                                                                                                                                                                 3.408        0.000                       0                     3  
    clkfbout_clk_wiz_2_1                                                                                                                                                               3.408        0.000                       0                     3  
    clkfbout_clk_wiz_3                                                                                                                                                                25.000        0.000                       0                     3  
    clkfbout_clk_wiz_3_1                                                                                                                                                              25.000        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                  18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                   998.902        0.000                      0                   80                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ip_50MHz_to_200MHz/inst/clk_in1
  To Clock:  clk_ip_50MHz_to_200MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ip_50MHz_to_200MHz/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_ip_50MHz_to_200MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y7    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y9    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y11   clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y13   clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      101.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       51.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             101.842ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.695ns (37.926%)  route 1.138ns (62.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 101.935 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.524    -1.844    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.348    -1.496 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.583    -0.912    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.242    -0.670 r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_3/O
                         net (fo=1, routed)           0.554    -0.116    clk_div_0_1inst/clk_96KHz_inst/p_0_in
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.105    -0.011 r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.011    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   101.935    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                         clock pessimism              0.364   102.299    
                         clock uncertainty           -0.498   101.801    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)        0.030   101.831    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        101.831    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                101.842    

Slack (MET) :             102.472ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.484ns (39.403%)  route 0.744ns (60.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 101.935 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.524    -1.844    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.379    -1.465 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.744    -0.720    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.105    -0.615 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.615    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[3]
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   101.935    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                         clock pessimism              0.388   102.323    
                         clock uncertainty           -0.498   101.825    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)        0.032   101.857    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        101.857    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                102.472    

Slack (MET) :             102.473ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 101.935 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.524    -1.844    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.379    -1.465 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.723    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[5]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.105    -0.618 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.618    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[1]
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   101.935    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                         clock pessimism              0.388   102.323    
                         clock uncertainty           -0.498   101.825    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.030   101.855    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        101.855    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                102.473    

Slack (MET) :             102.473ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.484ns (39.435%)  route 0.743ns (60.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 101.935 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.524    -1.844    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.379    -1.465 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.743    -0.721    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.105    -0.616 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.616    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[5]
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   101.935    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                         clock pessimism              0.388   102.323    
                         clock uncertainty           -0.498   101.825    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.032   101.857    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        101.857    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                102.473    

Slack (MET) :             102.475ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 101.935 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.524    -1.844    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.379    -1.465 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.723    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[5]
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.105    -0.618 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.618    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[4]
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   101.935    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                         clock pessimism              0.388   102.323    
                         clock uncertainty           -0.498   101.825    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.032   101.857    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        101.857    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                102.475    

Slack (MET) :             102.498ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.498ns (40.171%)  route 0.742ns (59.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 101.935 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.524    -1.844    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.379    -1.465 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.723    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.119    -0.604 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.604    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[2]
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   101.935    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                         clock pessimism              0.388   102.323    
                         clock uncertainty           -0.498   101.825    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.069   101.894    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        101.894    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                102.498    

Slack (MET) :             102.500ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.590ns (50.149%)  route 0.586ns (49.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 101.935 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.524    -1.844    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.348    -1.496 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.586    -0.909    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.242    -0.667 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.667    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   101.935    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                         clock pessimism              0.364   102.299    
                         clock uncertainty           -0.498   101.801    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)        0.032   101.833    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        101.833    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                102.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.525%)  route 0.074ns (28.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.781    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.640 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.074    -0.566    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.521 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.521    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[4]
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.906    -1.205    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                         clock pessimism              0.437    -0.768    
    SLICE_X41Y37         FDCE (Hold_fdce_C_D)         0.092    -0.676    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.566%)  route 0.081ns (30.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.781    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.640 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/Q
                         net (fo=5, routed)           0.081    -0.559    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[3]
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.514 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.514    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[5]
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.906    -1.205    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                         clock pessimism              0.437    -0.768    
    SLICE_X41Y37         FDCE (Hold_fdce_C_D)         0.092    -0.676    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.429%)  route 0.098ns (34.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.781    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.640 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/Q
                         net (fo=7, routed)           0.098    -0.542    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[5]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.045    -0.497 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[3]
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.906    -1.205    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                         clock pessimism              0.437    -0.768    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.092    -0.676    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.193%)  route 0.108ns (36.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.781    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.640 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.108    -0.532    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.045    -0.487 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.487    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.906    -1.205    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                         clock pessimism              0.437    -0.768    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.092    -0.676    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.554%)  route 0.189ns (50.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.781    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.640 r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/Q
                         net (fo=3, routed)           0.189    -0.451    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.045    -0.406 r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.406    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.906    -1.205    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X40Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                         clock pessimism              0.424    -0.781    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.091    -0.690    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.706%)  route 0.209ns (53.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.781    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.640 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.209    -0.431    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.042    -0.389 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[2]
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.906    -1.205    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                         clock pessimism              0.424    -0.781    
    SLICE_X41Y37         FDCE (Hold_fdce_C_D)         0.107    -0.674    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.110%)  route 0.209ns (52.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.781    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.640 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.209    -0.431    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.386 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[1]
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.906    -1.205    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X41Y37         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                         clock pessimism              0.424    -0.781    
    SLICE_X41Y37         FDCE (Hold_fdce_C_D)         0.091    -0.690    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 52.083 }
Period(ns):         104.167
Sources:            { clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         104.167     102.574    BUFGCTRL_X0Y16  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         104.167     102.918    PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       104.167     55.833     PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X40Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X41Y37    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack      101.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       51.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             101.815ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.695ns (36.634%)  route 1.202ns (63.366%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 101.938 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.528    -1.840    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.348    -1.492 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.879    -0.612    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.242    -0.370 r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_3/O
                         net (fo=1, routed)           0.323    -0.048    clk_div_0_inst/clk_96KHz_inst/p_0_in
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.105     0.057 r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_1/O
                         net (fo=1, routed)           0.000     0.057    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_1_n_0
    SLICE_X38Y45         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.409   101.938    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y45         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                         clock pessimism              0.361   102.299    
                         clock uncertainty           -0.498   101.801    
    SLICE_X38Y45         FDCE (Setup_fdce_C_D)        0.072   101.873    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        101.873    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                101.815    

Slack (MET) :             102.241ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.590ns (39.990%)  route 0.885ns (60.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 101.938 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.528    -1.840    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.348    -1.492 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.885    -0.606    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.242    -0.364 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[5]
    SLICE_X38Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.409   101.938    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                         clock pessimism              0.365   102.303    
                         clock uncertainty           -0.498   101.805    
    SLICE_X38Y44         FDCE (Setup_fdce_C_D)        0.072   101.877    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        101.877    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                102.241    

Slack (MET) :             102.430ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.600ns (45.903%)  route 0.707ns (54.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 101.938 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.528    -1.840    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.348    -1.492 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.707    -0.785    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.252    -0.533 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.533    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[2]
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.409   101.938    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                         clock pessimism              0.389   102.327    
                         clock uncertainty           -0.498   101.829    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.069   101.898    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        101.898    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                102.430    

Slack (MET) :             102.473ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 101.938 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.528    -1.840    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.379    -1.461 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.742    -0.719    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.105    -0.614 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.614    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[1]
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.409   101.938    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                         clock pessimism              0.389   102.327    
                         clock uncertainty           -0.498   101.829    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.030   101.859    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        101.859    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                102.473    

Slack (MET) :             102.475ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 101.938 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.528    -1.840    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.379    -1.461 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.742    -0.719    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.105    -0.614 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.614    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[3]
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.409   101.938    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                         clock pessimism              0.389   102.327    
                         clock uncertainty           -0.498   101.829    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.032   101.861    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        101.861    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                102.475    

Slack (MET) :             102.535ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.538ns (47.082%)  route 0.605ns (52.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 101.938 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.528    -1.840    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.433    -1.407 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/Q
                         net (fo=7, routed)           0.605    -0.802    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[5]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.105    -0.697 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.697    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.409   101.938    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                         clock pessimism              0.365   102.303    
                         clock uncertainty           -0.498   101.805    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.033   101.838    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        101.838    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                102.535    

Slack (MET) :             102.538ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.538ns (47.248%)  route 0.601ns (52.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 101.938 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.528    -1.840    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.433    -1.407 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/Q
                         net (fo=7, routed)           0.601    -0.806    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[5]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.105    -0.701 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.701    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[4]
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.409   101.938    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                         clock pessimism              0.365   102.303    
                         clock uncertainty           -0.498   101.805    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.032   101.837    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        101.837    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                102.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.710%)  route 0.097ns (34.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.778    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.637 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.097    -0.540    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.495 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[5]
    SLICE_X38Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.201    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                         clock pessimism              0.436    -0.765    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.120    -0.645    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.227ns (78.106%)  route 0.064ns (21.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.778    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.128    -0.650 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.064    -0.587    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.099    -0.488 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[3]
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.201    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                         clock pessimism              0.423    -0.778    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.092    -0.686    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.212ns (61.328%)  route 0.134ns (38.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.778    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.614 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/Q
                         net (fo=7, routed)           0.134    -0.481    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[5]
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.048    -0.433 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[2]
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.201    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                         clock pessimism              0.436    -0.765    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.107    -0.658    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.990%)  route 0.134ns (39.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.778    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.614 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/Q
                         net (fo=7, routed)           0.134    -0.481    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[5]
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.436 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[1]
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.201    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                         clock pessimism              0.436    -0.765    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.091    -0.674    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.778    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y45         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.614 r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/Q
                         net (fo=3, routed)           0.186    -0.429    clk_div_0_inst/clk_96KHz_inst/clk_96KHz
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.384 r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.384    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_1_n_0
    SLICE_X38Y45         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.201    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X38Y45         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                         clock pessimism              0.423    -0.778    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.120    -0.658    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.224%)  route 0.184ns (49.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.778    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.637 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.184    -0.453    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.408 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.408    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.201    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                         clock pessimism              0.423    -0.778    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.092    -0.686    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.224%)  route 0.184ns (49.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.778    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.637 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.184    -0.453    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.408 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.408    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[4]
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.201    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X39Y44         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                         clock pessimism              0.423    -0.778    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.092    -0.686    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 52.083 }
Period(ns):         104.167
Sources:            { clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         104.167     102.574    BUFGCTRL_X0Y17  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         104.167     102.918    PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X38Y45    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X38Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       104.167     55.833     PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X38Y45    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X38Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X38Y45    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X38Y45    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X38Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X38Y45    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X39Y44    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack      154.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             154.405ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.589ns (33.403%)  route 1.174ns (66.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 154.015 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520    -1.851    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.379    -1.472 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/Q
                         net (fo=7, routed)           0.852    -0.620    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.105    -0.515 r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_3/O
                         net (fo=1, routed)           0.323    -0.192    clk_div_1_1inst/clk_64KHz_inst/p_0_in
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.105    -0.087 r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.087    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.404   154.015    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y36         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                         clock pessimism              0.360   154.374    
                         clock uncertainty           -0.129   154.245    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.072   154.317    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        154.317    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                154.405    

Slack (MET) :             154.688ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.590ns (39.849%)  route 0.891ns (60.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 154.014 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520    -1.851    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.348    -1.503 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.891    -0.612    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.242    -0.370 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[5]
    SLICE_X34Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.403   154.014    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                         clock pessimism              0.362   154.375    
                         clock uncertainty           -0.129   154.246    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.072   154.318    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        154.318    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                154.688    

Slack (MET) :             154.858ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.600ns (45.047%)  route 0.732ns (54.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 154.014 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520    -1.851    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.348    -1.503 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.732    -0.771    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X35Y35         LUT5 (Prop_lut5_I4_O)        0.252    -0.519 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.519    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[2]
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.403   154.014    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                         clock pessimism              0.386   154.399    
                         clock uncertainty           -0.129   154.270    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.069   154.339    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        154.339    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                154.858    

Slack (MET) :             154.925ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 154.014 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520    -1.851    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.379    -1.472 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.742    -0.730    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.105    -0.625 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.625    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[1]
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.403   154.014    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                         clock pessimism              0.386   154.399    
                         clock uncertainty           -0.129   154.270    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.030   154.300    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        154.300    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                154.925    

Slack (MET) :             154.927ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 154.014 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520    -1.851    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.379    -1.472 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.742    -0.730    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.105    -0.625 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.625    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[3]
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.403   154.014    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                         clock pessimism              0.386   154.399    
                         clock uncertainty           -0.129   154.270    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.032   154.302    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        154.302    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                154.927    

Slack (MET) :             154.987ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.538ns (47.082%)  route 0.605ns (52.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 154.014 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520    -1.851    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.433    -1.418 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.605    -0.813    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.105    -0.708 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.708    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1_n_0
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.403   154.014    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                         clock pessimism              0.362   154.375    
                         clock uncertainty           -0.129   154.246    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.033   154.279    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        154.279    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                154.987    

Slack (MET) :             154.990ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.538ns (47.248%)  route 0.601ns (52.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 154.014 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.851ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520    -1.851    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.433    -1.418 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.601    -0.817    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.105    -0.712 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.712    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[4]
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.403   154.014    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                         clock pessimism              0.362   154.375    
                         clock uncertainty           -0.129   154.246    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.032   154.278    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        154.278    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                154.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.710%)  route 0.097ns (34.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.642 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.097    -0.545    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.500 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[5]
    SLICE_X34Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.904    -1.209    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                         clock pessimism              0.439    -0.770    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.120    -0.650    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.227ns (71.957%)  route 0.088ns (28.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.128    -0.655 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.088    -0.567    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.099    -0.468 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[3]
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.904    -1.209    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                         clock pessimism              0.426    -0.783    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.092    -0.691    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.212ns (61.328%)  route 0.134ns (38.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.619 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.134    -0.486    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.048    -0.438 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[2]
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.904    -1.209    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                         clock pessimism              0.439    -0.770    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.107    -0.663    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.990%)  route 0.134ns (39.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.619 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.134    -0.486    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X35Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.441 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[1]
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.904    -1.209    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                         clock pessimism              0.439    -0.770    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.091    -0.679    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.032%)  route 0.146ns (43.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.642 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.496    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X35Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.451 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.451    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[4]
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.904    -1.209    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                         clock pessimism              0.426    -0.783    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.092    -0.691    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.531%)  route 0.149ns (44.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.642 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.149    -0.493    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.448 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.448    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1_n_0
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.904    -1.209    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y35         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                         clock pessimism              0.426    -0.783    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.092    -0.691    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y36         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.619 r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/Q
                         net (fo=3, routed)           0.186    -0.434    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.389 r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.389    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.904    -1.209    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X34Y36         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                         clock pessimism              0.426    -0.783    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.120    -0.663    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 78.125 }
Period(ns):         156.250
Sources:            { clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         156.250     154.658    BUFGCTRL_X0Y0   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         156.250     155.001    PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X34Y36    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X34Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       156.250     3.750      PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X34Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X34Y36    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X34Y36    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X34Y36    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y35    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2_1
  To Clock:  clk_out1_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack      154.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             154.307ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.695ns (38.184%)  route 1.125ns (61.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 154.019 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.527    -1.844    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.348    -1.496 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.571    -0.925    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.242    -0.683 r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_3/O
                         net (fo=1, routed)           0.554    -0.129    clk_div_1_inst/clk_64KHz_inst/p_0_in
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.105    -0.024 r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.024    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_1_n_0
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.408   154.019    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                         clock pessimism              0.364   154.382    
                         clock uncertainty           -0.129   154.253    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.030   154.283    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        154.283    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                154.307    

Slack (MET) :             154.816ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.590ns (44.118%)  route 0.747ns (55.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 154.019 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.527    -1.844    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.348    -1.496 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.747    -0.748    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.242    -0.506 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.506    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[5]
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.408   154.019    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                         clock pessimism              0.388   154.406    
                         clock uncertainty           -0.129   154.277    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.032   154.309    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        154.309    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                154.816    

Slack (MET) :             154.925ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.484ns (39.403%)  route 0.744ns (60.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 154.019 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.527    -1.844    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.379    -1.465 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.744    -0.720    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.105    -0.615 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.615    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[3]
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.408   154.019    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                         clock pessimism              0.388   154.406    
                         clock uncertainty           -0.129   154.277    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.032   154.309    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        154.309    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                154.925    

Slack (MET) :             154.927ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.493%)  route 0.742ns (60.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 154.019 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.527    -1.844    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.379    -1.465 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.723    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.105    -0.618 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.618    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[4]
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.408   154.019    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                         clock pessimism              0.388   154.406    
                         clock uncertainty           -0.129   154.277    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.032   154.309    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        154.309    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                154.927    

Slack (MET) :             154.960ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.484ns (40.627%)  route 0.707ns (59.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 154.019 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.527    -1.844    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.379    -1.465 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/Q
                         net (fo=7, routed)           0.707    -0.757    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.105    -0.652 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.652    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[1]
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.408   154.019    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                         clock pessimism              0.388   154.406    
                         clock uncertainty           -0.129   154.277    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.030   154.307    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        154.307    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                154.960    

Slack (MET) :             154.965ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.590ns (50.684%)  route 0.574ns (49.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 154.019 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.527    -1.844    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.348    -1.496 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.574    -0.922    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.242    -0.680 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.680    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1_n_0
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.408   154.019    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                         clock pessimism              0.364   154.382    
                         clock uncertainty           -0.129   154.253    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.032   154.285    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        154.285    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                154.965    

Slack (MET) :             154.985ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.498ns (41.316%)  route 0.707ns (58.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 154.019 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.527    -1.844    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.379    -1.465 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/Q
                         net (fo=7, routed)           0.707    -0.757    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[1]
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.119    -0.638 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.638    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[2]
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.408   154.019    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                         clock pessimism              0.388   154.406    
                         clock uncertainty           -0.129   154.277    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.069   154.346    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        154.346    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                154.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.525%)  route 0.074ns (28.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.636    -0.778    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.637 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.074    -0.563    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.518 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.518    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[4]
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.203    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                         clock pessimism              0.438    -0.765    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092    -0.673    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.566%)  route 0.081ns (30.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.636    -0.778    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.637 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/Q
                         net (fo=5, routed)           0.081    -0.556    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.511 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.511    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[5]
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.203    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                         clock pessimism              0.438    -0.765    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092    -0.673    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.468%)  route 0.098ns (34.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.636    -0.778    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.637 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.098    -0.539    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.494 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.494    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[3]
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.203    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                         clock pessimism              0.438    -0.765    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.092    -0.673    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.193%)  route 0.108ns (36.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.636    -0.778    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.637 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.108    -0.529    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.484 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1_n_0
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.203    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                         clock pessimism              0.438    -0.765    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.092    -0.673    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.543%)  route 0.189ns (50.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.636    -0.778    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.637 r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/Q
                         net (fo=3, routed)           0.189    -0.448    clk_div_1_inst/clk_64KHz_inst/clk_64KHz
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.403 r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.403    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_1_n_0
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.203    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X36Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                         clock pessimism              0.425    -0.778    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.091    -0.687    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.230ns (53.950%)  route 0.196ns (46.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.636    -0.778    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.650 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.196    -0.454    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.102    -0.352 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[2]
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.203    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                         clock pessimism              0.425    -0.778    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.107    -0.671    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.109%)  route 0.256ns (57.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.636    -0.778    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.637 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.256    -0.381    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.045    -0.336 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[1]
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.910    -1.203    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X37Y48         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                         clock pessimism              0.425    -0.778    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.091    -0.687    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2_1
Waveform(ns):       { 0.000 78.125 }
Period(ns):         156.250
Sources:            { clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         156.250     154.658    BUFGCTRL_X0Y1   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         156.250     155.001    PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       156.250     3.750      PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y48    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3
  To Clock:  clk_out1_clk_wiz_3

Setup :            0  Failing Endpoints,  Worst Slack      111.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       56.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             111.050ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.695ns (37.883%)  route 1.140ns (62.117%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.348    -1.504 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.580    -0.924    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.242    -0.682 r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_3/O
                         net (fo=1, routed)           0.560    -0.122    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.105    -0.017 r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.017    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1_n_0
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                         clock pessimism              0.362   111.503    
                         clock uncertainty           -0.543   110.961    
    SLICE_X42Y38         FDCE (Setup_fdce_C_D)        0.072   111.033    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        111.033    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                111.050    

Slack (MET) :             111.531ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.590ns (44.118%)  route 0.747ns (55.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.348    -1.504 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.747    -0.756    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.242    -0.514 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.514    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[5]
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.032   111.017    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        111.017    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                111.531    

Slack (MET) :             111.629ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.538ns (41.914%)  route 0.746ns (58.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.433    -1.419 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.746    -0.673    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.105    -0.568 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.568    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[3]
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X42Y38         FDCE (Setup_fdce_C_D)        0.076   111.061    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        111.061    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                111.629    

Slack (MET) :             111.641ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.379    -1.473 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.731    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.105    -0.626 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.626    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[1]
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.030   111.015    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        111.015    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                111.641    

Slack (MET) :             111.643ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.379    -1.473 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.731    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.105    -0.626 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.626    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[4]
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.032   111.017    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        111.017    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                111.643    

Slack (MET) :             111.666ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.498ns (40.171%)  route 0.742ns (59.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.379    -1.473 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.731    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.119    -0.612 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.612    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[2]
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.069   111.054    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        111.054    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                111.666    

Slack (MET) :             111.727ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.590ns (50.904%)  route 0.569ns (49.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.348    -1.504 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.569    -0.935    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.242    -0.693 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.693    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1_n_0
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                         clock pessimism              0.362   111.503    
                         clock uncertainty           -0.543   110.961    
    SLICE_X42Y38         FDCE (Setup_fdce_C_D)        0.074   111.035    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        111.035    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                111.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.178%)  route 0.095ns (33.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.643 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.095    -0.548    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.045    -0.503 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[3]
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.905    -1.208    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                         clock pessimism              0.437    -0.771    
    SLICE_X42Y38         FDCE (Hold_fdce_C_D)         0.121    -0.650    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.806%)  route 0.106ns (36.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.643 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.106    -0.538    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.493 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1_n_0
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.905    -1.208    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                         clock pessimism              0.437    -0.771    
    SLICE_X42Y38         FDCE (Hold_fdce_C_D)         0.121    -0.650    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.562%)  route 0.071ns (25.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.620 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.071    -0.549    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.045    -0.504 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.504    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[4]
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.905    -1.208    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                         clock pessimism              0.437    -0.771    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.092    -0.679    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.415%)  route 0.080ns (27.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.620 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/Q
                         net (fo=5, routed)           0.080    -0.541    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[3]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.496 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.496    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[5]
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.905    -1.208    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                         clock pessimism              0.437    -0.771    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.092    -0.679    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.620 r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/Q
                         net (fo=3, routed)           0.186    -0.435    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.390 r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.390    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1_n_0
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.905    -1.208    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                         clock pessimism              0.424    -0.784    
    SLICE_X42Y38         FDCE (Hold_fdce_C_D)         0.120    -0.664    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.206ns (47.001%)  route 0.232ns (52.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.620 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.232    -0.388    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.042    -0.346 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[2]
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.905    -1.208    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                         clock pessimism              0.437    -0.771    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.107    -0.664    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.361%)  route 0.232ns (52.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X42Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.620 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.232    -0.388    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.343 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[1]
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.905    -1.208    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X43Y38         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
                         clock pessimism              0.437    -0.771    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.091    -0.680    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_3
Waveform(ns):       { 0.000 56.689 }
Period(ns):         113.379
Sources:            { clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         113.379     111.787    BUFGCTRL_X0Y2    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         113.379     112.130    MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       113.379     99.981     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X42Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X43Y38     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3_1
  To Clock:  clk_out1_clk_wiz_3_1

Setup :            0  Failing Endpoints,  Worst Slack      110.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       56.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             110.901ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.695ns (36.154%)  route 1.227ns (63.846%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 111.147 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.523    -1.848    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.348    -1.500 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.594    -0.906    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.242    -0.664 r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_3/O
                         net (fo=1, routed)           0.634    -0.030    clk_div_2_inst/clk_88_2KHz_inst/p_0_in
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     0.075 r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1/O
                         net (fo=1, routed)           0.000     0.075    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1_n_0
    SLICE_X37Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.407   111.147    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X37Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                         clock pessimism              0.342   111.488    
                         clock uncertainty           -0.543   110.946    
    SLICE_X37Y40         FDCE (Setup_fdce_C_D)        0.030   110.976    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        110.976    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                110.901    

Slack (MET) :             111.530ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.590ns (43.564%)  route 0.764ns (56.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns = ( 111.146 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.523    -1.848    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.348    -1.500 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.764    -0.735    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.242    -0.493 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[3]
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   111.146    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                         clock pessimism              0.362   111.507    
                         clock uncertainty           -0.543   110.965    
    SLICE_X38Y40         FDCE (Setup_fdce_C_D)        0.072   111.037    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        111.037    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                111.530    

Slack (MET) :             111.543ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.590ns (43.856%)  route 0.755ns (56.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns = ( 111.146 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.523    -1.848    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.348    -1.500 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.755    -0.744    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.242    -0.502 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1_n_0
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   111.146    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                         clock pessimism              0.362   111.507    
                         clock uncertainty           -0.543   110.965    
    SLICE_X38Y40         FDCE (Setup_fdce_C_D)        0.076   111.041    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        111.041    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                111.543    

Slack (MET) :             111.641ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns = ( 111.146 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.523    -1.848    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.379    -1.469 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.727    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    -0.622 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.622    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[1]
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   111.146    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
                         clock pessimism              0.386   111.531    
                         clock uncertainty           -0.543   110.989    
    SLICE_X39Y40         FDCE (Setup_fdce_C_D)        0.030   111.019    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        111.019    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                111.641    

Slack (MET) :             111.643ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns = ( 111.146 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.523    -1.848    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.379    -1.469 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.727    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.105    -0.622 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.622    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[4]
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   111.146    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                         clock pessimism              0.386   111.531    
                         clock uncertainty           -0.543   110.989    
    SLICE_X39Y40         FDCE (Setup_fdce_C_D)        0.032   111.021    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        111.021    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                111.643    

Slack (MET) :             111.666ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.498ns (40.171%)  route 0.742ns (59.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns = ( 111.146 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.523    -1.848    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.379    -1.469 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.742    -0.727    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.119    -0.608 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.608    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[2]
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   111.146    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                         clock pessimism              0.386   111.531    
                         clock uncertainty           -0.543   110.989    
    SLICE_X39Y40         FDCE (Setup_fdce_C_D)        0.069   111.058    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        111.058    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                111.666    

Slack (MET) :             111.716ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.538ns (47.692%)  route 0.590ns (52.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns = ( 111.146 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.523    -1.848    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.433    -1.415 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/Q
                         net (fo=5, routed)           0.590    -0.825    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[3]
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.105    -0.720 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.720    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[5]
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.406   111.146    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                         clock pessimism              0.362   111.507    
                         clock uncertainty           -0.543   110.965    
    SLICE_X39Y40         FDCE (Setup_fdce_C_D)        0.032   110.997    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        110.997    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                111.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.178%)  route 0.095ns (33.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.642 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.095    -0.547    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.502 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1_n_0
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.907    -1.206    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                         clock pessimism              0.436    -0.770    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.121    -0.649    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.710%)  route 0.097ns (34.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.642 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.097    -0.545    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.500 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[3]
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.907    -1.206    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                         clock pessimism              0.436    -0.770    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.120    -0.650    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.526%)  route 0.101ns (32.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.619 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.101    -0.519    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.474 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.474    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[5]
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.907    -1.206    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                         clock pessimism              0.436    -0.770    
    SLICE_X39Y40         FDCE (Hold_fdce_C_D)         0.092    -0.678    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.751%)  route 0.124ns (37.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.619 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/Q
                         net (fo=5, routed)           0.124    -0.495    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[3]
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.450 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[4]
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.907    -1.206    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                         clock pessimism              0.436    -0.770    
    SLICE_X39Y40         FDCE (Hold_fdce_C_D)         0.092    -0.678    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.989%)  route 0.179ns (49.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.780    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X37Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/Q
                         net (fo=3, routed)           0.179    -0.460    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.045    -0.415 r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.415    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1_n_0
    SLICE_X37Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.908    -1.205    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X37Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                         clock pessimism              0.425    -0.780    
    SLICE_X37Y40         FDCE (Hold_fdce_C_D)         0.091    -0.689    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.210ns (52.962%)  route 0.187ns (47.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.619 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.433    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I3_O)        0.046    -0.387 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.387    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[2]
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.907    -1.206    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                         clock pessimism              0.436    -0.770    
    SLICE_X39Y40         FDCE (Hold_fdce_C_D)         0.107    -0.663    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.843%)  route 0.187ns (47.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X38Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.619 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.433    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X39Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.388 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[1]
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=707, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.907    -1.206    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X39Y40         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
                         clock pessimism              0.436    -0.770    
    SLICE_X39Y40         FDCE (Hold_fdce_C_D)         0.091    -0.679    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_3_1
Waveform(ns):       { 0.000 56.689 }
Period(ns):         113.379
Sources:            { clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         113.379     111.787    BUFGCTRL_X0Y3    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         113.379     112.130    MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X37Y40     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X38Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X38Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       113.379     99.981     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X38Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X38Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X37Y40     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X37Y40     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X38Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X37Y40     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X38Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X38Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X37Y40     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X38Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X39Y40     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y18  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y19  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y6   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2_1
  To Clock:  clkfbout_clk_wiz_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y8   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_3
  To Clock:  clkfbout_clk_wiz_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_3
Waveform(ns):       { 0.000 37.500 }
Period(ns):         75.000
Sources:            { clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         75.000      73.408     BUFGCTRL_X0Y10   clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         75.000      73.751     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         75.000      73.751     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       75.000      25.000     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       75.000      138.360    MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_3_1
  To Clock:  clkfbout_clk_wiz_3_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_3_1
Waveform(ns):       { 0.000 37.500 }
Period(ns):         75.000
Sources:            { clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         75.000      73.408     BUFGCTRL_X0Y12   clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         75.000      73.751     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         75.000      73.751     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       75.000      25.000     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       75.000      138.360    MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y14   clk_ip_50MHz_to_200MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.902ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.902ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.899ns  (logic 0.398ns (44.272%)  route 0.501ns (55.728%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.501     0.899    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X15Y30         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)       -0.199   999.801    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.801    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                998.902    

Slack (MET) :             998.921ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.871ns  (logic 0.348ns (39.975%)  route 0.523ns (60.025%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.523     0.871    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X17Y32         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)       -0.208   999.792    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                998.921    

Slack (MET) :             998.940ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.860ns  (logic 0.398ns (46.257%)  route 0.462ns (53.743%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.462     0.860    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X13Y48         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.200   999.800    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                998.940    

Slack (MET) :             998.941ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.417%)  route 0.459ns (53.583%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.857    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y30         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)       -0.202   999.798    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                998.941    

Slack (MET) :             998.951ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.974ns  (logic 0.433ns (44.466%)  route 0.541ns (55.534%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.541     0.974    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X7Y30          FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.075   999.925    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                998.951    

Slack (MET) :             998.960ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.831ns  (logic 0.348ns (41.860%)  route 0.483ns (58.140%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.483     0.831    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X27Y47         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X27Y47         FDRE (Setup_fdre_C_D)       -0.209   999.791    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.791    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                998.960    

Slack (MET) :             998.964ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.826ns  (logic 0.348ns (42.110%)  route 0.478ns (57.890%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.478     0.826    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X15Y49         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.210   999.790    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                998.964    

Slack (MET) :             998.965ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.835ns  (logic 0.398ns (47.692%)  route 0.437ns (52.308%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.437     0.835    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y30          FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.200   999.800    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                998.965    

Slack (MET) :             998.980ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.947ns  (logic 0.433ns (45.702%)  route 0.514ns (54.298%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.514     0.947    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y48         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.073   999.927    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                998.980    

Slack (MET) :             998.988ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.849ns  (logic 0.348ns (40.992%)  route 0.501ns (59.008%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.501     0.849    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y47         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)       -0.163   999.837    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.837    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                998.988    





