# Exercise for Week 5 Slide for Embedded System Design.

## Topic : Timer Ports

Exercise list:

	1. Exercise 1           <50% Duty Cycle PWM signal with prescaler value of 64 >	                  		-completed-
	
	2. Exercise 2           <50% Duty Cycle PWM signal with prescaler value of 1>                   	 	-completed-
          
	3. Exercise 3           <50% Duty Cycle PWM signal with prescaler value of 1 and top-value of 5>		-completed-
	
	4. Exercise 4           <25% Duty Cycle PWM signal with prescaler value of 8>                       		-completed-


