// Simulation files for pre-synthesis

//=============================================================================
// Testbench
//=============================================================================
fifo_fwf_tb.v

//=============================================================================
// Sources
//=============================================================================
// macros and params implicitly included
../../rtl/fifo_fwf.v
../../rtl/ram.v
../../rtl/ram_512x32.v
