# Microarchitecture

[TOC]



Also check out this one â†— [von Neumann Based Microarchitecture](../ğŸ§ğŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/von%20Neumann%20Based%20Microarchitecture.md) for more info.

## Overview
![](../../../../../Assets/Pics/Pasted%20image%2020230302132847.png)
<small>Microarchitecture in computer system hierarchy</small>

> ğŸ”— https://en.wikipedia.org/wiki/Microarchitecture

InÂ computer engineering,Â ==**microarchitecture**, also calledÂ **computer organization**== and sometimes abbreviated asÂ **Âµarch**Â orÂ **uarch**, is the way a givenÂ [instruction set architecture](https://en.wikipedia.org/wiki/Instruction_set_architecture "Instruction set architecture")Â (ISA) is implemented in a particularÂ processor.Â A given ISA may be implemented with different microarchitectures;implementations may vary due to different goals of a given design or due to shifts in technology.

[Computer architecture](https://en.wikipedia.org/wiki/Computer_architecture "Computer architecture")Â is the combination of microarchitecture and instruction set architecture.

> **å¾®æ¶æ„ï¼ˆMicroarchitectureï¼‰æ˜¯ISAåœ¨å¤„ç†å™¨çš„å®ç°**ï¼Œæè¿°å¤„ç†å™¨æ˜¯æ€æ ·å®ç°åŠŸèƒ½çš„ï¼Œå…¶æœ¬è´¨å°±æ˜¯ä¸€ç³»åˆ—ç¡¬ä»¶å®ç°ä»¥æ»¡è¶³å„ç§æŒ‡ä»¤é›†ã€‚è€ŒMicroarchitectureæ˜¯ISAçš„å…·ä½“å®ç°ï¼Œè€Œä¸”å¯¹äºåŒä¸€ä¸ªISAï¼Œå¯ä»¥ä½¿ç”¨ä¸åŒæŠ€æœ¯çš„å¾®æ¶æ„ ï¼Œæ¯”å¦‚å•å‘¨æœŸã€å¤šå‘¨æœŸä»¥åŠæµæ°´çº¿ã€‚æ¯”å¦‚è¯´x86 ISAæœ‰286ï¼Œ386ï¼Œ486ï¼ŒPretiumï¼ŒPretium Proç­‰å®ç°ã€‚ç›®å‰ï¼Œå¾®æ¶æ„æ¶‰åŠä»¥ä¸‹éƒ¨åˆ†ï¼š**æµæ°´çº¿ã€å¹¶è¡Œã€å­˜å‚¨ç³»ç»Ÿåˆ†å±‚ç»“æ„**.



## Microarchitecture Technologies
### Pipeline
#TODO 

### Parallel 

> â†— [von Neumann Model /Multiprocessor and Multicore Orgnization](../ğŸ§ğŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/Processor/Multiprocessor%20and%20Multicore%20Orgnization.md)

#### Flynn's Taxonomy 

![](../../../../../Assets/Pics/Pasted%20image%2020230304154759.png)
<small>Flynn's Taxonomy of Computer Architectures</small>

> ğŸ”— Further reading: 
> - [Duncan's Taxonomy](https://en.wikipedia.org/wiki/Duncan%27s_taxonomy)
> - [Non-von Neumann Based Microarchitectures](../Non-von%20Neumann%20Based%20Microarchitectures/Non-von%20Neumann%20Based%20Microarchitectures.md)

#### SISD
![](../../../../../Assets/Pics/Pasted%20image%2020230304155503.png)

> æ—©æœŸçš„**å†¯Â·è¯ºä¾æ›¼ç»“æ„**é‡‡ç”¨çš„éƒ½æ˜¯SISDï¼Œå†¯Â·è¯ºä¾æ›¼ç»“æ„ä¹Ÿç§°**å­˜å‚¨ç¨‹åºè®¡ç®—æœº**ï¼Œå®ƒæœ‰ä¸¤ä¸ªé‡è¦ç‰¹æ€§ï¼š1. æŒ‡ä»¤å’Œæ•°æ®è¢«å­˜å‚¨åœ¨å†…å­˜ä¸­ï¼›2. æŒ‡ä»¤è¢«é¡ºåºæ‰§è¡Œï¼Œåœ¨ä¸€ä¸ªæ—¶åˆ»åªæœ‰ä¸€æ¡æŒ‡ä»¤åœ¨æ‰§è¡Œï¼Œé€šè¿‡PCï¼ˆProgram Counterï¼‰è¯†åˆ«å½“å‰æŒ‡ä»¤ã€‚


#### SIMD
![](../../../../../Assets/Pics/Pasted%20image%2020230304155409.png)

> SIMD å°±æ˜¯å•æŒ‡ä»¤å¤šæ•°æ®çš„ç¼©å†™ï¼Œå°†ä¸€ä¸ªæŒ‡ä»¤å¹¿æ’­åˆ°å¤šä¸ªå¤„ç†å™¨ä¸Šï¼Œä½†æ¯ä¸ªå¤„ç†å™¨éƒ½æœ‰è‡ªå·±çš„æ•°æ®ã€‚ä¹Ÿå°±æ˜¯è¯´åŒä¸€ä»½æ§åˆ¶æŒ‡ä»¤åŒæ—¶è¿è¡Œä¸åŒçš„æ•°æ®ï¼Œå¦‚ä¸Šå›¾æ‰€ç¤ºï¼Œè¿™æ ·åšçš„å¥½å¤„å°±æ˜¯å‡è½»çš„æ§åˆ¶æˆæœ¬ã€‚ç›®å‰ï¼ŒGPUs(Graphics Processor Units)é‡‡ç”¨çš„å°±æ˜¯SIMDæ¶æ„ã€‚


#### MISD
Not implemented.


#### MIMD
![](../../../../../Assets/Pics/Pasted%20image%2020230304155426.png)

> MIMDæŒ‡çš„æ˜¯ä¸åŒæ—¶åˆ»ä¸åŒCPUæ‰§è¡Œçš„æŒ‡ä»¤ä¸åŒï¼Œå¹¶ä¸”æ•°æ®ä¹Ÿä¸åŒï¼Œå¦‚ä¸Šå›¾æ‰€ç¤ºã€‚ç›®å‰è¶…çº§è®¡ç®—æœºï¼Œç½‘ç»œå¹¶è¡Œè®¡ç®—æœºé›†ç¾¤å’Œâ€œç½‘æ ¼â€ï¼Œå¤šå¤„ç†å™¨SMPè®¡ç®—æœºï¼Œå¤šæ ¸PCéƒ½å±äºè¿™ä¸€ç±»ã€‚è€ŒMIMDåˆå¯ä»¥æ ¹æ®å†…å­˜ç»“æ„ï¼Œå¯ä»¥åˆ†ä¸º**å…±äº«å†…å­˜å’Œæ¶ˆæ¯é©±åŠ¨**ã€‚å…±äº«å†…å­˜å°±æ˜¯å¤„ç†å™¨ä¹‹é—´å…±äº«å†…å­˜ï¼Œé€šè¿‡å†…å­˜æ¥è¿›è¡Œé€šä¿¡ï¼Œè€Œæ¶ˆæ¯é©±åŠ¨æŒ‡çš„æ˜¯å¤„ç†å™¨é€šè¿‡æ¶ˆæ¯é©±åŠ¨æ¥è¿›è¡Œé€šä¿¡ã€‚ç›®å‰**å…±äº«å†…å­˜æœ‰SMPã€NUMAä¸¤ç§ï¼Œæ¶ˆæ¯é©±åŠ¨å¯¹åº”DM**ã€‚


### Hierarchical Stroage 

![](../../../../../../Assets/Pics/Pasted%20image%2020230301122408.png)
<small>Simplified Computer Memory Hierarchy </small>



## Microarchitecture Models
### Von Neumann Based Models
![](../../../../../Assets/Pics/Pasted%20image%2020230302132111.png)

![](../../../../../Assets/Pics/Screenshot%202023-03-02%20at%204.11.10%20PM.png)


More is at â†— [von Neumann Based Microarchitecture](../ğŸ§ğŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/von%20Neumann%20Based%20Microarchitecture.md).


### Non-Von Neumann Models

More is at â†— [Non-von Neumann Based Microarchitectures](../Non-von%20Neumann%20Based%20Microarchitectures/Non-von%20Neumann%20Based%20Microarchitectures.md).

#### Harvard Based Models
![](../../../../../Assets/Pics/Pasted%20image%2020230302132344.png)



## Microprocessor
Microprocessor (or simple processor) is at the core of a computer system. It provides the very fountaional computing power. 

Though it varies on different computer architectures, microprocessor can be implemented as CPU (a general purpose processors unit), GPU, DSP or the latest SoC (System on a Chip).

More is noted at â†— [Microprocessor](Microprocessor.md).
Other processors at â†— [Processor](Processor.md).



## Ref
[æ¼«è°ˆè®¡ç®—æœºæ¶æ„]: https://segmentfault.com/a/1190000014885126
[Microarchitecture]: https://en.wikipedia.org/wiki/Microarchitecture#See_also
[Flynn's Taxonomy]: https://en.wikipedia.org/wiki/Flynn%27s_taxonomy