
STM32F103C8T6_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007118  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08007228  08007228  00017228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075c4  080075c4  00020254  2**0
                  CONTENTS
  4 .ARM          00000000  080075c4  080075c4  00020254  2**0
                  CONTENTS
  5 .preinit_array 00000000  080075c4  080075c4  00020254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075c4  080075c4  000175c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075c8  080075c8  000175c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  080075cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000784  20000254  08007820  00020254  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009d8  08007820  000209d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002027d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d3a7  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022a7  00000000  00000000  0002d667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d68  00000000  00000000  0002f910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a71  00000000  00000000  00030678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018d9e  00000000  00000000  000310e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000112fb  00000000  00000000  00049e87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c313  00000000  00000000  0005b182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004748  00000000  00000000  000e7498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000ebbe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000254 	.word	0x20000254
 800012c:	00000000 	.word	0x00000000
 8000130:	08007210 	.word	0x08007210

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000258 	.word	0x20000258
 800014c:	08007210 	.word	0x08007210

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <Set_Time>:
};

// ----------------------------------------------

void Set_Time()
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0

	uint8_t Comma_Trig=0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	71fb      	strb	r3, [r7, #7]
	uint16_t syc=0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	80bb      	strh	r3, [r7, #4]
/*  //ESKİ ALGORİTMA ++ÇALIŞIYOR
	Time.hh = ((GPGGA_Data[7]-'0')*10+(uint8_t)GPGGA_Data[8]-'0')+3; //GMT +3
	Time.mm = (GPGGA_Data[9]-'0')*10+(uint8_t)GPGGA_Data[10]-'0';
	Time.ss = (GPGGA_Data[11]-'0')*10+(uint8_t)GPGGA_Data[12]-'0';
*/
	Get_GGA();
 8000b36:	f000 fa67 	bl	8001008 <Get_GGA>

	while(Comma_Trig<=0)//GPGGA_Data bufferındaki verilerin analizi ',' e göre yapılmıştır --!!! BUFFER BOŞ İSE HATA VERİR !!!
 8000b3a:	e058      	b.n	8000bee <Set_Time+0xc6>
	{
		if(GPGGA_Data[syc]==',')
 8000b3c:	88bb      	ldrh	r3, [r7, #4]
 8000b3e:	4a30      	ldr	r2, [pc, #192]	; (8000c00 <Set_Time+0xd8>)
 8000b40:	5cd3      	ldrb	r3, [r2, r3]
 8000b42:	2b2c      	cmp	r3, #44	; 0x2c
 8000b44:	d150      	bne.n	8000be8 <Set_Time+0xc0>
		{
			if(GPGGA_Data[syc+1] == ',')//No data has received yet
 8000b46:	88bb      	ldrh	r3, [r7, #4]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	4a2d      	ldr	r2, [pc, #180]	; (8000c00 <Set_Time+0xd8>)
 8000b4c:	5cd3      	ldrb	r3, [r2, r3]
 8000b4e:	2b2c      	cmp	r3, #44	; 0x2c
 8000b50:	d109      	bne.n	8000b66 <Set_Time+0x3e>
			{
				Time.hh=0;
 8000b52:	4b2c      	ldr	r3, [pc, #176]	; (8000c04 <Set_Time+0xdc>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	701a      	strb	r2, [r3, #0]
				Time.mm=0;
 8000b58:	4b2a      	ldr	r3, [pc, #168]	; (8000c04 <Set_Time+0xdc>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	705a      	strb	r2, [r3, #1]
				Time.ss=0;
 8000b5e:	4b29      	ldr	r3, [pc, #164]	; (8000c04 <Set_Time+0xdc>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	709a      	strb	r2, [r3, #2]
 8000b64:	e03e      	b.n	8000be4 <Set_Time+0xbc>

			}

			else
			{
				Time.hh= ((GPGGA_Data[syc+1]-'0')*10+(uint8_t)GPGGA_Data[syc+2]-'0')+3;
 8000b66:	88bb      	ldrh	r3, [r7, #4]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	4a25      	ldr	r2, [pc, #148]	; (8000c00 <Set_Time+0xd8>)
 8000b6c:	5cd3      	ldrb	r3, [r2, r3]
 8000b6e:	3b30      	subs	r3, #48	; 0x30
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	461a      	mov	r2, r3
 8000b74:	0092      	lsls	r2, r2, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	b2da      	uxtb	r2, r3
 8000b7c:	88bb      	ldrh	r3, [r7, #4]
 8000b7e:	3302      	adds	r3, #2
 8000b80:	491f      	ldr	r1, [pc, #124]	; (8000c00 <Set_Time+0xd8>)
 8000b82:	5ccb      	ldrb	r3, [r1, r3]
 8000b84:	4413      	add	r3, r2
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	3b2d      	subs	r3, #45	; 0x2d
 8000b8a:	b2da      	uxtb	r2, r3
 8000b8c:	4b1d      	ldr	r3, [pc, #116]	; (8000c04 <Set_Time+0xdc>)
 8000b8e:	701a      	strb	r2, [r3, #0]
				Time.mm = (GPGGA_Data[syc+3]-'0')*10+(uint8_t)GPGGA_Data[syc+4]-'0';
 8000b90:	88bb      	ldrh	r3, [r7, #4]
 8000b92:	3303      	adds	r3, #3
 8000b94:	4a1a      	ldr	r2, [pc, #104]	; (8000c00 <Set_Time+0xd8>)
 8000b96:	5cd3      	ldrb	r3, [r2, r3]
 8000b98:	3b30      	subs	r3, #48	; 0x30
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	0092      	lsls	r2, r2, #2
 8000ba0:	4413      	add	r3, r2
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	88bb      	ldrh	r3, [r7, #4]
 8000ba8:	3304      	adds	r3, #4
 8000baa:	4915      	ldr	r1, [pc, #84]	; (8000c00 <Set_Time+0xd8>)
 8000bac:	5ccb      	ldrb	r3, [r1, r3]
 8000bae:	4413      	add	r3, r2
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	3b30      	subs	r3, #48	; 0x30
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <Set_Time+0xdc>)
 8000bb8:	705a      	strb	r2, [r3, #1]
				Time.ss = (GPGGA_Data[syc+5]-'0')*10+(uint8_t)GPGGA_Data[syc+6]-'0';
 8000bba:	88bb      	ldrh	r3, [r7, #4]
 8000bbc:	3305      	adds	r3, #5
 8000bbe:	4a10      	ldr	r2, [pc, #64]	; (8000c00 <Set_Time+0xd8>)
 8000bc0:	5cd3      	ldrb	r3, [r2, r3]
 8000bc2:	3b30      	subs	r3, #48	; 0x30
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	0092      	lsls	r2, r2, #2
 8000bca:	4413      	add	r3, r2
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	88bb      	ldrh	r3, [r7, #4]
 8000bd2:	3306      	adds	r3, #6
 8000bd4:	490a      	ldr	r1, [pc, #40]	; (8000c00 <Set_Time+0xd8>)
 8000bd6:	5ccb      	ldrb	r3, [r1, r3]
 8000bd8:	4413      	add	r3, r2
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	3b30      	subs	r3, #48	; 0x30
 8000bde:	b2da      	uxtb	r2, r3
 8000be0:	4b08      	ldr	r3, [pc, #32]	; (8000c04 <Set_Time+0xdc>)
 8000be2:	709a      	strb	r2, [r3, #2]
			}

			Comma_Trig=1;
 8000be4:	2301      	movs	r3, #1
 8000be6:	71fb      	strb	r3, [r7, #7]
		}


		syc++;
 8000be8:	88bb      	ldrh	r3, [r7, #4]
 8000bea:	3301      	adds	r3, #1
 8000bec:	80bb      	strh	r3, [r7, #4]
	while(Comma_Trig<=0)//GPGGA_Data bufferındaki verilerin analizi ',' e göre yapılmıştır --!!! BUFFER BOŞ İSE HATA VERİR !!!
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d0a3      	beq.n	8000b3c <Set_Time+0x14>
	}

}
 8000bf4:	bf00      	nop
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200002d4 	.word	0x200002d4
 8000c04:	2000033c 	.word	0x2000033c

08000c08 <Set_Location>:
void Send_Time()
{
	SIM800l_Send_Data(Time.mm);
}
void Set_Location()
{
 8000c08:	b5b0      	push	{r4, r5, r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0

	uint8_t Comma_Trig=0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	71fb      	strb	r3, [r7, #7]
	uint16_t syc=0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	80bb      	strh	r3, [r7, #4]

	while(Comma_Trig<2)//GPGGA_Data bufferındaki verilerin analizi ',' e göre yapılmıştır
 8000c16:	e00a      	b.n	8000c2e <Set_Location+0x26>
	{

		if(GPGGA_Data[syc]==',')
 8000c18:	88bb      	ldrh	r3, [r7, #4]
 8000c1a:	4a0c      	ldr	r2, [pc, #48]	; (8000c4c <Set_Location+0x44>)
 8000c1c:	5cd3      	ldrb	r3, [r2, r3]
 8000c1e:	2b2c      	cmp	r3, #44	; 0x2c
 8000c20:	d102      	bne.n	8000c28 <Set_Location+0x20>
		{

			Comma_Trig++;
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	3301      	adds	r3, #1
 8000c26:	71fb      	strb	r3, [r7, #7]
		}
			syc++;
 8000c28:	88bb      	ldrh	r3, [r7, #4]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	80bb      	strh	r3, [r7, #4]
	while(Comma_Trig<2)//GPGGA_Data bufferındaki verilerin analizi ',' e göre yapılmıştır
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d9f1      	bls.n	8000c18 <Set_Location+0x10>
	}


	if(Comma_Trig==2)
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d10f      	bne.n	8000c5a <Set_Location+0x52>
	{
		if(GPGGA_Data[syc]==',')//Any very hasn't received yet
 8000c3a:	88bb      	ldrh	r3, [r7, #4]
 8000c3c:	4a03      	ldr	r2, [pc, #12]	; (8000c4c <Set_Location+0x44>)
 8000c3e:	5cd3      	ldrb	r3, [r2, r3]
 8000c40:	2b2c      	cmp	r3, #44	; 0x2c
 8000c42:	d107      	bne.n	8000c54 <Set_Location+0x4c>
		{
			GPS_Location_Data_Received = false;
 8000c44:	4b02      	ldr	r3, [pc, #8]	; (8000c50 <Set_Location+0x48>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]
 8000c4a:	e006      	b.n	8000c5a <Set_Location+0x52>
 8000c4c:	200002d4 	.word	0x200002d4
 8000c50:	20000339 	.word	0x20000339
		}
		else GPS_Location_Data_Received = true;
 8000c54:	4bdc      	ldr	r3, [pc, #880]	; (8000fc8 <Set_Location+0x3c0>)
 8000c56:	2201      	movs	r2, #1
 8000c58:	701a      	strb	r2, [r3, #0]
	Coord.L_hemisphere=GPGGA_Data[syc+11];
	Coord.longitude= (GPGGA_Data[syc+14]-'0')*10 + (GPGGA_Data[syc+15]-'0')*1 + (GPGGA_Data[syc+16]-'0')*0.1 + (GPGGA_Data[syc+17]-'0')*0.01 + (GPGGA_Data[syc+18]-'0')*0.001 + (GPGGA_Data[syc+19]-'0')*0.0001 + (GPGGA_Data[syc+20]-'0')*0.00001 + (GPGGA_Data[syc+21]-'0')*0.000001 + (GPGGA_Data[syc+22]-'0')*0.0000001 + (GPGGA_Data-'0')[syc+23]*0.00000001;
	Coord.T_hemisphere = GPGGA_Data[syc+25];
*/
//----------------------------------
	Coord.latitude= (GPGGA_Data[17]-'0')*10 + (GPGGA_Data[18]-'0')*1 + (GPGGA_Data[19]-'0')*0.1 + (GPGGA_Data[20]-'0')*0.01 + (GPGGA_Data[21]-'0')*0.001 + (GPGGA_Data[22]-'0')*0.0001 + (GPGGA_Data[23]-'0')*0.00001 + (GPGGA_Data[24]-'0')*0.000001 + (GPGGA_Data[25]-'0')*0.0000001 + (GPGGA_Data[26]-'0')*0.00000001;
 8000c5a:	4bdc      	ldr	r3, [pc, #880]	; (8000fcc <Set_Location+0x3c4>)
 8000c5c:	7c5b      	ldrb	r3, [r3, #17]
 8000c5e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000c62:	4613      	mov	r3, r2
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	4413      	add	r3, r2
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	4bd7      	ldr	r3, [pc, #860]	; (8000fcc <Set_Location+0x3c4>)
 8000c6e:	7c9b      	ldrb	r3, [r3, #18]
 8000c70:	3b30      	subs	r3, #48	; 0x30
 8000c72:	4413      	add	r3, r2
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fbc5 	bl	8000404 <__aeabi_i2d>
 8000c7a:	4604      	mov	r4, r0
 8000c7c:	460d      	mov	r5, r1
 8000c7e:	4bd3      	ldr	r3, [pc, #844]	; (8000fcc <Set_Location+0x3c4>)
 8000c80:	7cdb      	ldrb	r3, [r3, #19]
 8000c82:	3b30      	subs	r3, #48	; 0x30
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff fbbd 	bl	8000404 <__aeabi_i2d>
 8000c8a:	a3bf      	add	r3, pc, #764	; (adr r3, 8000f88 <Set_Location+0x380>)
 8000c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c90:	f7ff fc22 	bl	80004d8 <__aeabi_dmul>
 8000c94:	4602      	mov	r2, r0
 8000c96:	460b      	mov	r3, r1
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	f7ff fa66 	bl	800016c <__adddf3>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	4614      	mov	r4, r2
 8000ca6:	461d      	mov	r5, r3
 8000ca8:	4bc8      	ldr	r3, [pc, #800]	; (8000fcc <Set_Location+0x3c4>)
 8000caa:	7d1b      	ldrb	r3, [r3, #20]
 8000cac:	3b30      	subs	r3, #48	; 0x30
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fba8 	bl	8000404 <__aeabi_i2d>
 8000cb4:	a3b6      	add	r3, pc, #728	; (adr r3, 8000f90 <Set_Location+0x388>)
 8000cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cba:	f7ff fc0d 	bl	80004d8 <__aeabi_dmul>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	4620      	mov	r0, r4
 8000cc4:	4629      	mov	r1, r5
 8000cc6:	f7ff fa51 	bl	800016c <__adddf3>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	460b      	mov	r3, r1
 8000cce:	4614      	mov	r4, r2
 8000cd0:	461d      	mov	r5, r3
 8000cd2:	4bbe      	ldr	r3, [pc, #760]	; (8000fcc <Set_Location+0x3c4>)
 8000cd4:	7d5b      	ldrb	r3, [r3, #21]
 8000cd6:	3b30      	subs	r3, #48	; 0x30
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff fb93 	bl	8000404 <__aeabi_i2d>
 8000cde:	a3ae      	add	r3, pc, #696	; (adr r3, 8000f98 <Set_Location+0x390>)
 8000ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ce4:	f7ff fbf8 	bl	80004d8 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4620      	mov	r0, r4
 8000cee:	4629      	mov	r1, r5
 8000cf0:	f7ff fa3c 	bl	800016c <__adddf3>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	460b      	mov	r3, r1
 8000cf8:	4614      	mov	r4, r2
 8000cfa:	461d      	mov	r5, r3
 8000cfc:	4bb3      	ldr	r3, [pc, #716]	; (8000fcc <Set_Location+0x3c4>)
 8000cfe:	7d9b      	ldrb	r3, [r3, #22]
 8000d00:	3b30      	subs	r3, #48	; 0x30
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fb7e 	bl	8000404 <__aeabi_i2d>
 8000d08:	a3a5      	add	r3, pc, #660	; (adr r3, 8000fa0 <Set_Location+0x398>)
 8000d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d0e:	f7ff fbe3 	bl	80004d8 <__aeabi_dmul>
 8000d12:	4602      	mov	r2, r0
 8000d14:	460b      	mov	r3, r1
 8000d16:	4620      	mov	r0, r4
 8000d18:	4629      	mov	r1, r5
 8000d1a:	f7ff fa27 	bl	800016c <__adddf3>
 8000d1e:	4602      	mov	r2, r0
 8000d20:	460b      	mov	r3, r1
 8000d22:	4614      	mov	r4, r2
 8000d24:	461d      	mov	r5, r3
 8000d26:	4ba9      	ldr	r3, [pc, #676]	; (8000fcc <Set_Location+0x3c4>)
 8000d28:	7ddb      	ldrb	r3, [r3, #23]
 8000d2a:	3b30      	subs	r3, #48	; 0x30
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fb69 	bl	8000404 <__aeabi_i2d>
 8000d32:	a39d      	add	r3, pc, #628	; (adr r3, 8000fa8 <Set_Location+0x3a0>)
 8000d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d38:	f7ff fbce 	bl	80004d8 <__aeabi_dmul>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	4620      	mov	r0, r4
 8000d42:	4629      	mov	r1, r5
 8000d44:	f7ff fa12 	bl	800016c <__adddf3>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4614      	mov	r4, r2
 8000d4e:	461d      	mov	r5, r3
 8000d50:	4b9e      	ldr	r3, [pc, #632]	; (8000fcc <Set_Location+0x3c4>)
 8000d52:	7e1b      	ldrb	r3, [r3, #24]
 8000d54:	3b30      	subs	r3, #48	; 0x30
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fb54 	bl	8000404 <__aeabi_i2d>
 8000d5c:	a394      	add	r3, pc, #592	; (adr r3, 8000fb0 <Set_Location+0x3a8>)
 8000d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d62:	f7ff fbb9 	bl	80004d8 <__aeabi_dmul>
 8000d66:	4602      	mov	r2, r0
 8000d68:	460b      	mov	r3, r1
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	4629      	mov	r1, r5
 8000d6e:	f7ff f9fd 	bl	800016c <__adddf3>
 8000d72:	4602      	mov	r2, r0
 8000d74:	460b      	mov	r3, r1
 8000d76:	4614      	mov	r4, r2
 8000d78:	461d      	mov	r5, r3
 8000d7a:	4b94      	ldr	r3, [pc, #592]	; (8000fcc <Set_Location+0x3c4>)
 8000d7c:	7e5b      	ldrb	r3, [r3, #25]
 8000d7e:	3b30      	subs	r3, #48	; 0x30
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff fb3f 	bl	8000404 <__aeabi_i2d>
 8000d86:	a38c      	add	r3, pc, #560	; (adr r3, 8000fb8 <Set_Location+0x3b0>)
 8000d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d8c:	f7ff fba4 	bl	80004d8 <__aeabi_dmul>
 8000d90:	4602      	mov	r2, r0
 8000d92:	460b      	mov	r3, r1
 8000d94:	4620      	mov	r0, r4
 8000d96:	4629      	mov	r1, r5
 8000d98:	f7ff f9e8 	bl	800016c <__adddf3>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	460b      	mov	r3, r1
 8000da0:	4614      	mov	r4, r2
 8000da2:	461d      	mov	r5, r3
 8000da4:	4b89      	ldr	r3, [pc, #548]	; (8000fcc <Set_Location+0x3c4>)
 8000da6:	7e9b      	ldrb	r3, [r3, #26]
 8000da8:	3b30      	subs	r3, #48	; 0x30
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fb2a 	bl	8000404 <__aeabi_i2d>
 8000db0:	a383      	add	r3, pc, #524	; (adr r3, 8000fc0 <Set_Location+0x3b8>)
 8000db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db6:	f7ff fb8f 	bl	80004d8 <__aeabi_dmul>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	4629      	mov	r1, r5
 8000dc2:	f7ff f9d3 	bl	800016c <__adddf3>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	460b      	mov	r3, r1
 8000dca:	4610      	mov	r0, r2
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f7ff fe5b 	bl	8000a88 <__aeabi_d2f>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	4a7e      	ldr	r2, [pc, #504]	; (8000fd0 <Set_Location+0x3c8>)
 8000dd6:	6013      	str	r3, [r2, #0]
	Coord.L_hemisphere=GPGGA_Data[28];
 8000dd8:	4b7c      	ldr	r3, [pc, #496]	; (8000fcc <Set_Location+0x3c4>)
 8000dda:	7f1a      	ldrb	r2, [r3, #28]
 8000ddc:	4b7c      	ldr	r3, [pc, #496]	; (8000fd0 <Set_Location+0x3c8>)
 8000dde:	711a      	strb	r2, [r3, #4]
	Coord.longitude= (GPGGA_Data[31]-'0')*10 + (GPGGA_Data[32]-'0')*1 + (GPGGA_Data[33]-'0')*0.1 + (GPGGA_Data[34]-'0')*0.01 + (GPGGA_Data[35]-'0')*0.001 + (GPGGA_Data[36]-'0')*0.0001 + (GPGGA_Data[37]-'0')*0.00001 + (GPGGA_Data[38]-'0')*0.000001 + (GPGGA_Data[39]-'0')*0.0000001 + (GPGGA_Data-'0')[40]*0.00000001;
 8000de0:	4b7a      	ldr	r3, [pc, #488]	; (8000fcc <Set_Location+0x3c4>)
 8000de2:	7fdb      	ldrb	r3, [r3, #31]
 8000de4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000de8:	4613      	mov	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	461a      	mov	r2, r3
 8000df2:	4b76      	ldr	r3, [pc, #472]	; (8000fcc <Set_Location+0x3c4>)
 8000df4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000df8:	3b30      	subs	r3, #48	; 0x30
 8000dfa:	4413      	add	r3, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff fb01 	bl	8000404 <__aeabi_i2d>
 8000e02:	4604      	mov	r4, r0
 8000e04:	460d      	mov	r5, r1
 8000e06:	4b71      	ldr	r3, [pc, #452]	; (8000fcc <Set_Location+0x3c4>)
 8000e08:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e0c:	3b30      	subs	r3, #48	; 0x30
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff faf8 	bl	8000404 <__aeabi_i2d>
 8000e14:	a35c      	add	r3, pc, #368	; (adr r3, 8000f88 <Set_Location+0x380>)
 8000e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e1a:	f7ff fb5d 	bl	80004d8 <__aeabi_dmul>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	460b      	mov	r3, r1
 8000e22:	4620      	mov	r0, r4
 8000e24:	4629      	mov	r1, r5
 8000e26:	f7ff f9a1 	bl	800016c <__adddf3>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	4614      	mov	r4, r2
 8000e30:	461d      	mov	r5, r3
 8000e32:	4b66      	ldr	r3, [pc, #408]	; (8000fcc <Set_Location+0x3c4>)
 8000e34:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000e38:	3b30      	subs	r3, #48	; 0x30
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fae2 	bl	8000404 <__aeabi_i2d>
 8000e40:	a353      	add	r3, pc, #332	; (adr r3, 8000f90 <Set_Location+0x388>)
 8000e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e46:	f7ff fb47 	bl	80004d8 <__aeabi_dmul>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	4620      	mov	r0, r4
 8000e50:	4629      	mov	r1, r5
 8000e52:	f7ff f98b 	bl	800016c <__adddf3>
 8000e56:	4602      	mov	r2, r0
 8000e58:	460b      	mov	r3, r1
 8000e5a:	4614      	mov	r4, r2
 8000e5c:	461d      	mov	r5, r3
 8000e5e:	4b5b      	ldr	r3, [pc, #364]	; (8000fcc <Set_Location+0x3c4>)
 8000e60:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000e64:	3b30      	subs	r3, #48	; 0x30
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff facc 	bl	8000404 <__aeabi_i2d>
 8000e6c:	a34a      	add	r3, pc, #296	; (adr r3, 8000f98 <Set_Location+0x390>)
 8000e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e72:	f7ff fb31 	bl	80004d8 <__aeabi_dmul>
 8000e76:	4602      	mov	r2, r0
 8000e78:	460b      	mov	r3, r1
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	4629      	mov	r1, r5
 8000e7e:	f7ff f975 	bl	800016c <__adddf3>
 8000e82:	4602      	mov	r2, r0
 8000e84:	460b      	mov	r3, r1
 8000e86:	4614      	mov	r4, r2
 8000e88:	461d      	mov	r5, r3
 8000e8a:	4b50      	ldr	r3, [pc, #320]	; (8000fcc <Set_Location+0x3c4>)
 8000e8c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e90:	3b30      	subs	r3, #48	; 0x30
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fab6 	bl	8000404 <__aeabi_i2d>
 8000e98:	a341      	add	r3, pc, #260	; (adr r3, 8000fa0 <Set_Location+0x398>)
 8000e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e9e:	f7ff fb1b 	bl	80004d8 <__aeabi_dmul>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	4620      	mov	r0, r4
 8000ea8:	4629      	mov	r1, r5
 8000eaa:	f7ff f95f 	bl	800016c <__adddf3>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	4614      	mov	r4, r2
 8000eb4:	461d      	mov	r5, r3
 8000eb6:	4b45      	ldr	r3, [pc, #276]	; (8000fcc <Set_Location+0x3c4>)
 8000eb8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000ebc:	3b30      	subs	r3, #48	; 0x30
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff faa0 	bl	8000404 <__aeabi_i2d>
 8000ec4:	a338      	add	r3, pc, #224	; (adr r3, 8000fa8 <Set_Location+0x3a0>)
 8000ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eca:	f7ff fb05 	bl	80004d8 <__aeabi_dmul>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	4620      	mov	r0, r4
 8000ed4:	4629      	mov	r1, r5
 8000ed6:	f7ff f949 	bl	800016c <__adddf3>
 8000eda:	4602      	mov	r2, r0
 8000edc:	460b      	mov	r3, r1
 8000ede:	4614      	mov	r4, r2
 8000ee0:	461d      	mov	r5, r3
 8000ee2:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <Set_Location+0x3c4>)
 8000ee4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000ee8:	3b30      	subs	r3, #48	; 0x30
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fa8a 	bl	8000404 <__aeabi_i2d>
 8000ef0:	a32f      	add	r3, pc, #188	; (adr r3, 8000fb0 <Set_Location+0x3a8>)
 8000ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef6:	f7ff faef 	bl	80004d8 <__aeabi_dmul>
 8000efa:	4602      	mov	r2, r0
 8000efc:	460b      	mov	r3, r1
 8000efe:	4620      	mov	r0, r4
 8000f00:	4629      	mov	r1, r5
 8000f02:	f7ff f933 	bl	800016c <__adddf3>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4614      	mov	r4, r2
 8000f0c:	461d      	mov	r5, r3
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	; (8000fcc <Set_Location+0x3c4>)
 8000f10:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000f14:	3b30      	subs	r3, #48	; 0x30
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fa74 	bl	8000404 <__aeabi_i2d>
 8000f1c:	a326      	add	r3, pc, #152	; (adr r3, 8000fb8 <Set_Location+0x3b0>)
 8000f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f22:	f7ff fad9 	bl	80004d8 <__aeabi_dmul>
 8000f26:	4602      	mov	r2, r0
 8000f28:	460b      	mov	r3, r1
 8000f2a:	4620      	mov	r0, r4
 8000f2c:	4629      	mov	r1, r5
 8000f2e:	f7ff f91d 	bl	800016c <__adddf3>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	4614      	mov	r4, r2
 8000f38:	461d      	mov	r5, r3
 8000f3a:	4b24      	ldr	r3, [pc, #144]	; (8000fcc <Set_Location+0x3c4>)
 8000f3c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fa5f 	bl	8000404 <__aeabi_i2d>
 8000f46:	a31e      	add	r3, pc, #120	; (adr r3, 8000fc0 <Set_Location+0x3b8>)
 8000f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4c:	f7ff fac4 	bl	80004d8 <__aeabi_dmul>
 8000f50:	4602      	mov	r2, r0
 8000f52:	460b      	mov	r3, r1
 8000f54:	4620      	mov	r0, r4
 8000f56:	4629      	mov	r1, r5
 8000f58:	f7ff f908 	bl	800016c <__adddf3>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	4610      	mov	r0, r2
 8000f62:	4619      	mov	r1, r3
 8000f64:	f7ff fd90 	bl	8000a88 <__aeabi_d2f>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	4a19      	ldr	r2, [pc, #100]	; (8000fd0 <Set_Location+0x3c8>)
 8000f6c:	6093      	str	r3, [r2, #8]
	Coord.T_hemisphere = GPGGA_Data[42];
 8000f6e:	4b17      	ldr	r3, [pc, #92]	; (8000fcc <Set_Location+0x3c4>)
 8000f70:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8000f74:	4b16      	ldr	r3, [pc, #88]	; (8000fd0 <Set_Location+0x3c8>)
 8000f76:	731a      	strb	r2, [r3, #12]

	if(Coord.L_hemisphere == 'N' || Coord.L_hemisphere == 'S' && Coord.T_hemisphere == 'E'  || Coord.T_hemisphere == 'W')
 8000f78:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <Set_Location+0x3c8>)
 8000f7a:	791b      	ldrb	r3, [r3, #4]
 8000f7c:	2b4e      	cmp	r3, #78	; 0x4e
 8000f7e:	d032      	beq.n	8000fe6 <Set_Location+0x3de>
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <Set_Location+0x3c8>)
 8000f82:	791b      	ldrb	r3, [r3, #4]
 8000f84:	2b53      	cmp	r3, #83	; 0x53
 8000f86:	e025      	b.n	8000fd4 <Set_Location+0x3cc>
 8000f88:	9999999a 	.word	0x9999999a
 8000f8c:	3fb99999 	.word	0x3fb99999
 8000f90:	47ae147b 	.word	0x47ae147b
 8000f94:	3f847ae1 	.word	0x3f847ae1
 8000f98:	d2f1a9fc 	.word	0xd2f1a9fc
 8000f9c:	3f50624d 	.word	0x3f50624d
 8000fa0:	eb1c432d 	.word	0xeb1c432d
 8000fa4:	3f1a36e2 	.word	0x3f1a36e2
 8000fa8:	88e368f1 	.word	0x88e368f1
 8000fac:	3ee4f8b5 	.word	0x3ee4f8b5
 8000fb0:	a0b5ed8d 	.word	0xa0b5ed8d
 8000fb4:	3eb0c6f7 	.word	0x3eb0c6f7
 8000fb8:	9abcaf48 	.word	0x9abcaf48
 8000fbc:	3e7ad7f2 	.word	0x3e7ad7f2
 8000fc0:	e2308c3a 	.word	0xe2308c3a
 8000fc4:	3e45798e 	.word	0x3e45798e
 8000fc8:	20000339 	.word	0x20000339
 8000fcc:	200002d4 	.word	0x200002d4
 8000fd0:	2000034c 	.word	0x2000034c
 8000fd4:	d103      	bne.n	8000fde <Set_Location+0x3d6>
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <Set_Location+0x3f8>)
 8000fd8:	7b1b      	ldrb	r3, [r3, #12]
 8000fda:	2b45      	cmp	r3, #69	; 0x45
 8000fdc:	d003      	beq.n	8000fe6 <Set_Location+0x3de>
 8000fde:	4b08      	ldr	r3, [pc, #32]	; (8001000 <Set_Location+0x3f8>)
 8000fe0:	7b1b      	ldrb	r3, [r3, #12]
 8000fe2:	2b57      	cmp	r3, #87	; 0x57
 8000fe4:	d103      	bne.n	8000fee <Set_Location+0x3e6>
	{
		GPS_Connection_Stat = true;
 8000fe6:	4b07      	ldr	r3, [pc, #28]	; (8001004 <Set_Location+0x3fc>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	701a      	strb	r2, [r3, #0]
 8000fec:	e003      	b.n	8000ff6 <Set_Location+0x3ee>
	}
	else GPS_Connection_Stat = false;
 8000fee:	4b05      	ldr	r3, [pc, #20]	; (8001004 <Set_Location+0x3fc>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
}
 8000ff4:	bf00      	nop
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bdb0      	pop	{r4, r5, r7, pc}
 8000ffe:	bf00      	nop
 8001000:	2000034c 	.word	0x2000034c
 8001004:	20000338 	.word	0x20000338

08001008 <Get_GGA>:
	Reorder_data(Sp_finder(GPRMC),GPRMC);

}

void Get_GGA()//GLOBAL POSITIONING SYSTEM FIX DATA
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	//HAL_UART_Receive(&huart2,(uint8_t*)Buffer,500, 1000);
	memcpy(Buffer2,Buffer,500);
 800100c:	4a09      	ldr	r2, [pc, #36]	; (8001034 <Get_GGA+0x2c>)
 800100e:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <Get_GGA+0x30>)
 8001010:	4610      	mov	r0, r2
 8001012:	4619      	mov	r1, r3
 8001014:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001018:	461a      	mov	r2, r3
 800101a:	f004 fa46 	bl	80054aa <memcpy>
	Reorder_data(Sp_finder(GPGGA),GPGGA);
 800101e:	2002      	movs	r0, #2
 8001020:	f000 f80c 	bl	800103c <Sp_finder>
 8001024:	4603      	mov	r3, r0
 8001026:	2102      	movs	r1, #2
 8001028:	4618      	mov	r0, r3
 800102a:	f000 f895 	bl	8001158 <Reorder_data>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	2000068c 	.word	0x2000068c
 8001038:	20000498 	.word	0x20000498

0800103c <Sp_finder>:

uint16_t Sp_finder(uint8_t s_case)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	71fb      	strb	r3, [r7, #7]

	switch(s_case)
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	2b05      	cmp	r3, #5
 800104a:	d87b      	bhi.n	8001144 <Sp_finder+0x108>
 800104c:	a201      	add	r2, pc, #4	; (adr r2, 8001054 <Sp_finder+0x18>)
 800104e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001052:	bf00      	nop
 8001054:	0800106d 	.word	0x0800106d
 8001058:	08001145 	.word	0x08001145
 800105c:	080010d9 	.word	0x080010d9
 8001060:	08001145 	.word	0x08001145
 8001064:	08001145 	.word	0x08001145
 8001068:	08001145 	.word	0x08001145
	{

		case 0:  //GPRMC
			for(int i=0;i<500;i++)
 800106c:	2300      	movs	r3, #0
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	e02d      	b.n	80010ce <Sp_finder+0x92>
			{
				if(Buffer2[i]== '$')
 8001072:	4a37      	ldr	r2, [pc, #220]	; (8001150 <Sp_finder+0x114>)
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4413      	add	r3, r2
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b24      	cmp	r3, #36	; 0x24
 800107c:	d124      	bne.n	80010c8 <Sp_finder+0x8c>
				{
					if(Buffer2[i+1]== 'G')
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	3301      	adds	r3, #1
 8001082:	4a33      	ldr	r2, [pc, #204]	; (8001150 <Sp_finder+0x114>)
 8001084:	5cd3      	ldrb	r3, [r2, r3]
 8001086:	2b47      	cmp	r3, #71	; 0x47
 8001088:	d11e      	bne.n	80010c8 <Sp_finder+0x8c>
					{
						if(Buffer2[i+2]== 'P')
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	3302      	adds	r3, #2
 800108e:	4a30      	ldr	r2, [pc, #192]	; (8001150 <Sp_finder+0x114>)
 8001090:	5cd3      	ldrb	r3, [r2, r3]
 8001092:	2b50      	cmp	r3, #80	; 0x50
 8001094:	d118      	bne.n	80010c8 <Sp_finder+0x8c>
						{
							if(Buffer2[i+3]== 'R')
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	3303      	adds	r3, #3
 800109a:	4a2d      	ldr	r2, [pc, #180]	; (8001150 <Sp_finder+0x114>)
 800109c:	5cd3      	ldrb	r3, [r2, r3]
 800109e:	2b52      	cmp	r3, #82	; 0x52
 80010a0:	d112      	bne.n	80010c8 <Sp_finder+0x8c>
							{
								if(Buffer2[i+4]== 'M')
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	3304      	adds	r3, #4
 80010a6:	4a2a      	ldr	r2, [pc, #168]	; (8001150 <Sp_finder+0x114>)
 80010a8:	5cd3      	ldrb	r3, [r2, r3]
 80010aa:	2b4d      	cmp	r3, #77	; 0x4d
 80010ac:	d10c      	bne.n	80010c8 <Sp_finder+0x8c>
								{
									if(Buffer2[i+5]== 'C')
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	3305      	adds	r3, #5
 80010b2:	4a27      	ldr	r2, [pc, #156]	; (8001150 <Sp_finder+0x114>)
 80010b4:	5cd3      	ldrb	r3, [r2, r3]
 80010b6:	2b43      	cmp	r3, #67	; 0x43
 80010b8:	d106      	bne.n	80010c8 <Sp_finder+0x8c>
									{
										Strting_point=i;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	b29a      	uxth	r2, r3
 80010be:	4b25      	ldr	r3, [pc, #148]	; (8001154 <Sp_finder+0x118>)
 80010c0:	801a      	strh	r2, [r3, #0]
										return (uint16_t)i;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	e03e      	b.n	8001146 <Sp_finder+0x10a>
			for(int i=0;i<500;i++)
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	3301      	adds	r3, #1
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80010d4:	dbcd      	blt.n	8001072 <Sp_finder+0x36>
							}
						}
					}
				}
			}
			break;
 80010d6:	e036      	b.n	8001146 <Sp_finder+0x10a>

			return;
			break;

		case 2://GPGGA
			for(int i=0;i<500;i++)
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	e02d      	b.n	800113a <Sp_finder+0xfe>
			{
				if(Buffer2[i]== '$')
 80010de:	4a1c      	ldr	r2, [pc, #112]	; (8001150 <Sp_finder+0x114>)
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	4413      	add	r3, r2
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b24      	cmp	r3, #36	; 0x24
 80010e8:	d124      	bne.n	8001134 <Sp_finder+0xf8>
				{
					if(Buffer2[i+1]== 'G')
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	3301      	adds	r3, #1
 80010ee:	4a18      	ldr	r2, [pc, #96]	; (8001150 <Sp_finder+0x114>)
 80010f0:	5cd3      	ldrb	r3, [r2, r3]
 80010f2:	2b47      	cmp	r3, #71	; 0x47
 80010f4:	d11e      	bne.n	8001134 <Sp_finder+0xf8>
					{
						if(Buffer2[i+2]== 'P')
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	3302      	adds	r3, #2
 80010fa:	4a15      	ldr	r2, [pc, #84]	; (8001150 <Sp_finder+0x114>)
 80010fc:	5cd3      	ldrb	r3, [r2, r3]
 80010fe:	2b50      	cmp	r3, #80	; 0x50
 8001100:	d118      	bne.n	8001134 <Sp_finder+0xf8>
						{
							if(Buffer2[i+3]== 'G')
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	3303      	adds	r3, #3
 8001106:	4a12      	ldr	r2, [pc, #72]	; (8001150 <Sp_finder+0x114>)
 8001108:	5cd3      	ldrb	r3, [r2, r3]
 800110a:	2b47      	cmp	r3, #71	; 0x47
 800110c:	d112      	bne.n	8001134 <Sp_finder+0xf8>
							{
								if(Buffer2[i+4]== 'G')
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	3304      	adds	r3, #4
 8001112:	4a0f      	ldr	r2, [pc, #60]	; (8001150 <Sp_finder+0x114>)
 8001114:	5cd3      	ldrb	r3, [r2, r3]
 8001116:	2b47      	cmp	r3, #71	; 0x47
 8001118:	d10c      	bne.n	8001134 <Sp_finder+0xf8>
								{
									if(Buffer2[i+5]== 'A')
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	3305      	adds	r3, #5
 800111e:	4a0c      	ldr	r2, [pc, #48]	; (8001150 <Sp_finder+0x114>)
 8001120:	5cd3      	ldrb	r3, [r2, r3]
 8001122:	2b41      	cmp	r3, #65	; 0x41
 8001124:	d106      	bne.n	8001134 <Sp_finder+0xf8>
									{
										Strting_point=i;
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	b29a      	uxth	r2, r3
 800112a:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <Sp_finder+0x118>)
 800112c:	801a      	strh	r2, [r3, #0]
										return (uint16_t)i;
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	b29b      	uxth	r3, r3
 8001132:	e008      	b.n	8001146 <Sp_finder+0x10a>
			for(int i=0;i<500;i++)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	3301      	adds	r3, #1
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001140:	dbcd      	blt.n	80010de <Sp_finder+0xa2>
							}
						}
					}
				}
			}
			return;
 8001142:	e000      	b.n	8001146 <Sp_finder+0x10a>

			return;
			break;

		default:
			return;
 8001144:	bf00      	nop
			break;

	}

}
 8001146:	4618      	mov	r0, r3
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr
 8001150:	2000068c 	.word	0x2000068c
 8001154:	2000035c 	.word	0x2000035c

08001158 <Reorder_data>:

void Reorder_data(uint16_t sp,uint8_t s_case)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	460a      	mov	r2, r1
 8001162:	80fb      	strh	r3, [r7, #6]
 8001164:	4613      	mov	r3, r2
 8001166:	717b      	strb	r3, [r7, #5]

	uint16_t syc=0;
 8001168:	2300      	movs	r3, #0
 800116a:	81fb      	strh	r3, [r7, #14]
	while(Buffer2[sp]!='\r'&& Buffer2[sp+1]!='\n')
 800116c:	e027      	b.n	80011be <Reorder_data+0x66>
	{

		syc++;
 800116e:	89fb      	ldrh	r3, [r7, #14]
 8001170:	3301      	adds	r3, #1
 8001172:	81fb      	strh	r3, [r7, #14]
		sp++;
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	3301      	adds	r3, #1
 8001178:	80fb      	strh	r3, [r7, #6]

		switch(s_case)
 800117a:	797b      	ldrb	r3, [r7, #5]
 800117c:	2b05      	cmp	r3, #5
 800117e:	d81d      	bhi.n	80011bc <Reorder_data+0x64>
 8001180:	a201      	add	r2, pc, #4	; (adr r2, 8001188 <Reorder_data+0x30>)
 8001182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001186:	bf00      	nop
 8001188:	080011a1 	.word	0x080011a1
 800118c:	080011bf 	.word	0x080011bf
 8001190:	080011af 	.word	0x080011af
 8001194:	080011bf 	.word	0x080011bf
 8001198:	080011bf 	.word	0x080011bf
 800119c:	080011bf 	.word	0x080011bf
		{

			case 0:
				GPRMC_Data[syc]=Buffer2[sp];
 80011a0:	88fa      	ldrh	r2, [r7, #6]
 80011a2:	89fb      	ldrh	r3, [r7, #14]
 80011a4:	490e      	ldr	r1, [pc, #56]	; (80011e0 <Reorder_data+0x88>)
 80011a6:	5c89      	ldrb	r1, [r1, r2]
 80011a8:	4a0e      	ldr	r2, [pc, #56]	; (80011e4 <Reorder_data+0x8c>)
 80011aa:	54d1      	strb	r1, [r2, r3]
				break;
 80011ac:	e007      	b.n	80011be <Reorder_data+0x66>


				break;

			case 2:
				GPGGA_Data[syc]=Buffer2[sp];
 80011ae:	88fa      	ldrh	r2, [r7, #6]
 80011b0:	89fb      	ldrh	r3, [r7, #14]
 80011b2:	490b      	ldr	r1, [pc, #44]	; (80011e0 <Reorder_data+0x88>)
 80011b4:	5c89      	ldrb	r1, [r1, r2]
 80011b6:	4a0c      	ldr	r2, [pc, #48]	; (80011e8 <Reorder_data+0x90>)
 80011b8:	54d1      	strb	r1, [r2, r3]

				break;
 80011ba:	e000      	b.n	80011be <Reorder_data+0x66>

				break;

			default:

				break;
 80011bc:	bf00      	nop
	while(Buffer2[sp]!='\r'&& Buffer2[sp+1]!='\n')
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	4a07      	ldr	r2, [pc, #28]	; (80011e0 <Reorder_data+0x88>)
 80011c2:	5cd3      	ldrb	r3, [r2, r3]
 80011c4:	2b0d      	cmp	r3, #13
 80011c6:	d005      	beq.n	80011d4 <Reorder_data+0x7c>
 80011c8:	88fb      	ldrh	r3, [r7, #6]
 80011ca:	3301      	adds	r3, #1
 80011cc:	4a04      	ldr	r2, [pc, #16]	; (80011e0 <Reorder_data+0x88>)
 80011ce:	5cd3      	ldrb	r3, [r2, r3]
 80011d0:	2b0a      	cmp	r3, #10
 80011d2:	d1cc      	bne.n	800116e <Reorder_data+0x16>

		}

	}
}
 80011d4:	bf00      	nop
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	2000068c 	.word	0x2000068c
 80011e4:	20000270 	.word	0x20000270
 80011e8:	200002d4 	.word	0x200002d4

080011ec <SIM800_Init>:
;
//------------------------


void SIM800_Init()//HER BİR KOMUT İÇİN KONTROL MEKANİZMASI EKLENECEK
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSHUT --
 80011f0:	4876      	ldr	r0, [pc, #472]	; (80013cc <SIM800_Init+0x1e0>)
 80011f2:	f7fe ffad 	bl	8000150 <strlen>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	2100      	movs	r1, #0
 80011fc:	4873      	ldr	r0, [pc, #460]	; (80013cc <SIM800_Init+0x1e0>)
 80011fe:	f004 f8c6 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command5,strlen(Command5),1000);
 8001202:	4873      	ldr	r0, [pc, #460]	; (80013d0 <SIM800_Init+0x1e4>)
 8001204:	f7fe ffa4 	bl	8000150 <strlen>
 8001208:	4603      	mov	r3, r0
 800120a:	b29a      	uxth	r2, r3
 800120c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001210:	496f      	ldr	r1, [pc, #444]	; (80013d0 <SIM800_Init+0x1e4>)
 8001212:	4870      	ldr	r0, [pc, #448]	; (80013d4 <SIM800_Init+0x1e8>)
 8001214:	f002 fb42 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 8001218:	f240 20ee 	movw	r0, #750	; 0x2ee
 800121c:	f000 fd56 	bl	8001ccc <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT -- iletişim var
 8001220:	486a      	ldr	r0, [pc, #424]	; (80013cc <SIM800_Init+0x1e0>)
 8001222:	f7fe ff95 	bl	8000150 <strlen>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	2100      	movs	r1, #0
 800122c:	4867      	ldr	r0, [pc, #412]	; (80013cc <SIM800_Init+0x1e0>)
 800122e:	f004 f8ae 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command1,strlen(Command1),100);
 8001232:	4869      	ldr	r0, [pc, #420]	; (80013d8 <SIM800_Init+0x1ec>)
 8001234:	f7fe ff8c 	bl	8000150 <strlen>
 8001238:	4603      	mov	r3, r0
 800123a:	b29a      	uxth	r2, r3
 800123c:	2364      	movs	r3, #100	; 0x64
 800123e:	4966      	ldr	r1, [pc, #408]	; (80013d8 <SIM800_Init+0x1ec>)
 8001240:	4864      	ldr	r0, [pc, #400]	; (80013d4 <SIM800_Init+0x1e8>)
 8001242:	f002 fb2b 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 8001246:	f240 20ee 	movw	r0, #750	; 0x2ee
 800124a:	f000 fd3f 	bl	8001ccc <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CPIN? -- ready ise pin kodu istemiyor
 800124e:	485f      	ldr	r0, [pc, #380]	; (80013cc <SIM800_Init+0x1e0>)
 8001250:	f7fe ff7e 	bl	8000150 <strlen>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	2100      	movs	r1, #0
 800125a:	485c      	ldr	r0, [pc, #368]	; (80013cc <SIM800_Init+0x1e0>)
 800125c:	f004 f897 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command2,strlen(Command2),100);
 8001260:	485e      	ldr	r0, [pc, #376]	; (80013dc <SIM800_Init+0x1f0>)
 8001262:	f7fe ff75 	bl	8000150 <strlen>
 8001266:	4603      	mov	r3, r0
 8001268:	b29a      	uxth	r2, r3
 800126a:	2364      	movs	r3, #100	; 0x64
 800126c:	495b      	ldr	r1, [pc, #364]	; (80013dc <SIM800_Init+0x1f0>)
 800126e:	4859      	ldr	r0, [pc, #356]	; (80013d4 <SIM800_Init+0x1e8>)
 8001270:	f002 fb14 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 8001274:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001278:	f000 fd28 	bl	8001ccc <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CREG? --Ağ kayıtlı mı
 800127c:	4853      	ldr	r0, [pc, #332]	; (80013cc <SIM800_Init+0x1e0>)
 800127e:	f7fe ff67 	bl	8000150 <strlen>
 8001282:	4603      	mov	r3, r0
 8001284:	461a      	mov	r2, r3
 8001286:	2100      	movs	r1, #0
 8001288:	4850      	ldr	r0, [pc, #320]	; (80013cc <SIM800_Init+0x1e0>)
 800128a:	f004 f880 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command3,strlen(Command3),100);
 800128e:	4854      	ldr	r0, [pc, #336]	; (80013e0 <SIM800_Init+0x1f4>)
 8001290:	f7fe ff5e 	bl	8000150 <strlen>
 8001294:	4603      	mov	r3, r0
 8001296:	b29a      	uxth	r2, r3
 8001298:	2364      	movs	r3, #100	; 0x64
 800129a:	4951      	ldr	r1, [pc, #324]	; (80013e0 <SIM800_Init+0x1f4>)
 800129c:	484d      	ldr	r0, [pc, #308]	; (80013d4 <SIM800_Init+0x1e8>)
 800129e:	f002 fafd 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 80012a2:	f240 20ee 	movw	r0, #750	; 0x2ee
 80012a6:	f000 fd11 	bl	8001ccc <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CGATT? --internet bağlası (GPRS) var mı yok mu?
 80012aa:	4848      	ldr	r0, [pc, #288]	; (80013cc <SIM800_Init+0x1e0>)
 80012ac:	f7fe ff50 	bl	8000150 <strlen>
 80012b0:	4603      	mov	r3, r0
 80012b2:	461a      	mov	r2, r3
 80012b4:	2100      	movs	r1, #0
 80012b6:	4845      	ldr	r0, [pc, #276]	; (80013cc <SIM800_Init+0x1e0>)
 80012b8:	f004 f869 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command4,strlen(Command4),1000);
 80012bc:	4849      	ldr	r0, [pc, #292]	; (80013e4 <SIM800_Init+0x1f8>)
 80012be:	f7fe ff47 	bl	8000150 <strlen>
 80012c2:	4603      	mov	r3, r0
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ca:	4946      	ldr	r1, [pc, #280]	; (80013e4 <SIM800_Init+0x1f8>)
 80012cc:	4841      	ldr	r0, [pc, #260]	; (80013d4 <SIM800_Init+0x1e8>)
 80012ce:	f002 fae5 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 80012d2:	f240 20ee 	movw	r0, #750	; 0x2ee
 80012d6:	f000 fcf9 	bl	8001ccc <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSHUT --
 80012da:	483c      	ldr	r0, [pc, #240]	; (80013cc <SIM800_Init+0x1e0>)
 80012dc:	f7fe ff38 	bl	8000150 <strlen>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	2100      	movs	r1, #0
 80012e6:	4839      	ldr	r0, [pc, #228]	; (80013cc <SIM800_Init+0x1e0>)
 80012e8:	f004 f851 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command5,strlen(Command5),1000);
 80012ec:	4838      	ldr	r0, [pc, #224]	; (80013d0 <SIM800_Init+0x1e4>)
 80012ee:	f7fe ff2f 	bl	8000150 <strlen>
 80012f2:	4603      	mov	r3, r0
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012fa:	4935      	ldr	r1, [pc, #212]	; (80013d0 <SIM800_Init+0x1e4>)
 80012fc:	4835      	ldr	r0, [pc, #212]	; (80013d4 <SIM800_Init+0x1e8>)
 80012fe:	f002 facd 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 8001302:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001306:	f000 fce1 	bl	8001ccc <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPSTATUS
 800130a:	4830      	ldr	r0, [pc, #192]	; (80013cc <SIM800_Init+0x1e0>)
 800130c:	f7fe ff20 	bl	8000150 <strlen>
 8001310:	4603      	mov	r3, r0
 8001312:	461a      	mov	r2, r3
 8001314:	2100      	movs	r1, #0
 8001316:	482d      	ldr	r0, [pc, #180]	; (80013cc <SIM800_Init+0x1e0>)
 8001318:	f004 f839 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command6,strlen(Command6),1000);
 800131c:	4832      	ldr	r0, [pc, #200]	; (80013e8 <SIM800_Init+0x1fc>)
 800131e:	f7fe ff17 	bl	8000150 <strlen>
 8001322:	4603      	mov	r3, r0
 8001324:	b29a      	uxth	r2, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	492f      	ldr	r1, [pc, #188]	; (80013e8 <SIM800_Init+0x1fc>)
 800132c:	4829      	ldr	r0, [pc, #164]	; (80013d4 <SIM800_Init+0x1e8>)
 800132e:	f002 fab5 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 8001332:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001336:	f000 fcc9 	bl	8001ccc <HAL_Delay>


	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIPMUX=0 --çoklu bağlantı modu devre dışı
 800133a:	4824      	ldr	r0, [pc, #144]	; (80013cc <SIM800_Init+0x1e0>)
 800133c:	f7fe ff08 	bl	8000150 <strlen>
 8001340:	4603      	mov	r3, r0
 8001342:	461a      	mov	r2, r3
 8001344:	2100      	movs	r1, #0
 8001346:	4821      	ldr	r0, [pc, #132]	; (80013cc <SIM800_Init+0x1e0>)
 8001348:	f004 f821 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command7,strlen(Command7),100);
 800134c:	4827      	ldr	r0, [pc, #156]	; (80013ec <SIM800_Init+0x200>)
 800134e:	f7fe feff 	bl	8000150 <strlen>
 8001352:	4603      	mov	r3, r0
 8001354:	b29a      	uxth	r2, r3
 8001356:	2364      	movs	r3, #100	; 0x64
 8001358:	4924      	ldr	r1, [pc, #144]	; (80013ec <SIM800_Init+0x200>)
 800135a:	481e      	ldr	r0, [pc, #120]	; (80013d4 <SIM800_Init+0x1e8>)
 800135c:	f002 fa9e 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 8001360:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001364:	f000 fcb2 	bl	8001ccc <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CSTT=\"internet\" -- vodafone apn ayarı
 8001368:	4818      	ldr	r0, [pc, #96]	; (80013cc <SIM800_Init+0x1e0>)
 800136a:	f7fe fef1 	bl	8000150 <strlen>
 800136e:	4603      	mov	r3, r0
 8001370:	461a      	mov	r2, r3
 8001372:	2100      	movs	r1, #0
 8001374:	4815      	ldr	r0, [pc, #84]	; (80013cc <SIM800_Init+0x1e0>)
 8001376:	f004 f80a 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command8,strlen(Command8),1000);
 800137a:	481d      	ldr	r0, [pc, #116]	; (80013f0 <SIM800_Init+0x204>)
 800137c:	f7fe fee8 	bl	8000150 <strlen>
 8001380:	4603      	mov	r3, r0
 8001382:	b29a      	uxth	r2, r3
 8001384:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001388:	4919      	ldr	r1, [pc, #100]	; (80013f0 <SIM800_Init+0x204>)
 800138a:	4812      	ldr	r0, [pc, #72]	; (80013d4 <SIM800_Init+0x1e8>)
 800138c:	f002 fa86 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 8001390:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001394:	f000 fc9a 	bl	8001ccc <HAL_Delay>

	memset(RxBuffer,0,sizeof(char)*strlen(RxBuffer));//AT+CIICR -- GPRS Bağlantısı kurulmaya çalışılır.Başaralı bir şekilde kurulduğunda modül IP adresi alır.
 8001398:	480c      	ldr	r0, [pc, #48]	; (80013cc <SIM800_Init+0x1e0>)
 800139a:	f7fe fed9 	bl	8000150 <strlen>
 800139e:	4603      	mov	r3, r0
 80013a0:	461a      	mov	r2, r3
 80013a2:	2100      	movs	r1, #0
 80013a4:	4809      	ldr	r0, [pc, #36]	; (80013cc <SIM800_Init+0x1e0>)
 80013a6:	f003 fff2 	bl	800538e <memset>
	HAL_UART_Transmit(&huart1,(uint8_t*)Command9,strlen(Command9),1000);
 80013aa:	4812      	ldr	r0, [pc, #72]	; (80013f4 <SIM800_Init+0x208>)
 80013ac:	f7fe fed0 	bl	8000150 <strlen>
 80013b0:	4603      	mov	r3, r0
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013b8:	490e      	ldr	r1, [pc, #56]	; (80013f4 <SIM800_Init+0x208>)
 80013ba:	4806      	ldr	r0, [pc, #24]	; (80013d4 <SIM800_Init+0x1e8>)
 80013bc:	f002 fa6e 	bl	800389c <HAL_UART_Transmit>
	HAL_Delay(750);
 80013c0:	f240 20ee 	movw	r0, #750	; 0x2ee
 80013c4:	f000 fc82 	bl	8001ccc <HAL_Delay>




}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	2000047c 	.word	0x2000047c
 80013d0:	2000002c 	.word	0x2000002c
 80013d4:	200003a8 	.word	0x200003a8
 80013d8:	20000000 	.word	0x20000000
 80013dc:	20000008 	.word	0x20000008
 80013e0:	20000014 	.word	0x20000014
 80013e4:	20000020 	.word	0x20000020
 80013e8:	2000003c 	.word	0x2000003c
 80013ec:	2000004c 	.word	0x2000004c
 80013f0:	2000005c 	.word	0x2000005c
 80013f4:	20000074 	.word	0x20000074

080013f8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	//if(htim->Instance == htim1.Instance)
	if(htim == &htim1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a0e      	ldr	r2, [pc, #56]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d115      	bne.n	8001434 <HAL_TIM_PeriodElapsedCallback+0x3c>
	{
		HAL_GPIO_TogglePin(Blink_GPIO_Port,Blink_Pin);
 8001408:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140c:	480c      	ldr	r0, [pc, #48]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800140e:	f001 f9cd 	bl	80027ac <HAL_GPIO_TogglePin>



		tim_cntr++;
 8001412:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	3301      	adds	r3, #1
 8001418:	b2da      	uxtb	r2, r3
 800141a:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800141c:	701a      	strb	r2, [r3, #0]
		if(tim_cntr==3)
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b03      	cmp	r3, #3
 8001424:	d106      	bne.n	8001434 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			Set_Time();
 8001426:	f7ff fb7f 	bl	8000b28 <Set_Time>
			Set_Location();
 800142a:	f7ff fbed 	bl	8000c08 <Set_Location>
			tim_cntr=0;
 800142e:	4b05      	ldr	r3, [pc, #20]	; (8001444 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000360 	.word	0x20000360
 8001440:	40011000 	.word	0x40011000
 8001444:	20000880 	.word	0x20000880

08001448 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
	{

	}
	HAL_UART_Receive_IT(&huart1, RxBuffer,20);
 8001450:	2214      	movs	r2, #20
 8001452:	4904      	ldr	r1, [pc, #16]	; (8001464 <HAL_UART_RxCpltCallback+0x1c>)
 8001454:	4804      	ldr	r0, [pc, #16]	; (8001468 <HAL_UART_RxCpltCallback+0x20>)
 8001456:	f002 faa4 	bl	80039a2 <HAL_UART_Receive_IT>

}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	2000047c 	.word	0x2000047c
 8001468:	200003a8 	.word	0x200003a8

0800146c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001470:	f000 fbca 	bl	8001c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001474:	f000 f82a 	bl	80014cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001478:	f000 f932 	bl	80016e0 <MX_GPIO_Init>
  MX_DMA_Init();
 800147c:	f000 f912 	bl	80016a4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001480:	f000 f8bc 	bl	80015fc <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001484:	f000 f868 	bl	8001558 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001488:	f000 f8e2 	bl	8001650 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  SIM800_Init();
 800148c:	f7ff feae 	bl	80011ec <SIM800_Init>

  HAL_UART_Receive_DMA(&huart2, Buffer, 500);
 8001490:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001494:	4908      	ldr	r1, [pc, #32]	; (80014b8 <main+0x4c>)
 8001496:	4809      	ldr	r0, [pc, #36]	; (80014bc <main+0x50>)
 8001498:	f002 faa8 	bl	80039ec <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart1, RxBuffer,20);
 800149c:	2214      	movs	r2, #20
 800149e:	4908      	ldr	r1, [pc, #32]	; (80014c0 <main+0x54>)
 80014a0:	4808      	ldr	r0, [pc, #32]	; (80014c4 <main+0x58>)
 80014a2:	f002 fa7e 	bl	80039a2 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 80014a6:	4808      	ldr	r0, [pc, #32]	; (80014c8 <main+0x5c>)
 80014a8:	f001 fdfa 	bl	80030a0 <HAL_TIM_Base_Start_IT>

    /* USER CODE BEGIN 3 */

	  //HAL_GPIO_TogglePin(Blink_GPIO_Port,Blink_Pin);

      HAL_Delay(2000);
 80014ac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014b0:	f000 fc0c 	bl	8001ccc <HAL_Delay>
 80014b4:	e7fa      	b.n	80014ac <main+0x40>
 80014b6:	bf00      	nop
 80014b8:	20000498 	.word	0x20000498
 80014bc:	200003f0 	.word	0x200003f0
 80014c0:	2000047c 	.word	0x2000047c
 80014c4:	200003a8 	.word	0x200003a8
 80014c8:	20000360 	.word	0x20000360

080014cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b090      	sub	sp, #64	; 0x40
 80014d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d2:	f107 0318 	add.w	r3, r7, #24
 80014d6:	2228      	movs	r2, #40	; 0x28
 80014d8:	2100      	movs	r1, #0
 80014da:	4618      	mov	r0, r3
 80014dc:	f003 ff57 	bl	800538e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e0:	1d3b      	adds	r3, r7, #4
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014ee:	2301      	movs	r3, #1
 80014f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014fc:	2301      	movs	r3, #1
 80014fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001500:	2302      	movs	r3, #2
 8001502:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001504:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001508:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800150a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800150e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001510:	f107 0318 	add.w	r3, r7, #24
 8001514:	4618      	mov	r0, r3
 8001516:	f001 f963 	bl	80027e0 <HAL_RCC_OscConfig>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001520:	f000 f92a 	bl	8001778 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001524:	230f      	movs	r3, #15
 8001526:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001528:	2302      	movs	r3, #2
 800152a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152c:	2300      	movs	r3, #0
 800152e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001534:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	2102      	movs	r1, #2
 800153e:	4618      	mov	r0, r3
 8001540:	f001 fbd0 	bl	8002ce4 <HAL_RCC_ClockConfig>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800154a:	f000 f915 	bl	8001778 <Error_Handler>
  }
}
 800154e:	bf00      	nop
 8001550:	3740      	adds	r7, #64	; 0x40
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
	...

08001558 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800156c:	463b      	mov	r3, r7
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001574:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <MX_TIM1_Init+0x9c>)
 8001576:	4a20      	ldr	r2, [pc, #128]	; (80015f8 <MX_TIM1_Init+0xa0>)
 8001578:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 800157a:	4b1e      	ldr	r3, [pc, #120]	; (80015f4 <MX_TIM1_Init+0x9c>)
 800157c:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001580:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001582:	4b1c      	ldr	r3, [pc, #112]	; (80015f4 <MX_TIM1_Init+0x9c>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001588:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <MX_TIM1_Init+0x9c>)
 800158a:	f242 720f 	movw	r2, #9999	; 0x270f
 800158e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001590:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <MX_TIM1_Init+0x9c>)
 8001592:	2200      	movs	r2, #0
 8001594:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001596:	4b17      	ldr	r3, [pc, #92]	; (80015f4 <MX_TIM1_Init+0x9c>)
 8001598:	2200      	movs	r2, #0
 800159a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159c:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <MX_TIM1_Init+0x9c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015a2:	4814      	ldr	r0, [pc, #80]	; (80015f4 <MX_TIM1_Init+0x9c>)
 80015a4:	f001 fd2c 	bl	8003000 <HAL_TIM_Base_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80015ae:	f000 f8e3 	bl	8001778 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015b8:	f107 0308 	add.w	r3, r7, #8
 80015bc:	4619      	mov	r1, r3
 80015be:	480d      	ldr	r0, [pc, #52]	; (80015f4 <MX_TIM1_Init+0x9c>)
 80015c0:	f001 fec8 	bl	8003354 <HAL_TIM_ConfigClockSource>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80015ca:	f000 f8d5 	bl	8001778 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ce:	2300      	movs	r3, #0
 80015d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015d6:	463b      	mov	r3, r7
 80015d8:	4619      	mov	r1, r3
 80015da:	4806      	ldr	r0, [pc, #24]	; (80015f4 <MX_TIM1_Init+0x9c>)
 80015dc:	f002 f89e 	bl	800371c <HAL_TIMEx_MasterConfigSynchronization>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80015e6:	f000 f8c7 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	3718      	adds	r7, #24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000360 	.word	0x20000360
 80015f8:	40012c00 	.word	0x40012c00

080015fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001600:	4b11      	ldr	r3, [pc, #68]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 8001602:	4a12      	ldr	r2, [pc, #72]	; (800164c <MX_USART1_UART_Init+0x50>)
 8001604:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001606:	4b10      	ldr	r3, [pc, #64]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 8001608:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800160c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800160e:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800161a:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001620:	4b09      	ldr	r3, [pc, #36]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 8001622:	220c      	movs	r2, #12
 8001624:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001626:	4b08      	ldr	r3, [pc, #32]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800162c:	4b06      	ldr	r3, [pc, #24]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 800162e:	2200      	movs	r2, #0
 8001630:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001632:	4805      	ldr	r0, [pc, #20]	; (8001648 <MX_USART1_UART_Init+0x4c>)
 8001634:	f002 f8e2 	bl	80037fc <HAL_UART_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800163e:	f000 f89b 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200003a8 	.word	0x200003a8
 800164c:	40013800 	.word	0x40013800

08001650 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001654:	4b11      	ldr	r3, [pc, #68]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001656:	4a12      	ldr	r2, [pc, #72]	; (80016a0 <MX_USART2_UART_Init+0x50>)
 8001658:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800165a:	4b10      	ldr	r3, [pc, #64]	; (800169c <MX_USART2_UART_Init+0x4c>)
 800165c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001660:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001668:	4b0c      	ldr	r3, [pc, #48]	; (800169c <MX_USART2_UART_Init+0x4c>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800166e:	4b0b      	ldr	r3, [pc, #44]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001674:	4b09      	ldr	r3, [pc, #36]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001676:	220c      	movs	r2, #12
 8001678:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167a:	4b08      	ldr	r3, [pc, #32]	; (800169c <MX_USART2_UART_Init+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001682:	2200      	movs	r2, #0
 8001684:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001688:	f002 f8b8 	bl	80037fc <HAL_UART_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001692:	f000 f871 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200003f0 	.word	0x200003f0
 80016a0:	40004400 	.word	0x40004400

080016a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016aa:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <MX_DMA_Init+0x38>)
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	4a0b      	ldr	r2, [pc, #44]	; (80016dc <MX_DMA_Init+0x38>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6153      	str	r3, [r2, #20]
 80016b6:	4b09      	ldr	r3, [pc, #36]	; (80016dc <MX_DMA_Init+0x38>)
 80016b8:	695b      	ldr	r3, [r3, #20]
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2100      	movs	r1, #0
 80016c6:	2010      	movs	r0, #16
 80016c8:	f000 fbfb 	bl	8001ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80016cc:	2010      	movs	r0, #16
 80016ce:	f000 fc14 	bl	8001efa <HAL_NVIC_EnableIRQ>

}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40021000 	.word	0x40021000

080016e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b088      	sub	sp, #32
 80016e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e6:	f107 0310 	add.w	r3, r7, #16
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f4:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <MX_GPIO_Init+0x90>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	4a1d      	ldr	r2, [pc, #116]	; (8001770 <MX_GPIO_Init+0x90>)
 80016fa:	f043 0310 	orr.w	r3, r3, #16
 80016fe:	6193      	str	r3, [r2, #24]
 8001700:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <MX_GPIO_Init+0x90>)
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	f003 0310 	and.w	r3, r3, #16
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800170c:	4b18      	ldr	r3, [pc, #96]	; (8001770 <MX_GPIO_Init+0x90>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	4a17      	ldr	r2, [pc, #92]	; (8001770 <MX_GPIO_Init+0x90>)
 8001712:	f043 0320 	orr.w	r3, r3, #32
 8001716:	6193      	str	r3, [r2, #24]
 8001718:	4b15      	ldr	r3, [pc, #84]	; (8001770 <MX_GPIO_Init+0x90>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	f003 0320 	and.w	r3, r3, #32
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <MX_GPIO_Init+0x90>)
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	4a11      	ldr	r2, [pc, #68]	; (8001770 <MX_GPIO_Init+0x90>)
 800172a:	f043 0304 	orr.w	r3, r3, #4
 800172e:	6193      	str	r3, [r2, #24]
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <MX_GPIO_Init+0x90>)
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	f003 0304 	and.w	r3, r3, #4
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Blink_GPIO_Port, Blink_Pin, GPIO_PIN_RESET);
 800173c:	2200      	movs	r2, #0
 800173e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001742:	480c      	ldr	r0, [pc, #48]	; (8001774 <MX_GPIO_Init+0x94>)
 8001744:	f001 f81a 	bl	800277c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Blink_Pin */
  GPIO_InitStruct.Pin = Blink_Pin;
 8001748:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800174c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174e:	2301      	movs	r3, #1
 8001750:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2302      	movs	r3, #2
 8001758:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Blink_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	4619      	mov	r1, r3
 8001760:	4804      	ldr	r0, [pc, #16]	; (8001774 <MX_GPIO_Init+0x94>)
 8001762:	f000 fe87 	bl	8002474 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001766:	bf00      	nop
 8001768:	3720      	adds	r7, #32
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	40011000 	.word	0x40011000

08001778 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800177c:	b672      	cpsid	i
}
 800177e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001780:	e7fe      	b.n	8001780 <Error_Handler+0x8>
	...

08001784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800178a:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <HAL_MspInit+0x5c>)
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	4a14      	ldr	r2, [pc, #80]	; (80017e0 <HAL_MspInit+0x5c>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6193      	str	r3, [r2, #24]
 8001796:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <HAL_MspInit+0x5c>)
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	60bb      	str	r3, [r7, #8]
 80017a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a2:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <HAL_MspInit+0x5c>)
 80017a4:	69db      	ldr	r3, [r3, #28]
 80017a6:	4a0e      	ldr	r2, [pc, #56]	; (80017e0 <HAL_MspInit+0x5c>)
 80017a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ac:	61d3      	str	r3, [r2, #28]
 80017ae:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <HAL_MspInit+0x5c>)
 80017b0:	69db      	ldr	r3, [r3, #28]
 80017b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b6:	607b      	str	r3, [r7, #4]
 80017b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017ba:	4b0a      	ldr	r3, [pc, #40]	; (80017e4 <HAL_MspInit+0x60>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	4a04      	ldr	r2, [pc, #16]	; (80017e4 <HAL_MspInit+0x60>)
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017d6:	bf00      	nop
 80017d8:	3714      	adds	r7, #20
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	40021000 	.word	0x40021000
 80017e4:	40010000 	.word	0x40010000

080017e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a0d      	ldr	r2, [pc, #52]	; (800182c <HAL_TIM_Base_MspInit+0x44>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d113      	bne.n	8001822 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017fa:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <HAL_TIM_Base_MspInit+0x48>)
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	4a0c      	ldr	r2, [pc, #48]	; (8001830 <HAL_TIM_Base_MspInit+0x48>)
 8001800:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001804:	6193      	str	r3, [r2, #24]
 8001806:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <HAL_TIM_Base_MspInit+0x48>)
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2101      	movs	r1, #1
 8001816:	2019      	movs	r0, #25
 8001818:	f000 fb53 	bl	8001ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800181c:	2019      	movs	r0, #25
 800181e:	f000 fb6c 	bl	8001efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001822:	bf00      	nop
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40012c00 	.word	0x40012c00
 8001830:	40021000 	.word	0x40021000

08001834 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	; 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0318 	add.w	r3, r7, #24
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a4f      	ldr	r2, [pc, #316]	; (800198c <HAL_UART_MspInit+0x158>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d13a      	bne.n	80018ca <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001854:	4b4e      	ldr	r3, [pc, #312]	; (8001990 <HAL_UART_MspInit+0x15c>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	4a4d      	ldr	r2, [pc, #308]	; (8001990 <HAL_UART_MspInit+0x15c>)
 800185a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800185e:	6193      	str	r3, [r2, #24]
 8001860:	4b4b      	ldr	r3, [pc, #300]	; (8001990 <HAL_UART_MspInit+0x15c>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186c:	4b48      	ldr	r3, [pc, #288]	; (8001990 <HAL_UART_MspInit+0x15c>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	4a47      	ldr	r2, [pc, #284]	; (8001990 <HAL_UART_MspInit+0x15c>)
 8001872:	f043 0304 	orr.w	r3, r3, #4
 8001876:	6193      	str	r3, [r2, #24]
 8001878:	4b45      	ldr	r3, [pc, #276]	; (8001990 <HAL_UART_MspInit+0x15c>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	f003 0304 	and.w	r3, r3, #4
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001884:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188a:	2302      	movs	r3, #2
 800188c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800188e:	2303      	movs	r3, #3
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001892:	f107 0318 	add.w	r3, r7, #24
 8001896:	4619      	mov	r1, r3
 8001898:	483e      	ldr	r0, [pc, #248]	; (8001994 <HAL_UART_MspInit+0x160>)
 800189a:	f000 fdeb 	bl	8002474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800189e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	f107 0318 	add.w	r3, r7, #24
 80018b0:	4619      	mov	r1, r3
 80018b2:	4838      	ldr	r0, [pc, #224]	; (8001994 <HAL_UART_MspInit+0x160>)
 80018b4:	f000 fdde 	bl	8002474 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018b8:	2200      	movs	r2, #0
 80018ba:	2100      	movs	r1, #0
 80018bc:	2025      	movs	r0, #37	; 0x25
 80018be:	f000 fb00 	bl	8001ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018c2:	2025      	movs	r0, #37	; 0x25
 80018c4:	f000 fb19 	bl	8001efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018c8:	e05b      	b.n	8001982 <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a32      	ldr	r2, [pc, #200]	; (8001998 <HAL_UART_MspInit+0x164>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d156      	bne.n	8001982 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80018d4:	4b2e      	ldr	r3, [pc, #184]	; (8001990 <HAL_UART_MspInit+0x15c>)
 80018d6:	69db      	ldr	r3, [r3, #28]
 80018d8:	4a2d      	ldr	r2, [pc, #180]	; (8001990 <HAL_UART_MspInit+0x15c>)
 80018da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018de:	61d3      	str	r3, [r2, #28]
 80018e0:	4b2b      	ldr	r3, [pc, #172]	; (8001990 <HAL_UART_MspInit+0x15c>)
 80018e2:	69db      	ldr	r3, [r3, #28]
 80018e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ec:	4b28      	ldr	r3, [pc, #160]	; (8001990 <HAL_UART_MspInit+0x15c>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	4a27      	ldr	r2, [pc, #156]	; (8001990 <HAL_UART_MspInit+0x15c>)
 80018f2:	f043 0304 	orr.w	r3, r3, #4
 80018f6:	6193      	str	r3, [r2, #24]
 80018f8:	4b25      	ldr	r3, [pc, #148]	; (8001990 <HAL_UART_MspInit+0x15c>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	f003 0304 	and.w	r3, r3, #4
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001904:	2304      	movs	r3, #4
 8001906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001908:	2302      	movs	r3, #2
 800190a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800190c:	2303      	movs	r3, #3
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001910:	f107 0318 	add.w	r3, r7, #24
 8001914:	4619      	mov	r1, r3
 8001916:	481f      	ldr	r0, [pc, #124]	; (8001994 <HAL_UART_MspInit+0x160>)
 8001918:	f000 fdac 	bl	8002474 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800191c:	2308      	movs	r3, #8
 800191e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001920:	2300      	movs	r3, #0
 8001922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	f107 0318 	add.w	r3, r7, #24
 800192c:	4619      	mov	r1, r3
 800192e:	4819      	ldr	r0, [pc, #100]	; (8001994 <HAL_UART_MspInit+0x160>)
 8001930:	f000 fda0 	bl	8002474 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001934:	4b19      	ldr	r3, [pc, #100]	; (800199c <HAL_UART_MspInit+0x168>)
 8001936:	4a1a      	ldr	r2, [pc, #104]	; (80019a0 <HAL_UART_MspInit+0x16c>)
 8001938:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800193a:	4b18      	ldr	r3, [pc, #96]	; (800199c <HAL_UART_MspInit+0x168>)
 800193c:	2200      	movs	r2, #0
 800193e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001940:	4b16      	ldr	r3, [pc, #88]	; (800199c <HAL_UART_MspInit+0x168>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001946:	4b15      	ldr	r3, [pc, #84]	; (800199c <HAL_UART_MspInit+0x168>)
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800194c:	4b13      	ldr	r3, [pc, #76]	; (800199c <HAL_UART_MspInit+0x168>)
 800194e:	2200      	movs	r2, #0
 8001950:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001952:	4b12      	ldr	r3, [pc, #72]	; (800199c <HAL_UART_MspInit+0x168>)
 8001954:	2200      	movs	r2, #0
 8001956:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001958:	4b10      	ldr	r3, [pc, #64]	; (800199c <HAL_UART_MspInit+0x168>)
 800195a:	2220      	movs	r2, #32
 800195c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800195e:	4b0f      	ldr	r3, [pc, #60]	; (800199c <HAL_UART_MspInit+0x168>)
 8001960:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001964:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001966:	480d      	ldr	r0, [pc, #52]	; (800199c <HAL_UART_MspInit+0x168>)
 8001968:	f000 fae2 	bl	8001f30 <HAL_DMA_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <HAL_UART_MspInit+0x142>
      Error_Handler();
 8001972:	f7ff ff01 	bl	8001778 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a08      	ldr	r2, [pc, #32]	; (800199c <HAL_UART_MspInit+0x168>)
 800197a:	63da      	str	r2, [r3, #60]	; 0x3c
 800197c:	4a07      	ldr	r2, [pc, #28]	; (800199c <HAL_UART_MspInit+0x168>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001982:	bf00      	nop
 8001984:	3728      	adds	r7, #40	; 0x28
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40013800 	.word	0x40013800
 8001990:	40021000 	.word	0x40021000
 8001994:	40010800 	.word	0x40010800
 8001998:	40004400 	.word	0x40004400
 800199c:	20000438 	.word	0x20000438
 80019a0:	4002006c 	.word	0x4002006c

080019a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <NMI_Handler+0x4>

080019aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ae:	e7fe      	b.n	80019ae <HardFault_Handler+0x4>

080019b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b4:	e7fe      	b.n	80019b4 <MemManage_Handler+0x4>

080019b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b6:	b480      	push	{r7}
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ba:	e7fe      	b.n	80019ba <BusFault_Handler+0x4>

080019bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c0:	e7fe      	b.n	80019c0 <UsageFault_Handler+0x4>

080019c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr

080019ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr

080019da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr

080019e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ea:	f000 f953 	bl	8001c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80019f8:	4802      	ldr	r0, [pc, #8]	; (8001a04 <DMA1_Channel6_IRQHandler+0x10>)
 80019fa:	f000 fc07 	bl	800220c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000438 	.word	0x20000438

08001a08 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a0c:	4802      	ldr	r0, [pc, #8]	; (8001a18 <TIM1_UP_IRQHandler+0x10>)
 8001a0e:	f001 fb99 	bl	8003144 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000360 	.word	0x20000360

08001a1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <USART1_IRQHandler+0x10>)
 8001a22:	f002 f809 	bl	8003a38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	200003a8 	.word	0x200003a8

08001a30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  return 1;
 8001a34:	2301      	movs	r3, #1
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr

08001a3e <_kill>:

int _kill(int pid, int sig)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a48:	f003 fcf4 	bl	8005434 <__errno>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2216      	movs	r2, #22
 8001a50:	601a      	str	r2, [r3, #0]
  return -1;
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <_exit>:

void _exit (int status)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a66:	f04f 31ff 	mov.w	r1, #4294967295
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ffe7 	bl	8001a3e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a70:	e7fe      	b.n	8001a70 <_exit+0x12>

08001a72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b086      	sub	sp, #24
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	60f8      	str	r0, [r7, #12]
 8001a7a:	60b9      	str	r1, [r7, #8]
 8001a7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	e00a      	b.n	8001a9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a84:	f3af 8000 	nop.w
 8001a88:	4601      	mov	r1, r0
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	60ba      	str	r2, [r7, #8]
 8001a90:	b2ca      	uxtb	r2, r1
 8001a92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	3301      	adds	r3, #1
 8001a98:	617b      	str	r3, [r7, #20]
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	dbf0      	blt.n	8001a84 <_read+0x12>
  }

  return len;
 8001aa2:	687b      	ldr	r3, [r7, #4]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3718      	adds	r7, #24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	e009      	b.n	8001ad2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	1c5a      	adds	r2, r3, #1
 8001ac2:	60ba      	str	r2, [r7, #8]
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	617b      	str	r3, [r7, #20]
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	dbf1      	blt.n	8001abe <_write+0x12>
  }
  return len;
 8001ada:	687b      	ldr	r3, [r7, #4]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <_close>:

int _close(int file)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001aec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b083      	sub	sp, #12
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
 8001b02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b0a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <_isatty>:

int _isatty(int file)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b20:	2301      	movs	r3, #1
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3714      	adds	r7, #20
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr

08001b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b4c:	4a14      	ldr	r2, [pc, #80]	; (8001ba0 <_sbrk+0x5c>)
 8001b4e:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <_sbrk+0x60>)
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b58:	4b13      	ldr	r3, [pc, #76]	; (8001ba8 <_sbrk+0x64>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d102      	bne.n	8001b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b60:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <_sbrk+0x64>)
 8001b62:	4a12      	ldr	r2, [pc, #72]	; (8001bac <_sbrk+0x68>)
 8001b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b66:	4b10      	ldr	r3, [pc, #64]	; (8001ba8 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d207      	bcs.n	8001b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b74:	f003 fc5e 	bl	8005434 <__errno>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b82:	e009      	b.n	8001b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b84:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <_sbrk+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b8a:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <_sbrk+0x64>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	4a05      	ldr	r2, [pc, #20]	; (8001ba8 <_sbrk+0x64>)
 8001b94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b96:	68fb      	ldr	r3, [r7, #12]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20005000 	.word	0x20005000
 8001ba4:	00000400 	.word	0x00000400
 8001ba8:	20000884 	.word	0x20000884
 8001bac:	200009d8 	.word	0x200009d8

08001bb0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr

08001bbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bbc:	f7ff fff8 	bl	8001bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc0:	480b      	ldr	r0, [pc, #44]	; (8001bf0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bc2:	490c      	ldr	r1, [pc, #48]	; (8001bf4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bc4:	4a0c      	ldr	r2, [pc, #48]	; (8001bf8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bc8:	e002      	b.n	8001bd0 <LoopCopyDataInit>

08001bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bce:	3304      	adds	r3, #4

08001bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd4:	d3f9      	bcc.n	8001bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bd6:	4a09      	ldr	r2, [pc, #36]	; (8001bfc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bd8:	4c09      	ldr	r4, [pc, #36]	; (8001c00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bdc:	e001      	b.n	8001be2 <LoopFillZerobss>

08001bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be0:	3204      	adds	r2, #4

08001be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be4:	d3fb      	bcc.n	8001bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001be6:	f003 fc2b 	bl	8005440 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bea:	f7ff fc3f 	bl	800146c <main>
  bx lr
 8001bee:	4770      	bx	lr
  ldr r0, =_sdata
 8001bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf4:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8001bf8:	080075cc 	.word	0x080075cc
  ldr r2, =_sbss
 8001bfc:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8001c00:	200009d8 	.word	0x200009d8

08001c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c04:	e7fe      	b.n	8001c04 <ADC1_2_IRQHandler>
	...

08001c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c0c:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <HAL_Init+0x28>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a07      	ldr	r2, [pc, #28]	; (8001c30 <HAL_Init+0x28>)
 8001c12:	f043 0310 	orr.w	r3, r3, #16
 8001c16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c18:	2003      	movs	r0, #3
 8001c1a:	f000 f947 	bl	8001eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c1e:	200f      	movs	r0, #15
 8001c20:	f000 f808 	bl	8001c34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c24:	f7ff fdae 	bl	8001784 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40022000 	.word	0x40022000

08001c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_InitTick+0x54>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_InitTick+0x58>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	4619      	mov	r1, r3
 8001c46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 f95f 	bl	8001f16 <HAL_SYSTICK_Config>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e00e      	b.n	8001c80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b0f      	cmp	r3, #15
 8001c66:	d80a      	bhi.n	8001c7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	6879      	ldr	r1, [r7, #4]
 8001c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c70:	f000 f927 	bl	8001ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c74:	4a06      	ldr	r2, [pc, #24]	; (8001c90 <HAL_InitTick+0x5c>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	e000      	b.n	8001c80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000080 	.word	0x20000080
 8001c8c:	20000088 	.word	0x20000088
 8001c90:	20000084 	.word	0x20000084

08001c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c98:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <HAL_IncTick+0x1c>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_IncTick+0x20>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	4a03      	ldr	r2, [pc, #12]	; (8001cb4 <HAL_IncTick+0x20>)
 8001ca6:	6013      	str	r3, [r2, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	20000088 	.word	0x20000088
 8001cb4:	20000888 	.word	0x20000888

08001cb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  return uwTick;
 8001cbc:	4b02      	ldr	r3, [pc, #8]	; (8001cc8 <HAL_GetTick+0x10>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr
 8001cc8:	20000888 	.word	0x20000888

08001ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cd4:	f7ff fff0 	bl	8001cb8 <HAL_GetTick>
 8001cd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce4:	d005      	beq.n	8001cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <HAL_Delay+0x44>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4413      	add	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cf2:	bf00      	nop
 8001cf4:	f7ff ffe0 	bl	8001cb8 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d8f7      	bhi.n	8001cf4 <HAL_Delay+0x28>
  {
  }
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000088 	.word	0x20000088

08001d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d24:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d30:	4013      	ands	r3, r2
 8001d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d46:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	60d3      	str	r3, [r2, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <__NVIC_GetPriorityGrouping+0x18>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	0a1b      	lsrs	r3, r3, #8
 8001d66:	f003 0307 	and.w	r3, r3, #7
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	db0b      	blt.n	8001da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	f003 021f 	and.w	r2, r3, #31
 8001d90:	4906      	ldr	r1, [pc, #24]	; (8001dac <__NVIC_EnableIRQ+0x34>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	095b      	lsrs	r3, r3, #5
 8001d98:	2001      	movs	r0, #1
 8001d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	e000e100 	.word	0xe000e100

08001db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	6039      	str	r1, [r7, #0]
 8001dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	db0a      	blt.n	8001dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	490c      	ldr	r1, [pc, #48]	; (8001dfc <__NVIC_SetPriority+0x4c>)
 8001dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dce:	0112      	lsls	r2, r2, #4
 8001dd0:	b2d2      	uxtb	r2, r2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd8:	e00a      	b.n	8001df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	4908      	ldr	r1, [pc, #32]	; (8001e00 <__NVIC_SetPriority+0x50>)
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	3b04      	subs	r3, #4
 8001de8:	0112      	lsls	r2, r2, #4
 8001dea:	b2d2      	uxtb	r2, r2
 8001dec:	440b      	add	r3, r1
 8001dee:	761a      	strb	r2, [r3, #24]
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	e000e100 	.word	0xe000e100
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b089      	sub	sp, #36	; 0x24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f1c3 0307 	rsb	r3, r3, #7
 8001e1e:	2b04      	cmp	r3, #4
 8001e20:	bf28      	it	cs
 8001e22:	2304      	movcs	r3, #4
 8001e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	3304      	adds	r3, #4
 8001e2a:	2b06      	cmp	r3, #6
 8001e2c:	d902      	bls.n	8001e34 <NVIC_EncodePriority+0x30>
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	3b03      	subs	r3, #3
 8001e32:	e000      	b.n	8001e36 <NVIC_EncodePriority+0x32>
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e38:	f04f 32ff 	mov.w	r2, #4294967295
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	43da      	mvns	r2, r3
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	401a      	ands	r2, r3
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	fa01 f303 	lsl.w	r3, r1, r3
 8001e56:	43d9      	mvns	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e5c:	4313      	orrs	r3, r2
         );
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3724      	adds	r7, #36	; 0x24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e78:	d301      	bcc.n	8001e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e00f      	b.n	8001e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <SysTick_Config+0x40>)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3b01      	subs	r3, #1
 8001e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e86:	210f      	movs	r1, #15
 8001e88:	f04f 30ff 	mov.w	r0, #4294967295
 8001e8c:	f7ff ff90 	bl	8001db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <SysTick_Config+0x40>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e96:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <SysTick_Config+0x40>)
 8001e98:	2207      	movs	r2, #7
 8001e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	e000e010 	.word	0xe000e010

08001eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7ff ff2d 	bl	8001d14 <__NVIC_SetPriorityGrouping>
}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	4603      	mov	r3, r0
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
 8001ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ed4:	f7ff ff42 	bl	8001d5c <__NVIC_GetPriorityGrouping>
 8001ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	68b9      	ldr	r1, [r7, #8]
 8001ede:	6978      	ldr	r0, [r7, #20]
 8001ee0:	f7ff ff90 	bl	8001e04 <NVIC_EncodePriority>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eea:	4611      	mov	r1, r2
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff5f 	bl	8001db0 <__NVIC_SetPriority>
}
 8001ef2:	bf00      	nop
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	4603      	mov	r3, r0
 8001f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff35 	bl	8001d78 <__NVIC_EnableIRQ>
}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff ffa2 	bl	8001e68 <SysTick_Config>
 8001f24:	4603      	mov	r3, r0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e043      	b.n	8001fce <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	4b22      	ldr	r3, [pc, #136]	; (8001fd8 <HAL_DMA_Init+0xa8>)
 8001f4e:	4413      	add	r3, r2
 8001f50:	4a22      	ldr	r2, [pc, #136]	; (8001fdc <HAL_DMA_Init+0xac>)
 8001f52:	fba2 2303 	umull	r2, r3, r2, r3
 8001f56:	091b      	lsrs	r3, r3, #4
 8001f58:	009a      	lsls	r2, r3, #2
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a1f      	ldr	r2, [pc, #124]	; (8001fe0 <HAL_DMA_Init+0xb0>)
 8001f62:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2202      	movs	r2, #2
 8001f68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f7a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr
 8001fd8:	bffdfff8 	.word	0xbffdfff8
 8001fdc:	cccccccd 	.word	0xcccccccd
 8001fe0:	40020000 	.word	0x40020000

08001fe4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
 8001ff0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d101      	bne.n	8002004 <HAL_DMA_Start_IT+0x20>
 8002000:	2302      	movs	r3, #2
 8002002:	e04b      	b.n	800209c <HAL_DMA_Start_IT+0xb8>
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b01      	cmp	r3, #1
 8002016:	d13a      	bne.n	800208e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2202      	movs	r2, #2
 800201c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2200      	movs	r2, #0
 8002024:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0201 	bic.w	r2, r2, #1
 8002034:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	68b9      	ldr	r1, [r7, #8]
 800203c:	68f8      	ldr	r0, [r7, #12]
 800203e:	f000 f9eb 	bl	8002418 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002046:	2b00      	cmp	r3, #0
 8002048:	d008      	beq.n	800205c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f042 020e 	orr.w	r2, r2, #14
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	e00f      	b.n	800207c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0204 	bic.w	r2, r2, #4
 800206a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f042 020a 	orr.w	r2, r2, #10
 800207a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f042 0201 	orr.w	r2, r2, #1
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	e005      	b.n	800209a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2200      	movs	r2, #0
 8002092:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002096:	2302      	movs	r3, #2
 8002098:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800209a:	7dfb      	ldrb	r3, [r7, #23]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d008      	beq.n	80020ce <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2204      	movs	r2, #4
 80020c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e020      	b.n	8002110 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f022 020e 	bic.w	r2, r2, #14
 80020dc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 0201 	bic.w	r2, r2, #1
 80020ec:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f6:	2101      	movs	r1, #1
 80020f8:	fa01 f202 	lsl.w	r2, r1, r2
 80020fc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800210e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3714      	adds	r7, #20
 8002114:	46bd      	mov	sp, r7
 8002116:	bc80      	pop	{r7}
 8002118:	4770      	bx	lr
	...

0800211c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002124:	2300      	movs	r3, #0
 8002126:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d005      	beq.n	8002140 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2204      	movs	r2, #4
 8002138:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	73fb      	strb	r3, [r7, #15]
 800213e:	e051      	b.n	80021e4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 020e 	bic.w	r2, r2, #14
 800214e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0201 	bic.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a22      	ldr	r2, [pc, #136]	; (80021f0 <HAL_DMA_Abort_IT+0xd4>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d029      	beq.n	80021be <HAL_DMA_Abort_IT+0xa2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a21      	ldr	r2, [pc, #132]	; (80021f4 <HAL_DMA_Abort_IT+0xd8>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d022      	beq.n	80021ba <HAL_DMA_Abort_IT+0x9e>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a1f      	ldr	r2, [pc, #124]	; (80021f8 <HAL_DMA_Abort_IT+0xdc>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d01a      	beq.n	80021b4 <HAL_DMA_Abort_IT+0x98>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a1e      	ldr	r2, [pc, #120]	; (80021fc <HAL_DMA_Abort_IT+0xe0>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d012      	beq.n	80021ae <HAL_DMA_Abort_IT+0x92>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a1c      	ldr	r2, [pc, #112]	; (8002200 <HAL_DMA_Abort_IT+0xe4>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d00a      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x8c>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a1b      	ldr	r2, [pc, #108]	; (8002204 <HAL_DMA_Abort_IT+0xe8>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d102      	bne.n	80021a2 <HAL_DMA_Abort_IT+0x86>
 800219c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80021a0:	e00e      	b.n	80021c0 <HAL_DMA_Abort_IT+0xa4>
 80021a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021a6:	e00b      	b.n	80021c0 <HAL_DMA_Abort_IT+0xa4>
 80021a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021ac:	e008      	b.n	80021c0 <HAL_DMA_Abort_IT+0xa4>
 80021ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021b2:	e005      	b.n	80021c0 <HAL_DMA_Abort_IT+0xa4>
 80021b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021b8:	e002      	b.n	80021c0 <HAL_DMA_Abort_IT+0xa4>
 80021ba:	2310      	movs	r3, #16
 80021bc:	e000      	b.n	80021c0 <HAL_DMA_Abort_IT+0xa4>
 80021be:	2301      	movs	r3, #1
 80021c0:	4a11      	ldr	r2, [pc, #68]	; (8002208 <HAL_DMA_Abort_IT+0xec>)
 80021c2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	4798      	blx	r3
    } 
  }
  return status;
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40020008 	.word	0x40020008
 80021f4:	4002001c 	.word	0x4002001c
 80021f8:	40020030 	.word	0x40020030
 80021fc:	40020044 	.word	0x40020044
 8002200:	40020058 	.word	0x40020058
 8002204:	4002006c 	.word	0x4002006c
 8002208:	40020000 	.word	0x40020000

0800220c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002228:	2204      	movs	r2, #4
 800222a:	409a      	lsls	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4013      	ands	r3, r2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d04f      	beq.n	80022d4 <HAL_DMA_IRQHandler+0xc8>
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	f003 0304 	and.w	r3, r3, #4
 800223a:	2b00      	cmp	r3, #0
 800223c:	d04a      	beq.n	80022d4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0320 	and.w	r3, r3, #32
 8002248:	2b00      	cmp	r3, #0
 800224a:	d107      	bne.n	800225c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f022 0204 	bic.w	r2, r2, #4
 800225a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a66      	ldr	r2, [pc, #408]	; (80023fc <HAL_DMA_IRQHandler+0x1f0>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d029      	beq.n	80022ba <HAL_DMA_IRQHandler+0xae>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a65      	ldr	r2, [pc, #404]	; (8002400 <HAL_DMA_IRQHandler+0x1f4>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d022      	beq.n	80022b6 <HAL_DMA_IRQHandler+0xaa>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a63      	ldr	r2, [pc, #396]	; (8002404 <HAL_DMA_IRQHandler+0x1f8>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d01a      	beq.n	80022b0 <HAL_DMA_IRQHandler+0xa4>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a62      	ldr	r2, [pc, #392]	; (8002408 <HAL_DMA_IRQHandler+0x1fc>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d012      	beq.n	80022aa <HAL_DMA_IRQHandler+0x9e>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a60      	ldr	r2, [pc, #384]	; (800240c <HAL_DMA_IRQHandler+0x200>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d00a      	beq.n	80022a4 <HAL_DMA_IRQHandler+0x98>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a5f      	ldr	r2, [pc, #380]	; (8002410 <HAL_DMA_IRQHandler+0x204>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d102      	bne.n	800229e <HAL_DMA_IRQHandler+0x92>
 8002298:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800229c:	e00e      	b.n	80022bc <HAL_DMA_IRQHandler+0xb0>
 800229e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80022a2:	e00b      	b.n	80022bc <HAL_DMA_IRQHandler+0xb0>
 80022a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80022a8:	e008      	b.n	80022bc <HAL_DMA_IRQHandler+0xb0>
 80022aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022ae:	e005      	b.n	80022bc <HAL_DMA_IRQHandler+0xb0>
 80022b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022b4:	e002      	b.n	80022bc <HAL_DMA_IRQHandler+0xb0>
 80022b6:	2340      	movs	r3, #64	; 0x40
 80022b8:	e000      	b.n	80022bc <HAL_DMA_IRQHandler+0xb0>
 80022ba:	2304      	movs	r3, #4
 80022bc:	4a55      	ldr	r2, [pc, #340]	; (8002414 <HAL_DMA_IRQHandler+0x208>)
 80022be:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 8094 	beq.w	80023f2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80022d2:	e08e      	b.n	80023f2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d8:	2202      	movs	r2, #2
 80022da:	409a      	lsls	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	4013      	ands	r3, r2
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d056      	beq.n	8002392 <HAL_DMA_IRQHandler+0x186>
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d051      	beq.n	8002392 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0320 	and.w	r3, r3, #32
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d10b      	bne.n	8002314 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 020a 	bic.w	r2, r2, #10
 800230a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a38      	ldr	r2, [pc, #224]	; (80023fc <HAL_DMA_IRQHandler+0x1f0>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d029      	beq.n	8002372 <HAL_DMA_IRQHandler+0x166>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a37      	ldr	r2, [pc, #220]	; (8002400 <HAL_DMA_IRQHandler+0x1f4>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d022      	beq.n	800236e <HAL_DMA_IRQHandler+0x162>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a35      	ldr	r2, [pc, #212]	; (8002404 <HAL_DMA_IRQHandler+0x1f8>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d01a      	beq.n	8002368 <HAL_DMA_IRQHandler+0x15c>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a34      	ldr	r2, [pc, #208]	; (8002408 <HAL_DMA_IRQHandler+0x1fc>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d012      	beq.n	8002362 <HAL_DMA_IRQHandler+0x156>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a32      	ldr	r2, [pc, #200]	; (800240c <HAL_DMA_IRQHandler+0x200>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d00a      	beq.n	800235c <HAL_DMA_IRQHandler+0x150>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a31      	ldr	r2, [pc, #196]	; (8002410 <HAL_DMA_IRQHandler+0x204>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d102      	bne.n	8002356 <HAL_DMA_IRQHandler+0x14a>
 8002350:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002354:	e00e      	b.n	8002374 <HAL_DMA_IRQHandler+0x168>
 8002356:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800235a:	e00b      	b.n	8002374 <HAL_DMA_IRQHandler+0x168>
 800235c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002360:	e008      	b.n	8002374 <HAL_DMA_IRQHandler+0x168>
 8002362:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002366:	e005      	b.n	8002374 <HAL_DMA_IRQHandler+0x168>
 8002368:	f44f 7300 	mov.w	r3, #512	; 0x200
 800236c:	e002      	b.n	8002374 <HAL_DMA_IRQHandler+0x168>
 800236e:	2320      	movs	r3, #32
 8002370:	e000      	b.n	8002374 <HAL_DMA_IRQHandler+0x168>
 8002372:	2302      	movs	r3, #2
 8002374:	4a27      	ldr	r2, [pc, #156]	; (8002414 <HAL_DMA_IRQHandler+0x208>)
 8002376:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002384:	2b00      	cmp	r3, #0
 8002386:	d034      	beq.n	80023f2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002390:	e02f      	b.n	80023f2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	2208      	movs	r2, #8
 8002398:	409a      	lsls	r2, r3
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	4013      	ands	r3, r2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d028      	beq.n	80023f4 <HAL_DMA_IRQHandler+0x1e8>
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	f003 0308 	and.w	r3, r3, #8
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d023      	beq.n	80023f4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f022 020e 	bic.w	r2, r2, #14
 80023ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c4:	2101      	movs	r1, #1
 80023c6:	fa01 f202 	lsl.w	r2, r1, r2
 80023ca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d004      	beq.n	80023f4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	4798      	blx	r3
    }
  }
  return;
 80023f2:	bf00      	nop
 80023f4:	bf00      	nop
}
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40020008 	.word	0x40020008
 8002400:	4002001c 	.word	0x4002001c
 8002404:	40020030 	.word	0x40020030
 8002408:	40020044 	.word	0x40020044
 800240c:	40020058 	.word	0x40020058
 8002410:	4002006c 	.word	0x4002006c
 8002414:	40020000 	.word	0x40020000

08002418 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
 8002424:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800242e:	2101      	movs	r1, #1
 8002430:	fa01 f202 	lsl.w	r2, r1, r2
 8002434:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	2b10      	cmp	r3, #16
 8002444:	d108      	bne.n	8002458 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002456:	e007      	b.n	8002468 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68ba      	ldr	r2, [r7, #8]
 800245e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	60da      	str	r2, [r3, #12]
}
 8002468:	bf00      	nop
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr
	...

08002474 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002474:	b480      	push	{r7}
 8002476:	b08b      	sub	sp, #44	; 0x2c
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800247e:	2300      	movs	r3, #0
 8002480:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002482:	2300      	movs	r3, #0
 8002484:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002486:	e169      	b.n	800275c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002488:	2201      	movs	r2, #1
 800248a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	69fa      	ldr	r2, [r7, #28]
 8002498:	4013      	ands	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	f040 8158 	bne.w	8002756 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	4a9a      	ldr	r2, [pc, #616]	; (8002714 <HAL_GPIO_Init+0x2a0>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d05e      	beq.n	800256e <HAL_GPIO_Init+0xfa>
 80024b0:	4a98      	ldr	r2, [pc, #608]	; (8002714 <HAL_GPIO_Init+0x2a0>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d875      	bhi.n	80025a2 <HAL_GPIO_Init+0x12e>
 80024b6:	4a98      	ldr	r2, [pc, #608]	; (8002718 <HAL_GPIO_Init+0x2a4>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d058      	beq.n	800256e <HAL_GPIO_Init+0xfa>
 80024bc:	4a96      	ldr	r2, [pc, #600]	; (8002718 <HAL_GPIO_Init+0x2a4>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d86f      	bhi.n	80025a2 <HAL_GPIO_Init+0x12e>
 80024c2:	4a96      	ldr	r2, [pc, #600]	; (800271c <HAL_GPIO_Init+0x2a8>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d052      	beq.n	800256e <HAL_GPIO_Init+0xfa>
 80024c8:	4a94      	ldr	r2, [pc, #592]	; (800271c <HAL_GPIO_Init+0x2a8>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d869      	bhi.n	80025a2 <HAL_GPIO_Init+0x12e>
 80024ce:	4a94      	ldr	r2, [pc, #592]	; (8002720 <HAL_GPIO_Init+0x2ac>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d04c      	beq.n	800256e <HAL_GPIO_Init+0xfa>
 80024d4:	4a92      	ldr	r2, [pc, #584]	; (8002720 <HAL_GPIO_Init+0x2ac>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d863      	bhi.n	80025a2 <HAL_GPIO_Init+0x12e>
 80024da:	4a92      	ldr	r2, [pc, #584]	; (8002724 <HAL_GPIO_Init+0x2b0>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d046      	beq.n	800256e <HAL_GPIO_Init+0xfa>
 80024e0:	4a90      	ldr	r2, [pc, #576]	; (8002724 <HAL_GPIO_Init+0x2b0>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d85d      	bhi.n	80025a2 <HAL_GPIO_Init+0x12e>
 80024e6:	2b12      	cmp	r3, #18
 80024e8:	d82a      	bhi.n	8002540 <HAL_GPIO_Init+0xcc>
 80024ea:	2b12      	cmp	r3, #18
 80024ec:	d859      	bhi.n	80025a2 <HAL_GPIO_Init+0x12e>
 80024ee:	a201      	add	r2, pc, #4	; (adr r2, 80024f4 <HAL_GPIO_Init+0x80>)
 80024f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f4:	0800256f 	.word	0x0800256f
 80024f8:	08002549 	.word	0x08002549
 80024fc:	0800255b 	.word	0x0800255b
 8002500:	0800259d 	.word	0x0800259d
 8002504:	080025a3 	.word	0x080025a3
 8002508:	080025a3 	.word	0x080025a3
 800250c:	080025a3 	.word	0x080025a3
 8002510:	080025a3 	.word	0x080025a3
 8002514:	080025a3 	.word	0x080025a3
 8002518:	080025a3 	.word	0x080025a3
 800251c:	080025a3 	.word	0x080025a3
 8002520:	080025a3 	.word	0x080025a3
 8002524:	080025a3 	.word	0x080025a3
 8002528:	080025a3 	.word	0x080025a3
 800252c:	080025a3 	.word	0x080025a3
 8002530:	080025a3 	.word	0x080025a3
 8002534:	080025a3 	.word	0x080025a3
 8002538:	08002551 	.word	0x08002551
 800253c:	08002565 	.word	0x08002565
 8002540:	4a79      	ldr	r2, [pc, #484]	; (8002728 <HAL_GPIO_Init+0x2b4>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d013      	beq.n	800256e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002546:	e02c      	b.n	80025a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	623b      	str	r3, [r7, #32]
          break;
 800254e:	e029      	b.n	80025a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	3304      	adds	r3, #4
 8002556:	623b      	str	r3, [r7, #32]
          break;
 8002558:	e024      	b.n	80025a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	3308      	adds	r3, #8
 8002560:	623b      	str	r3, [r7, #32]
          break;
 8002562:	e01f      	b.n	80025a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	330c      	adds	r3, #12
 800256a:	623b      	str	r3, [r7, #32]
          break;
 800256c:	e01a      	b.n	80025a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d102      	bne.n	800257c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002576:	2304      	movs	r3, #4
 8002578:	623b      	str	r3, [r7, #32]
          break;
 800257a:	e013      	b.n	80025a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d105      	bne.n	8002590 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002584:	2308      	movs	r3, #8
 8002586:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	69fa      	ldr	r2, [r7, #28]
 800258c:	611a      	str	r2, [r3, #16]
          break;
 800258e:	e009      	b.n	80025a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002590:	2308      	movs	r3, #8
 8002592:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	69fa      	ldr	r2, [r7, #28]
 8002598:	615a      	str	r2, [r3, #20]
          break;
 800259a:	e003      	b.n	80025a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800259c:	2300      	movs	r3, #0
 800259e:	623b      	str	r3, [r7, #32]
          break;
 80025a0:	e000      	b.n	80025a4 <HAL_GPIO_Init+0x130>
          break;
 80025a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	2bff      	cmp	r3, #255	; 0xff
 80025a8:	d801      	bhi.n	80025ae <HAL_GPIO_Init+0x13a>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	e001      	b.n	80025b2 <HAL_GPIO_Init+0x13e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3304      	adds	r3, #4
 80025b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	2bff      	cmp	r3, #255	; 0xff
 80025b8:	d802      	bhi.n	80025c0 <HAL_GPIO_Init+0x14c>
 80025ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	e002      	b.n	80025c6 <HAL_GPIO_Init+0x152>
 80025c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c2:	3b08      	subs	r3, #8
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	210f      	movs	r1, #15
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	fa01 f303 	lsl.w	r3, r1, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	401a      	ands	r2, r3
 80025d8:	6a39      	ldr	r1, [r7, #32]
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	fa01 f303 	lsl.w	r3, r1, r3
 80025e0:	431a      	orrs	r2, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f000 80b1 	beq.w	8002756 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025f4:	4b4d      	ldr	r3, [pc, #308]	; (800272c <HAL_GPIO_Init+0x2b8>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4a4c      	ldr	r2, [pc, #304]	; (800272c <HAL_GPIO_Init+0x2b8>)
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	6193      	str	r3, [r2, #24]
 8002600:	4b4a      	ldr	r3, [pc, #296]	; (800272c <HAL_GPIO_Init+0x2b8>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f003 0301 	and.w	r3, r3, #1
 8002608:	60bb      	str	r3, [r7, #8]
 800260a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800260c:	4a48      	ldr	r2, [pc, #288]	; (8002730 <HAL_GPIO_Init+0x2bc>)
 800260e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002610:	089b      	lsrs	r3, r3, #2
 8002612:	3302      	adds	r3, #2
 8002614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002618:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	f003 0303 	and.w	r3, r3, #3
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	220f      	movs	r2, #15
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43db      	mvns	r3, r3
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	4013      	ands	r3, r2
 800262e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a40      	ldr	r2, [pc, #256]	; (8002734 <HAL_GPIO_Init+0x2c0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d013      	beq.n	8002660 <HAL_GPIO_Init+0x1ec>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a3f      	ldr	r2, [pc, #252]	; (8002738 <HAL_GPIO_Init+0x2c4>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d00d      	beq.n	800265c <HAL_GPIO_Init+0x1e8>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a3e      	ldr	r2, [pc, #248]	; (800273c <HAL_GPIO_Init+0x2c8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d007      	beq.n	8002658 <HAL_GPIO_Init+0x1e4>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a3d      	ldr	r2, [pc, #244]	; (8002740 <HAL_GPIO_Init+0x2cc>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d101      	bne.n	8002654 <HAL_GPIO_Init+0x1e0>
 8002650:	2303      	movs	r3, #3
 8002652:	e006      	b.n	8002662 <HAL_GPIO_Init+0x1ee>
 8002654:	2304      	movs	r3, #4
 8002656:	e004      	b.n	8002662 <HAL_GPIO_Init+0x1ee>
 8002658:	2302      	movs	r3, #2
 800265a:	e002      	b.n	8002662 <HAL_GPIO_Init+0x1ee>
 800265c:	2301      	movs	r3, #1
 800265e:	e000      	b.n	8002662 <HAL_GPIO_Init+0x1ee>
 8002660:	2300      	movs	r3, #0
 8002662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002664:	f002 0203 	and.w	r2, r2, #3
 8002668:	0092      	lsls	r2, r2, #2
 800266a:	4093      	lsls	r3, r2
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	4313      	orrs	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002672:	492f      	ldr	r1, [pc, #188]	; (8002730 <HAL_GPIO_Init+0x2bc>)
 8002674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002676:	089b      	lsrs	r3, r3, #2
 8002678:	3302      	adds	r3, #2
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d006      	beq.n	800269a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800268c:	4b2d      	ldr	r3, [pc, #180]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	492c      	ldr	r1, [pc, #176]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	4313      	orrs	r3, r2
 8002696:	608b      	str	r3, [r1, #8]
 8002698:	e006      	b.n	80026a8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800269a:	4b2a      	ldr	r3, [pc, #168]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	43db      	mvns	r3, r3
 80026a2:	4928      	ldr	r1, [pc, #160]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026a4:	4013      	ands	r3, r2
 80026a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d006      	beq.n	80026c2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026b4:	4b23      	ldr	r3, [pc, #140]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	4922      	ldr	r1, [pc, #136]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	4313      	orrs	r3, r2
 80026be:	60cb      	str	r3, [r1, #12]
 80026c0:	e006      	b.n	80026d0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026c2:	4b20      	ldr	r3, [pc, #128]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	491e      	ldr	r1, [pc, #120]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026cc:	4013      	ands	r3, r2
 80026ce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d006      	beq.n	80026ea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026dc:	4b19      	ldr	r3, [pc, #100]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	4918      	ldr	r1, [pc, #96]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	604b      	str	r3, [r1, #4]
 80026e8:	e006      	b.n	80026f8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026ea:	4b16      	ldr	r3, [pc, #88]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	43db      	mvns	r3, r3
 80026f2:	4914      	ldr	r1, [pc, #80]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d021      	beq.n	8002748 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002704:	4b0f      	ldr	r3, [pc, #60]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	490e      	ldr	r1, [pc, #56]	; (8002744 <HAL_GPIO_Init+0x2d0>)
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	4313      	orrs	r3, r2
 800270e:	600b      	str	r3, [r1, #0]
 8002710:	e021      	b.n	8002756 <HAL_GPIO_Init+0x2e2>
 8002712:	bf00      	nop
 8002714:	10320000 	.word	0x10320000
 8002718:	10310000 	.word	0x10310000
 800271c:	10220000 	.word	0x10220000
 8002720:	10210000 	.word	0x10210000
 8002724:	10120000 	.word	0x10120000
 8002728:	10110000 	.word	0x10110000
 800272c:	40021000 	.word	0x40021000
 8002730:	40010000 	.word	0x40010000
 8002734:	40010800 	.word	0x40010800
 8002738:	40010c00 	.word	0x40010c00
 800273c:	40011000 	.word	0x40011000
 8002740:	40011400 	.word	0x40011400
 8002744:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002748:	4b0b      	ldr	r3, [pc, #44]	; (8002778 <HAL_GPIO_Init+0x304>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	43db      	mvns	r3, r3
 8002750:	4909      	ldr	r1, [pc, #36]	; (8002778 <HAL_GPIO_Init+0x304>)
 8002752:	4013      	ands	r3, r2
 8002754:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002758:	3301      	adds	r3, #1
 800275a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002762:	fa22 f303 	lsr.w	r3, r2, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	f47f ae8e 	bne.w	8002488 <HAL_GPIO_Init+0x14>
  }
}
 800276c:	bf00      	nop
 800276e:	bf00      	nop
 8002770:	372c      	adds	r7, #44	; 0x2c
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr
 8002778:	40010400 	.word	0x40010400

0800277c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	460b      	mov	r3, r1
 8002786:	807b      	strh	r3, [r7, #2]
 8002788:	4613      	mov	r3, r2
 800278a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800278c:	787b      	ldrb	r3, [r7, #1]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002792:	887a      	ldrh	r2, [r7, #2]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002798:	e003      	b.n	80027a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800279a:	887b      	ldrh	r3, [r7, #2]
 800279c:	041a      	lsls	r2, r3, #16
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	611a      	str	r2, [r3, #16]
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	460b      	mov	r3, r1
 80027b6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027be:	887a      	ldrh	r2, [r7, #2]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	4013      	ands	r3, r2
 80027c4:	041a      	lsls	r2, r3, #16
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	43d9      	mvns	r1, r3
 80027ca:	887b      	ldrh	r3, [r7, #2]
 80027cc:	400b      	ands	r3, r1
 80027ce:	431a      	orrs	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	611a      	str	r2, [r3, #16]
}
 80027d4:	bf00      	nop
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	bc80      	pop	{r7}
 80027dc:	4770      	bx	lr
	...

080027e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e272      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 8087 	beq.w	800290e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002800:	4b92      	ldr	r3, [pc, #584]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f003 030c 	and.w	r3, r3, #12
 8002808:	2b04      	cmp	r3, #4
 800280a:	d00c      	beq.n	8002826 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800280c:	4b8f      	ldr	r3, [pc, #572]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 030c 	and.w	r3, r3, #12
 8002814:	2b08      	cmp	r3, #8
 8002816:	d112      	bne.n	800283e <HAL_RCC_OscConfig+0x5e>
 8002818:	4b8c      	ldr	r3, [pc, #560]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002824:	d10b      	bne.n	800283e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002826:	4b89      	ldr	r3, [pc, #548]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d06c      	beq.n	800290c <HAL_RCC_OscConfig+0x12c>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d168      	bne.n	800290c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e24c      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002846:	d106      	bne.n	8002856 <HAL_RCC_OscConfig+0x76>
 8002848:	4b80      	ldr	r3, [pc, #512]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a7f      	ldr	r2, [pc, #508]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 800284e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002852:	6013      	str	r3, [r2, #0]
 8002854:	e02e      	b.n	80028b4 <HAL_RCC_OscConfig+0xd4>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10c      	bne.n	8002878 <HAL_RCC_OscConfig+0x98>
 800285e:	4b7b      	ldr	r3, [pc, #492]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a7a      	ldr	r2, [pc, #488]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002864:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	4b78      	ldr	r3, [pc, #480]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a77      	ldr	r2, [pc, #476]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002870:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	e01d      	b.n	80028b4 <HAL_RCC_OscConfig+0xd4>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002880:	d10c      	bne.n	800289c <HAL_RCC_OscConfig+0xbc>
 8002882:	4b72      	ldr	r3, [pc, #456]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a71      	ldr	r2, [pc, #452]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002888:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800288c:	6013      	str	r3, [r2, #0]
 800288e:	4b6f      	ldr	r3, [pc, #444]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a6e      	ldr	r2, [pc, #440]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	e00b      	b.n	80028b4 <HAL_RCC_OscConfig+0xd4>
 800289c:	4b6b      	ldr	r3, [pc, #428]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a6a      	ldr	r2, [pc, #424]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 80028a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028a6:	6013      	str	r3, [r2, #0]
 80028a8:	4b68      	ldr	r3, [pc, #416]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a67      	ldr	r2, [pc, #412]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 80028ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d013      	beq.n	80028e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028bc:	f7ff f9fc 	bl	8001cb8 <HAL_GetTick>
 80028c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c2:	e008      	b.n	80028d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028c4:	f7ff f9f8 	bl	8001cb8 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	2b64      	cmp	r3, #100	; 0x64
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e200      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d6:	4b5d      	ldr	r3, [pc, #372]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d0f0      	beq.n	80028c4 <HAL_RCC_OscConfig+0xe4>
 80028e2:	e014      	b.n	800290e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e4:	f7ff f9e8 	bl	8001cb8 <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028ec:	f7ff f9e4 	bl	8001cb8 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b64      	cmp	r3, #100	; 0x64
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e1ec      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fe:	4b53      	ldr	r3, [pc, #332]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f0      	bne.n	80028ec <HAL_RCC_OscConfig+0x10c>
 800290a:	e000      	b.n	800290e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800290c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d063      	beq.n	80029e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800291a:	4b4c      	ldr	r3, [pc, #304]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f003 030c 	and.w	r3, r3, #12
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00b      	beq.n	800293e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002926:	4b49      	ldr	r3, [pc, #292]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 030c 	and.w	r3, r3, #12
 800292e:	2b08      	cmp	r3, #8
 8002930:	d11c      	bne.n	800296c <HAL_RCC_OscConfig+0x18c>
 8002932:	4b46      	ldr	r3, [pc, #280]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d116      	bne.n	800296c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293e:	4b43      	ldr	r3, [pc, #268]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d005      	beq.n	8002956 <HAL_RCC_OscConfig+0x176>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d001      	beq.n	8002956 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e1c0      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002956:	4b3d      	ldr	r3, [pc, #244]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	4939      	ldr	r1, [pc, #228]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002966:	4313      	orrs	r3, r2
 8002968:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296a:	e03a      	b.n	80029e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d020      	beq.n	80029b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002974:	4b36      	ldr	r3, [pc, #216]	; (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002976:	2201      	movs	r2, #1
 8002978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297a:	f7ff f99d 	bl	8001cb8 <HAL_GetTick>
 800297e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002980:	e008      	b.n	8002994 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002982:	f7ff f999 	bl	8001cb8 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d901      	bls.n	8002994 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e1a1      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002994:	4b2d      	ldr	r3, [pc, #180]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0f0      	beq.n	8002982 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a0:	4b2a      	ldr	r3, [pc, #168]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	4927      	ldr	r1, [pc, #156]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	600b      	str	r3, [r1, #0]
 80029b4:	e015      	b.n	80029e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029b6:	4b26      	ldr	r3, [pc, #152]	; (8002a50 <HAL_RCC_OscConfig+0x270>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029bc:	f7ff f97c 	bl	8001cb8 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029c4:	f7ff f978 	bl	8001cb8 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e180      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d6:	4b1d      	ldr	r3, [pc, #116]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f0      	bne.n	80029c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d03a      	beq.n	8002a64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d019      	beq.n	8002a2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029f6:	4b17      	ldr	r3, [pc, #92]	; (8002a54 <HAL_RCC_OscConfig+0x274>)
 80029f8:	2201      	movs	r2, #1
 80029fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fc:	f7ff f95c 	bl	8001cb8 <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a04:	f7ff f958 	bl	8001cb8 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e160      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a16:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <HAL_RCC_OscConfig+0x26c>)
 8002a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a22:	2001      	movs	r0, #1
 8002a24:	f000 face 	bl	8002fc4 <RCC_Delay>
 8002a28:	e01c      	b.n	8002a64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <HAL_RCC_OscConfig+0x274>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a30:	f7ff f942 	bl	8001cb8 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a36:	e00f      	b.n	8002a58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a38:	f7ff f93e 	bl	8001cb8 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d908      	bls.n	8002a58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e146      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
 8002a4a:	bf00      	nop
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	42420000 	.word	0x42420000
 8002a54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a58:	4b92      	ldr	r3, [pc, #584]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1e9      	bne.n	8002a38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f000 80a6 	beq.w	8002bbe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a72:	2300      	movs	r3, #0
 8002a74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a76:	4b8b      	ldr	r3, [pc, #556]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10d      	bne.n	8002a9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a82:	4b88      	ldr	r3, [pc, #544]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	4a87      	ldr	r2, [pc, #540]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	61d3      	str	r3, [r2, #28]
 8002a8e:	4b85      	ldr	r3, [pc, #532]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9e:	4b82      	ldr	r3, [pc, #520]	; (8002ca8 <HAL_RCC_OscConfig+0x4c8>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d118      	bne.n	8002adc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aaa:	4b7f      	ldr	r3, [pc, #508]	; (8002ca8 <HAL_RCC_OscConfig+0x4c8>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a7e      	ldr	r2, [pc, #504]	; (8002ca8 <HAL_RCC_OscConfig+0x4c8>)
 8002ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab6:	f7ff f8ff 	bl	8001cb8 <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002abe:	f7ff f8fb 	bl	8001cb8 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b64      	cmp	r3, #100	; 0x64
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e103      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad0:	4b75      	ldr	r3, [pc, #468]	; (8002ca8 <HAL_RCC_OscConfig+0x4c8>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d0f0      	beq.n	8002abe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d106      	bne.n	8002af2 <HAL_RCC_OscConfig+0x312>
 8002ae4:	4b6f      	ldr	r3, [pc, #444]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	4a6e      	ldr	r2, [pc, #440]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	6213      	str	r3, [r2, #32]
 8002af0:	e02d      	b.n	8002b4e <HAL_RCC_OscConfig+0x36e>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10c      	bne.n	8002b14 <HAL_RCC_OscConfig+0x334>
 8002afa:	4b6a      	ldr	r3, [pc, #424]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	4a69      	ldr	r2, [pc, #420]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b00:	f023 0301 	bic.w	r3, r3, #1
 8002b04:	6213      	str	r3, [r2, #32]
 8002b06:	4b67      	ldr	r3, [pc, #412]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	4a66      	ldr	r2, [pc, #408]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	f023 0304 	bic.w	r3, r3, #4
 8002b10:	6213      	str	r3, [r2, #32]
 8002b12:	e01c      	b.n	8002b4e <HAL_RCC_OscConfig+0x36e>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	2b05      	cmp	r3, #5
 8002b1a:	d10c      	bne.n	8002b36 <HAL_RCC_OscConfig+0x356>
 8002b1c:	4b61      	ldr	r3, [pc, #388]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	4a60      	ldr	r2, [pc, #384]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b22:	f043 0304 	orr.w	r3, r3, #4
 8002b26:	6213      	str	r3, [r2, #32]
 8002b28:	4b5e      	ldr	r3, [pc, #376]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	4a5d      	ldr	r2, [pc, #372]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b2e:	f043 0301 	orr.w	r3, r3, #1
 8002b32:	6213      	str	r3, [r2, #32]
 8002b34:	e00b      	b.n	8002b4e <HAL_RCC_OscConfig+0x36e>
 8002b36:	4b5b      	ldr	r3, [pc, #364]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b38:	6a1b      	ldr	r3, [r3, #32]
 8002b3a:	4a5a      	ldr	r2, [pc, #360]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3c:	f023 0301 	bic.w	r3, r3, #1
 8002b40:	6213      	str	r3, [r2, #32]
 8002b42:	4b58      	ldr	r3, [pc, #352]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	4a57      	ldr	r2, [pc, #348]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b48:	f023 0304 	bic.w	r3, r3, #4
 8002b4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d015      	beq.n	8002b82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b56:	f7ff f8af 	bl	8001cb8 <HAL_GetTick>
 8002b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b5c:	e00a      	b.n	8002b74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b5e:	f7ff f8ab 	bl	8001cb8 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e0b1      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b74:	4b4b      	ldr	r3, [pc, #300]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0ee      	beq.n	8002b5e <HAL_RCC_OscConfig+0x37e>
 8002b80:	e014      	b.n	8002bac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b82:	f7ff f899 	bl	8001cb8 <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b88:	e00a      	b.n	8002ba0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b8a:	f7ff f895 	bl	8001cb8 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d901      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e09b      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ba0:	4b40      	ldr	r3, [pc, #256]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1ee      	bne.n	8002b8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bac:	7dfb      	ldrb	r3, [r7, #23]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d105      	bne.n	8002bbe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb2:	4b3c      	ldr	r3, [pc, #240]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	4a3b      	ldr	r2, [pc, #236]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002bb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	69db      	ldr	r3, [r3, #28]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f000 8087 	beq.w	8002cd6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bc8:	4b36      	ldr	r3, [pc, #216]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f003 030c 	and.w	r3, r3, #12
 8002bd0:	2b08      	cmp	r3, #8
 8002bd2:	d061      	beq.n	8002c98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69db      	ldr	r3, [r3, #28]
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d146      	bne.n	8002c6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bdc:	4b33      	ldr	r3, [pc, #204]	; (8002cac <HAL_RCC_OscConfig+0x4cc>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be2:	f7ff f869 	bl	8001cb8 <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002be8:	e008      	b.n	8002bfc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bea:	f7ff f865 	bl	8001cb8 <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e06d      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bfc:	4b29      	ldr	r3, [pc, #164]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1f0      	bne.n	8002bea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a1b      	ldr	r3, [r3, #32]
 8002c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c10:	d108      	bne.n	8002c24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c12:	4b24      	ldr	r3, [pc, #144]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	4921      	ldr	r1, [pc, #132]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c24:	4b1f      	ldr	r3, [pc, #124]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a19      	ldr	r1, [r3, #32]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	430b      	orrs	r3, r1
 8002c36:	491b      	ldr	r1, [pc, #108]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c3c:	4b1b      	ldr	r3, [pc, #108]	; (8002cac <HAL_RCC_OscConfig+0x4cc>)
 8002c3e:	2201      	movs	r2, #1
 8002c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c42:	f7ff f839 	bl	8001cb8 <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c48:	e008      	b.n	8002c5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c4a:	f7ff f835 	bl	8001cb8 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e03d      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c5c:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d0f0      	beq.n	8002c4a <HAL_RCC_OscConfig+0x46a>
 8002c68:	e035      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c6a:	4b10      	ldr	r3, [pc, #64]	; (8002cac <HAL_RCC_OscConfig+0x4cc>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c70:	f7ff f822 	bl	8001cb8 <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c78:	f7ff f81e 	bl	8001cb8 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e026      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c8a:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <HAL_RCC_OscConfig+0x4c4>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f0      	bne.n	8002c78 <HAL_RCC_OscConfig+0x498>
 8002c96:	e01e      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d107      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e019      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40007000 	.word	0x40007000
 8002cac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ce0 <HAL_RCC_OscConfig+0x500>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a1b      	ldr	r3, [r3, #32]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d106      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d001      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e000      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3718      	adds	r7, #24
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40021000 	.word	0x40021000

08002ce4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e0d0      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cf8:	4b6a      	ldr	r3, [pc, #424]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d910      	bls.n	8002d28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d06:	4b67      	ldr	r3, [pc, #412]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f023 0207 	bic.w	r2, r3, #7
 8002d0e:	4965      	ldr	r1, [pc, #404]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d16:	4b63      	ldr	r3, [pc, #396]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e0b8      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d020      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d40:	4b59      	ldr	r3, [pc, #356]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	4a58      	ldr	r2, [pc, #352]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d58:	4b53      	ldr	r3, [pc, #332]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	4a52      	ldr	r2, [pc, #328]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d64:	4b50      	ldr	r3, [pc, #320]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	494d      	ldr	r1, [pc, #308]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d040      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d107      	bne.n	8002d9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8a:	4b47      	ldr	r3, [pc, #284]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d115      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e07f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d107      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da2:	4b41      	ldr	r3, [pc, #260]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d109      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e073      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db2:	4b3d      	ldr	r3, [pc, #244]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0302 	and.w	r3, r3, #2
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e06b      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dc2:	4b39      	ldr	r3, [pc, #228]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f023 0203 	bic.w	r2, r3, #3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	4936      	ldr	r1, [pc, #216]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dd4:	f7fe ff70 	bl	8001cb8 <HAL_GetTick>
 8002dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dda:	e00a      	b.n	8002df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ddc:	f7fe ff6c 	bl	8001cb8 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e053      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002df2:	4b2d      	ldr	r3, [pc, #180]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f003 020c 	and.w	r2, r3, #12
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d1eb      	bne.n	8002ddc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e04:	4b27      	ldr	r3, [pc, #156]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d210      	bcs.n	8002e34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e12:	4b24      	ldr	r3, [pc, #144]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 0207 	bic.w	r2, r3, #7
 8002e1a:	4922      	ldr	r1, [pc, #136]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b20      	ldr	r3, [pc, #128]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e032      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d008      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e40:	4b19      	ldr	r3, [pc, #100]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4916      	ldr	r1, [pc, #88]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d009      	beq.n	8002e72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e5e:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	490e      	ldr	r1, [pc, #56]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e72:	f000 f821 	bl	8002eb8 <HAL_RCC_GetSysClockFreq>
 8002e76:	4602      	mov	r2, r0
 8002e78:	4b0b      	ldr	r3, [pc, #44]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	091b      	lsrs	r3, r3, #4
 8002e7e:	f003 030f 	and.w	r3, r3, #15
 8002e82:	490a      	ldr	r1, [pc, #40]	; (8002eac <HAL_RCC_ClockConfig+0x1c8>)
 8002e84:	5ccb      	ldrb	r3, [r1, r3]
 8002e86:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8a:	4a09      	ldr	r2, [pc, #36]	; (8002eb0 <HAL_RCC_ClockConfig+0x1cc>)
 8002e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e8e:	4b09      	ldr	r3, [pc, #36]	; (8002eb4 <HAL_RCC_ClockConfig+0x1d0>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fe fece 	bl	8001c34 <HAL_InitTick>

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40022000 	.word	0x40022000
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	08007228 	.word	0x08007228
 8002eb0:	20000080 	.word	0x20000080
 8002eb4:	20000084 	.word	0x20000084

08002eb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	617b      	str	r3, [r7, #20]
 8002eca:	2300      	movs	r3, #0
 8002ecc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ed2:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f003 030c 	and.w	r3, r3, #12
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d002      	beq.n	8002ee8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ee2:	2b08      	cmp	r3, #8
 8002ee4:	d003      	beq.n	8002eee <HAL_RCC_GetSysClockFreq+0x36>
 8002ee6:	e027      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ee8:	4b19      	ldr	r3, [pc, #100]	; (8002f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eea:	613b      	str	r3, [r7, #16]
      break;
 8002eec:	e027      	b.n	8002f3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	0c9b      	lsrs	r3, r3, #18
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	4a17      	ldr	r2, [pc, #92]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ef8:	5cd3      	ldrb	r3, [r2, r3]
 8002efa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d010      	beq.n	8002f28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f06:	4b11      	ldr	r3, [pc, #68]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x94>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	0c5b      	lsrs	r3, r3, #17
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	4a11      	ldr	r2, [pc, #68]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f12:	5cd3      	ldrb	r3, [r2, r3]
 8002f14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a0d      	ldr	r2, [pc, #52]	; (8002f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f1a:	fb03 f202 	mul.w	r2, r3, r2
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f24:	617b      	str	r3, [r7, #20]
 8002f26:	e004      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a0c      	ldr	r2, [pc, #48]	; (8002f5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f2c:	fb02 f303 	mul.w	r3, r2, r3
 8002f30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	613b      	str	r3, [r7, #16]
      break;
 8002f36:	e002      	b.n	8002f3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f38:	4b05      	ldr	r3, [pc, #20]	; (8002f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f3a:	613b      	str	r3, [r7, #16]
      break;
 8002f3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f3e:	693b      	ldr	r3, [r7, #16]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	371c      	adds	r7, #28
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	007a1200 	.word	0x007a1200
 8002f54:	08007240 	.word	0x08007240
 8002f58:	08007250 	.word	0x08007250
 8002f5c:	003d0900 	.word	0x003d0900

08002f60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f64:	4b02      	ldr	r3, [pc, #8]	; (8002f70 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f66:	681b      	ldr	r3, [r3, #0]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr
 8002f70:	20000080 	.word	0x20000080

08002f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f78:	f7ff fff2 	bl	8002f60 <HAL_RCC_GetHCLKFreq>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	4b05      	ldr	r3, [pc, #20]	; (8002f94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	0a1b      	lsrs	r3, r3, #8
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	4903      	ldr	r1, [pc, #12]	; (8002f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f8a:	5ccb      	ldrb	r3, [r1, r3]
 8002f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40021000 	.word	0x40021000
 8002f98:	08007238 	.word	0x08007238

08002f9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fa0:	f7ff ffde 	bl	8002f60 <HAL_RCC_GetHCLKFreq>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	0adb      	lsrs	r3, r3, #11
 8002fac:	f003 0307 	and.w	r3, r3, #7
 8002fb0:	4903      	ldr	r1, [pc, #12]	; (8002fc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fb2:	5ccb      	ldrb	r3, [r1, r3]
 8002fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	08007238 	.word	0x08007238

08002fc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fcc:	4b0a      	ldr	r3, [pc, #40]	; (8002ff8 <RCC_Delay+0x34>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a0a      	ldr	r2, [pc, #40]	; (8002ffc <RCC_Delay+0x38>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	0a5b      	lsrs	r3, r3, #9
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	fb02 f303 	mul.w	r3, r2, r3
 8002fde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fe0:	bf00      	nop
  }
  while (Delay --);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	1e5a      	subs	r2, r3, #1
 8002fe6:	60fa      	str	r2, [r7, #12]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1f9      	bne.n	8002fe0 <RCC_Delay+0x1c>
}
 8002fec:	bf00      	nop
 8002fee:	bf00      	nop
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr
 8002ff8:	20000080 	.word	0x20000080
 8002ffc:	10624dd3 	.word	0x10624dd3

08003000 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e041      	b.n	8003096 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d106      	bne.n	800302c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7fe fbde 	bl	80017e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2202      	movs	r2, #2
 8003030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3304      	adds	r3, #4
 800303c:	4619      	mov	r1, r3
 800303e:	4610      	mov	r0, r2
 8003040:	f000 fa74 	bl	800352c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d001      	beq.n	80030b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e03a      	b.n	800312e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2202      	movs	r2, #2
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0201 	orr.w	r2, r2, #1
 80030ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a18      	ldr	r2, [pc, #96]	; (8003138 <HAL_TIM_Base_Start_IT+0x98>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d00e      	beq.n	80030f8 <HAL_TIM_Base_Start_IT+0x58>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030e2:	d009      	beq.n	80030f8 <HAL_TIM_Base_Start_IT+0x58>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a14      	ldr	r2, [pc, #80]	; (800313c <HAL_TIM_Base_Start_IT+0x9c>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d004      	beq.n	80030f8 <HAL_TIM_Base_Start_IT+0x58>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a13      	ldr	r2, [pc, #76]	; (8003140 <HAL_TIM_Base_Start_IT+0xa0>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d111      	bne.n	800311c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2b06      	cmp	r3, #6
 8003108:	d010      	beq.n	800312c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 0201 	orr.w	r2, r2, #1
 8003118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800311a:	e007      	b.n	800312c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0201 	orr.w	r2, r2, #1
 800312a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr
 8003138:	40012c00 	.word	0x40012c00
 800313c:	40000400 	.word	0x40000400
 8003140:	40000800 	.word	0x40000800

08003144 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b02      	cmp	r3, #2
 8003158:	d122      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b02      	cmp	r3, #2
 8003166:	d11b      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f06f 0202 	mvn.w	r2, #2
 8003170:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f9b4 	bl	80034f4 <HAL_TIM_IC_CaptureCallback>
 800318c:	e005      	b.n	800319a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 f9a7 	bl	80034e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 f9b6 	bl	8003506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	d122      	bne.n	80031f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d11b      	bne.n	80031f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0204 	mvn.w	r2, #4
 80031c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2202      	movs	r2, #2
 80031ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f98a 	bl	80034f4 <HAL_TIM_IC_CaptureCallback>
 80031e0:	e005      	b.n	80031ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f97d 	bl	80034e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f98c 	bl	8003506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	f003 0308 	and.w	r3, r3, #8
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d122      	bne.n	8003248 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 0308 	and.w	r3, r3, #8
 800320c:	2b08      	cmp	r3, #8
 800320e:	d11b      	bne.n	8003248 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0208 	mvn.w	r2, #8
 8003218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2204      	movs	r2, #4
 800321e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f960 	bl	80034f4 <HAL_TIM_IC_CaptureCallback>
 8003234:	e005      	b.n	8003242 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f953 	bl	80034e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f962 	bl	8003506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	2b10      	cmp	r3, #16
 8003254:	d122      	bne.n	800329c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	f003 0310 	and.w	r3, r3, #16
 8003260:	2b10      	cmp	r3, #16
 8003262:	d11b      	bne.n	800329c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f06f 0210 	mvn.w	r2, #16
 800326c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2208      	movs	r2, #8
 8003272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f936 	bl	80034f4 <HAL_TIM_IC_CaptureCallback>
 8003288:	e005      	b.n	8003296 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f929 	bl	80034e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f000 f938 	bl	8003506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d10e      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d107      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f06f 0201 	mvn.w	r2, #1
 80032c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7fe f898 	bl	80013f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032d2:	2b80      	cmp	r3, #128	; 0x80
 80032d4:	d10e      	bne.n	80032f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e0:	2b80      	cmp	r3, #128	; 0x80
 80032e2:	d107      	bne.n	80032f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 fa7b 	bl	80037ea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032fe:	2b40      	cmp	r3, #64	; 0x40
 8003300:	d10e      	bne.n	8003320 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800330c:	2b40      	cmp	r3, #64	; 0x40
 800330e:	d107      	bne.n	8003320 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f8fc 	bl	8003518 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	f003 0320 	and.w	r3, r3, #32
 800332a:	2b20      	cmp	r3, #32
 800332c:	d10e      	bne.n	800334c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b20      	cmp	r3, #32
 800333a:	d107      	bne.n	800334c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0220 	mvn.w	r2, #32
 8003344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 fa46 	bl	80037d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800334c:	bf00      	nop
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003368:	2b01      	cmp	r3, #1
 800336a:	d101      	bne.n	8003370 <HAL_TIM_ConfigClockSource+0x1c>
 800336c:	2302      	movs	r3, #2
 800336e:	e0b4      	b.n	80034da <HAL_TIM_ConfigClockSource+0x186>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800338e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003396:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033a8:	d03e      	beq.n	8003428 <HAL_TIM_ConfigClockSource+0xd4>
 80033aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033ae:	f200 8087 	bhi.w	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b6:	f000 8086 	beq.w	80034c6 <HAL_TIM_ConfigClockSource+0x172>
 80033ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033be:	d87f      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033c0:	2b70      	cmp	r3, #112	; 0x70
 80033c2:	d01a      	beq.n	80033fa <HAL_TIM_ConfigClockSource+0xa6>
 80033c4:	2b70      	cmp	r3, #112	; 0x70
 80033c6:	d87b      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033c8:	2b60      	cmp	r3, #96	; 0x60
 80033ca:	d050      	beq.n	800346e <HAL_TIM_ConfigClockSource+0x11a>
 80033cc:	2b60      	cmp	r3, #96	; 0x60
 80033ce:	d877      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033d0:	2b50      	cmp	r3, #80	; 0x50
 80033d2:	d03c      	beq.n	800344e <HAL_TIM_ConfigClockSource+0xfa>
 80033d4:	2b50      	cmp	r3, #80	; 0x50
 80033d6:	d873      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033d8:	2b40      	cmp	r3, #64	; 0x40
 80033da:	d058      	beq.n	800348e <HAL_TIM_ConfigClockSource+0x13a>
 80033dc:	2b40      	cmp	r3, #64	; 0x40
 80033de:	d86f      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033e0:	2b30      	cmp	r3, #48	; 0x30
 80033e2:	d064      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x15a>
 80033e4:	2b30      	cmp	r3, #48	; 0x30
 80033e6:	d86b      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033e8:	2b20      	cmp	r3, #32
 80033ea:	d060      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x15a>
 80033ec:	2b20      	cmp	r3, #32
 80033ee:	d867      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d05c      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x15a>
 80033f4:	2b10      	cmp	r3, #16
 80033f6:	d05a      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x15a>
 80033f8:	e062      	b.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800340a:	f000 f968 	bl	80036de <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800341c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	609a      	str	r2, [r3, #8]
      break;
 8003426:	e04f      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003438:	f000 f951 	bl	80036de <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	689a      	ldr	r2, [r3, #8]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800344a:	609a      	str	r2, [r3, #8]
      break;
 800344c:	e03c      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800345a:	461a      	mov	r2, r3
 800345c:	f000 f8c8 	bl	80035f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2150      	movs	r1, #80	; 0x50
 8003466:	4618      	mov	r0, r3
 8003468:	f000 f91f 	bl	80036aa <TIM_ITRx_SetConfig>
      break;
 800346c:	e02c      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800347a:	461a      	mov	r2, r3
 800347c:	f000 f8e6 	bl	800364c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2160      	movs	r1, #96	; 0x60
 8003486:	4618      	mov	r0, r3
 8003488:	f000 f90f 	bl	80036aa <TIM_ITRx_SetConfig>
      break;
 800348c:	e01c      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800349a:	461a      	mov	r2, r3
 800349c:	f000 f8a8 	bl	80035f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2140      	movs	r1, #64	; 0x40
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 f8ff 	bl	80036aa <TIM_ITRx_SetConfig>
      break;
 80034ac:	e00c      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4619      	mov	r1, r3
 80034b8:	4610      	mov	r0, r2
 80034ba:	f000 f8f6 	bl	80036aa <TIM_ITRx_SetConfig>
      break;
 80034be:	e003      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
      break;
 80034c4:	e000      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bc80      	pop	{r7}
 80034f2:	4770      	bx	lr

080034f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr

08003506 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	bc80      	pop	{r7}
 8003516:	4770      	bx	lr

08003518 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	bc80      	pop	{r7}
 8003528:	4770      	bx	lr
	...

0800352c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800352c:	b480      	push	{r7}
 800352e:	b085      	sub	sp, #20
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a29      	ldr	r2, [pc, #164]	; (80035e4 <TIM_Base_SetConfig+0xb8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d00b      	beq.n	800355c <TIM_Base_SetConfig+0x30>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800354a:	d007      	beq.n	800355c <TIM_Base_SetConfig+0x30>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a26      	ldr	r2, [pc, #152]	; (80035e8 <TIM_Base_SetConfig+0xbc>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d003      	beq.n	800355c <TIM_Base_SetConfig+0x30>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a25      	ldr	r2, [pc, #148]	; (80035ec <TIM_Base_SetConfig+0xc0>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d108      	bne.n	800356e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003562:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	4313      	orrs	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a1c      	ldr	r2, [pc, #112]	; (80035e4 <TIM_Base_SetConfig+0xb8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00b      	beq.n	800358e <TIM_Base_SetConfig+0x62>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800357c:	d007      	beq.n	800358e <TIM_Base_SetConfig+0x62>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a19      	ldr	r2, [pc, #100]	; (80035e8 <TIM_Base_SetConfig+0xbc>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d003      	beq.n	800358e <TIM_Base_SetConfig+0x62>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a18      	ldr	r2, [pc, #96]	; (80035ec <TIM_Base_SetConfig+0xc0>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d108      	bne.n	80035a0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4313      	orrs	r3, r2
 800359e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a07      	ldr	r2, [pc, #28]	; (80035e4 <TIM_Base_SetConfig+0xb8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d103      	bne.n	80035d4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	691a      	ldr	r2, [r3, #16]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	615a      	str	r2, [r3, #20]
}
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	bc80      	pop	{r7}
 80035e2:	4770      	bx	lr
 80035e4:	40012c00 	.word	0x40012c00
 80035e8:	40000400 	.word	0x40000400
 80035ec:	40000800 	.word	0x40000800

080035f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b087      	sub	sp, #28
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	f023 0201 	bic.w	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800361a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	4313      	orrs	r3, r2
 8003624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	f023 030a 	bic.w	r3, r3, #10
 800362c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	4313      	orrs	r3, r2
 8003634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	621a      	str	r2, [r3, #32]
}
 8003642:	bf00      	nop
 8003644:	371c      	adds	r7, #28
 8003646:	46bd      	mov	sp, r7
 8003648:	bc80      	pop	{r7}
 800364a:	4770      	bx	lr

0800364c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800364c:	b480      	push	{r7}
 800364e:	b087      	sub	sp, #28
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	f023 0210 	bic.w	r2, r3, #16
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003676:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	031b      	lsls	r3, r3, #12
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003688:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	011b      	lsls	r3, r3, #4
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	4313      	orrs	r3, r2
 8003692:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	621a      	str	r2, [r3, #32]
}
 80036a0:	bf00      	nop
 80036a2:	371c      	adds	r7, #28
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr

080036aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b085      	sub	sp, #20
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
 80036b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	f043 0307 	orr.w	r3, r3, #7
 80036cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	609a      	str	r2, [r3, #8]
}
 80036d4:	bf00      	nop
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr

080036de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036de:	b480      	push	{r7}
 80036e0:	b087      	sub	sp, #28
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
 80036ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036f8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	021a      	lsls	r2, r3, #8
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	431a      	orrs	r2, r3
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	4313      	orrs	r3, r2
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4313      	orrs	r3, r2
 800370a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	609a      	str	r2, [r3, #8]
}
 8003712:	bf00      	nop
 8003714:	371c      	adds	r7, #28
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr

0800371c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003730:	2302      	movs	r3, #2
 8003732:	e046      	b.n	80037c2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800375a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	4313      	orrs	r3, r2
 8003764:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a16      	ldr	r2, [pc, #88]	; (80037cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d00e      	beq.n	8003796 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003780:	d009      	beq.n	8003796 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a12      	ldr	r2, [pc, #72]	; (80037d0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d004      	beq.n	8003796 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a10      	ldr	r2, [pc, #64]	; (80037d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d10c      	bne.n	80037b0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800379c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bc80      	pop	{r7}
 80037ca:	4770      	bx	lr
 80037cc:	40012c00 	.word	0x40012c00
 80037d0:	40000400 	.word	0x40000400
 80037d4:	40000800 	.word	0x40000800

080037d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr

080037ea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b083      	sub	sp, #12
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037f2:	bf00      	nop
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bc80      	pop	{r7}
 80037fa:	4770      	bx	lr

080037fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e042      	b.n	8003894 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d106      	bne.n	8003828 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7fe f806 	bl	8001834 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2224      	movs	r2, #36	; 0x24
 800382c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68da      	ldr	r2, [r3, #12]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800383e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 ffb3 	bl	80047ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	691a      	ldr	r2, [r3, #16]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003854:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	695a      	ldr	r2, [r3, #20]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003864:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68da      	ldr	r2, [r3, #12]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003874:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2220      	movs	r2, #32
 8003880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2220      	movs	r2, #32
 8003888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08a      	sub	sp, #40	; 0x28
 80038a0:	af02      	add	r7, sp, #8
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	603b      	str	r3, [r7, #0]
 80038a8:	4613      	mov	r3, r2
 80038aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038ac:	2300      	movs	r3, #0
 80038ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b20      	cmp	r3, #32
 80038ba:	d16d      	bne.n	8003998 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <HAL_UART_Transmit+0x2c>
 80038c2:	88fb      	ldrh	r3, [r7, #6]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e066      	b.n	800399a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2221      	movs	r2, #33	; 0x21
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038da:	f7fe f9ed 	bl	8001cb8 <HAL_GetTick>
 80038de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	88fa      	ldrh	r2, [r7, #6]
 80038e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	88fa      	ldrh	r2, [r7, #6]
 80038ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038f4:	d108      	bne.n	8003908 <HAL_UART_Transmit+0x6c>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d104      	bne.n	8003908 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80038fe:	2300      	movs	r3, #0
 8003900:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	61bb      	str	r3, [r7, #24]
 8003906:	e003      	b.n	8003910 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800390c:	2300      	movs	r3, #0
 800390e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003910:	e02a      	b.n	8003968 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	9300      	str	r3, [sp, #0]
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2200      	movs	r2, #0
 800391a:	2180      	movs	r1, #128	; 0x80
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	f000 fc41 	bl	80041a4 <UART_WaitOnFlagUntilTimeout>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e036      	b.n	800399a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10b      	bne.n	800394a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003932:	69bb      	ldr	r3, [r7, #24]
 8003934:	881b      	ldrh	r3, [r3, #0]
 8003936:	461a      	mov	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003940:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	3302      	adds	r3, #2
 8003946:	61bb      	str	r3, [r7, #24]
 8003948:	e007      	b.n	800395a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	781a      	ldrb	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	3301      	adds	r3, #1
 8003958:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800395e:	b29b      	uxth	r3, r3
 8003960:	3b01      	subs	r3, #1
 8003962:	b29a      	uxth	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800396c:	b29b      	uxth	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1cf      	bne.n	8003912 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	2200      	movs	r2, #0
 800397a:	2140      	movs	r1, #64	; 0x40
 800397c:	68f8      	ldr	r0, [r7, #12]
 800397e:	f000 fc11 	bl	80041a4 <UART_WaitOnFlagUntilTimeout>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e006      	b.n	800399a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003994:	2300      	movs	r3, #0
 8003996:	e000      	b.n	800399a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003998:	2302      	movs	r3, #2
  }
}
 800399a:	4618      	mov	r0, r3
 800399c:	3720      	adds	r7, #32
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b084      	sub	sp, #16
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	4613      	mov	r3, r2
 80039ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b20      	cmp	r3, #32
 80039ba:	d112      	bne.n	80039e2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d002      	beq.n	80039c8 <HAL_UART_Receive_IT+0x26>
 80039c2:	88fb      	ldrh	r3, [r7, #6]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e00b      	b.n	80039e4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80039d2:	88fb      	ldrh	r3, [r7, #6]
 80039d4:	461a      	mov	r2, r3
 80039d6:	68b9      	ldr	r1, [r7, #8]
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 fc51 	bl	8004280 <UART_Start_Receive_IT>
 80039de:	4603      	mov	r3, r0
 80039e0:	e000      	b.n	80039e4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80039e2:	2302      	movs	r3, #2
  }
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	4613      	mov	r3, r2
 80039f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b20      	cmp	r3, #32
 8003a04:	d112      	bne.n	8003a2c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d002      	beq.n	8003a12 <HAL_UART_Receive_DMA+0x26>
 8003a0c:	88fb      	ldrh	r3, [r7, #6]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e00b      	b.n	8003a2e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003a1c:	88fb      	ldrh	r3, [r7, #6]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	68b9      	ldr	r1, [r7, #8]
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 fc66 	bl	80042f4 <UART_Start_Receive_DMA>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	e000      	b.n	8003a2e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003a2c:	2302      	movs	r3, #2
  }
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
	...

08003a38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b0ba      	sub	sp, #232	; 0xe8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a6e:	f003 030f 	and.w	r3, r3, #15
 8003a72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003a76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10f      	bne.n	8003a9e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a82:	f003 0320 	and.w	r3, r3, #32
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d009      	beq.n	8003a9e <HAL_UART_IRQHandler+0x66>
 8003a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a8e:	f003 0320 	and.w	r3, r3, #32
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 fdca 	bl	8004630 <UART_Receive_IT>
      return;
 8003a9c:	e25b      	b.n	8003f56 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 80de 	beq.w	8003c64 <HAL_UART_IRQHandler+0x22c>
 8003aa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d106      	bne.n	8003ac2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ab8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 80d1 	beq.w	8003c64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00b      	beq.n	8003ae6 <HAL_UART_IRQHandler+0xae>
 8003ace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ade:	f043 0201 	orr.w	r2, r3, #1
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003aea:	f003 0304 	and.w	r3, r3, #4
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00b      	beq.n	8003b0a <HAL_UART_IRQHandler+0xd2>
 8003af2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d005      	beq.n	8003b0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b02:	f043 0202 	orr.w	r2, r3, #2
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00b      	beq.n	8003b2e <HAL_UART_IRQHandler+0xf6>
 8003b16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d005      	beq.n	8003b2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b26:	f043 0204 	orr.w	r2, r3, #4
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b32:	f003 0308 	and.w	r3, r3, #8
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d011      	beq.n	8003b5e <HAL_UART_IRQHandler+0x126>
 8003b3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b3e:	f003 0320 	and.w	r3, r3, #32
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d105      	bne.n	8003b52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b56:	f043 0208 	orr.w	r2, r3, #8
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	f000 81f2 	beq.w	8003f4c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b6c:	f003 0320 	and.w	r3, r3, #32
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <HAL_UART_IRQHandler+0x14e>
 8003b74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fd55 	bl	8004630 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	bf14      	ite	ne
 8003b94:	2301      	movne	r3, #1
 8003b96:	2300      	moveq	r3, #0
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba2:	f003 0308 	and.w	r3, r3, #8
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d103      	bne.n	8003bb2 <HAL_UART_IRQHandler+0x17a>
 8003baa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d04f      	beq.n	8003c52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 fc5f 	bl	8004476 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d041      	beq.n	8003c4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	3314      	adds	r3, #20
 8003bcc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003bd4:	e853 3f00 	ldrex	r3, [r3]
 8003bd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003bdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003be0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003be4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	3314      	adds	r3, #20
 8003bee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003bf2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003bf6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bfa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003bfe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003c02:	e841 2300 	strex	r3, r2, [r1]
 8003c06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003c0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1d9      	bne.n	8003bc6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d013      	beq.n	8003c42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c1e:	4a7e      	ldr	r2, [pc, #504]	; (8003e18 <HAL_UART_IRQHandler+0x3e0>)
 8003c20:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7fe fa78 	bl	800211c <HAL_DMA_Abort_IT>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d016      	beq.n	8003c60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c3c:	4610      	mov	r0, r2
 8003c3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c40:	e00e      	b.n	8003c60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f99c 	bl	8003f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c48:	e00a      	b.n	8003c60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 f998 	bl	8003f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c50:	e006      	b.n	8003c60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f994 	bl	8003f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003c5e:	e175      	b.n	8003f4c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c60:	bf00      	nop
    return;
 8003c62:	e173      	b.n	8003f4c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	f040 814f 	bne.w	8003f0c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c72:	f003 0310 	and.w	r3, r3, #16
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f000 8148 	beq.w	8003f0c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c80:	f003 0310 	and.w	r3, r3, #16
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 8141 	beq.w	8003f0c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60bb      	str	r3, [r7, #8]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	60bb      	str	r3, [r7, #8]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 80b6 	beq.w	8003e1c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f000 8145 	beq.w	8003f50 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003cca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	f080 813e 	bcs.w	8003f50 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003cda:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	2b20      	cmp	r3, #32
 8003ce4:	f000 8088 	beq.w	8003df8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	330c      	adds	r3, #12
 8003cee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003cf6:	e853 3f00 	ldrex	r3, [r3]
 8003cfa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003cfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	330c      	adds	r3, #12
 8003d10:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003d14:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d18:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d1c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003d20:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003d24:	e841 2300 	strex	r3, r2, [r1]
 8003d28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003d2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1d9      	bne.n	8003ce8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3314      	adds	r3, #20
 8003d3a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d3e:	e853 3f00 	ldrex	r3, [r3]
 8003d42:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003d44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d46:	f023 0301 	bic.w	r3, r3, #1
 8003d4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	3314      	adds	r3, #20
 8003d54:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d58:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003d5c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003d60:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003d64:	e841 2300 	strex	r3, r2, [r1]
 8003d68:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003d6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d1e1      	bne.n	8003d34 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	3314      	adds	r3, #20
 8003d76:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d7a:	e853 3f00 	ldrex	r3, [r3]
 8003d7e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003d80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3314      	adds	r3, #20
 8003d90:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003d94:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d98:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003d9a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003d9c:	e841 2300 	strex	r3, r2, [r1]
 8003da0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003da2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1e3      	bne.n	8003d70 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2220      	movs	r2, #32
 8003dac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	330c      	adds	r3, #12
 8003dbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dc0:	e853 3f00 	ldrex	r3, [r3]
 8003dc4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003dc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dc8:	f023 0310 	bic.w	r3, r3, #16
 8003dcc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	330c      	adds	r3, #12
 8003dd6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003dda:	65ba      	str	r2, [r7, #88]	; 0x58
 8003ddc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003de0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003de2:	e841 2300 	strex	r3, r2, [r1]
 8003de6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1e3      	bne.n	8003db6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fe f956 	bl	80020a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2202      	movs	r2, #2
 8003dfc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 f8bf 	bl	8003f92 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e14:	e09c      	b.n	8003f50 <HAL_UART_IRQHandler+0x518>
 8003e16:	bf00      	nop
 8003e18:	0800453b 	.word	0x0800453b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f000 808e 	beq.w	8003f54 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003e38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 8089 	beq.w	8003f54 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	330c      	adds	r3, #12
 8003e48:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e4c:	e853 3f00 	ldrex	r3, [r3]
 8003e50:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e58:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	330c      	adds	r3, #12
 8003e62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003e66:	647a      	str	r2, [r7, #68]	; 0x44
 8003e68:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003e6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e6e:	e841 2300 	strex	r3, r2, [r1]
 8003e72:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1e3      	bne.n	8003e42 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	3314      	adds	r3, #20
 8003e80:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e84:	e853 3f00 	ldrex	r3, [r3]
 8003e88:	623b      	str	r3, [r7, #32]
   return(result);
 8003e8a:	6a3b      	ldr	r3, [r7, #32]
 8003e8c:	f023 0301 	bic.w	r3, r3, #1
 8003e90:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	3314      	adds	r3, #20
 8003e9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003e9e:	633a      	str	r2, [r7, #48]	; 0x30
 8003ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ea6:	e841 2300 	strex	r3, r2, [r1]
 8003eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1e3      	bne.n	8003e7a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	330c      	adds	r3, #12
 8003ec6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	e853 3f00 	ldrex	r3, [r3]
 8003ece:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 0310 	bic.w	r3, r3, #16
 8003ed6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	330c      	adds	r3, #12
 8003ee0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003ee4:	61fa      	str	r2, [r7, #28]
 8003ee6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee8:	69b9      	ldr	r1, [r7, #24]
 8003eea:	69fa      	ldr	r2, [r7, #28]
 8003eec:	e841 2300 	strex	r3, r2, [r1]
 8003ef0:	617b      	str	r3, [r7, #20]
   return(result);
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1e3      	bne.n	8003ec0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003efe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f02:	4619      	mov	r1, r3
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 f844 	bl	8003f92 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f0a:	e023      	b.n	8003f54 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d009      	beq.n	8003f2c <HAL_UART_IRQHandler+0x4f4>
 8003f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d003      	beq.n	8003f2c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 fb1c 	bl	8004562 <UART_Transmit_IT>
    return;
 8003f2a:	e014      	b.n	8003f56 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00e      	beq.n	8003f56 <HAL_UART_IRQHandler+0x51e>
 8003f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 fb5b 	bl	8004600 <UART_EndTransmit_IT>
    return;
 8003f4a:	e004      	b.n	8003f56 <HAL_UART_IRQHandler+0x51e>
    return;
 8003f4c:	bf00      	nop
 8003f4e:	e002      	b.n	8003f56 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f50:	bf00      	nop
 8003f52:	e000      	b.n	8003f56 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f54:	bf00      	nop
  }
}
 8003f56:	37e8      	adds	r7, #232	; 0xe8
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bc80      	pop	{r7}
 8003f6c:	4770      	bx	lr

08003f6e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	b083      	sub	sp, #12
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003f76:	bf00      	nop
 8003f78:	370c      	adds	r7, #12
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bc80      	pop	{r7}
 8003f7e:	4770      	bx	lr

08003f80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr

08003f92 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b083      	sub	sp, #12
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f9e:	bf00      	nop
 8003fa0:	370c      	adds	r7, #12
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bc80      	pop	{r7}
 8003fa6:	4770      	bx	lr

08003fa8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b09c      	sub	sp, #112	; 0x70
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb4:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0320 	and.w	r3, r3, #32
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d172      	bne.n	80040aa <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003fc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	330c      	adds	r3, #12
 8003fd0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fd4:	e853 3f00 	ldrex	r3, [r3]
 8003fd8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003fda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fe0:	66bb      	str	r3, [r7, #104]	; 0x68
 8003fe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	330c      	adds	r3, #12
 8003fe8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003fea:	65ba      	str	r2, [r7, #88]	; 0x58
 8003fec:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003ff0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ff2:	e841 2300 	strex	r3, r2, [r1]
 8003ff6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003ff8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1e5      	bne.n	8003fca <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	3314      	adds	r3, #20
 8004004:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004008:	e853 3f00 	ldrex	r3, [r3]
 800400c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800400e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004010:	f023 0301 	bic.w	r3, r3, #1
 8004014:	667b      	str	r3, [r7, #100]	; 0x64
 8004016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	3314      	adds	r3, #20
 800401c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800401e:	647a      	str	r2, [r7, #68]	; 0x44
 8004020:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004022:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004024:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004026:	e841 2300 	strex	r3, r2, [r1]
 800402a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800402c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1e5      	bne.n	8003ffe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3314      	adds	r3, #20
 8004038:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403c:	e853 3f00 	ldrex	r3, [r3]
 8004040:	623b      	str	r3, [r7, #32]
   return(result);
 8004042:	6a3b      	ldr	r3, [r7, #32]
 8004044:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004048:	663b      	str	r3, [r7, #96]	; 0x60
 800404a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	3314      	adds	r3, #20
 8004050:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004052:	633a      	str	r2, [r7, #48]	; 0x30
 8004054:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004056:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004058:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800405a:	e841 2300 	strex	r3, r2, [r1]
 800405e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1e5      	bne.n	8004032 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004066:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004068:	2220      	movs	r2, #32
 800406a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800406e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004072:	2b01      	cmp	r3, #1
 8004074:	d119      	bne.n	80040aa <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	330c      	adds	r3, #12
 800407c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	e853 3f00 	ldrex	r3, [r3]
 8004084:	60fb      	str	r3, [r7, #12]
   return(result);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f023 0310 	bic.w	r3, r3, #16
 800408c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800408e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	330c      	adds	r3, #12
 8004094:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004096:	61fa      	str	r2, [r7, #28]
 8004098:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409a:	69b9      	ldr	r1, [r7, #24]
 800409c:	69fa      	ldr	r2, [r7, #28]
 800409e:	e841 2300 	strex	r3, r2, [r1]
 80040a2:	617b      	str	r3, [r7, #20]
   return(result);
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1e5      	bne.n	8004076 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ac:	2200      	movs	r2, #0
 80040ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d106      	bne.n	80040c6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80040bc:	4619      	mov	r1, r3
 80040be:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80040c0:	f7ff ff67 	bl	8003f92 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80040c4:	e002      	b.n	80040cc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80040c6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80040c8:	f7fd f9be 	bl	8001448 <HAL_UART_RxCpltCallback>
}
 80040cc:	bf00      	nop
 80040ce:	3770      	adds	r7, #112	; 0x70
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2201      	movs	r2, #1
 80040e6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d108      	bne.n	8004102 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80040f4:	085b      	lsrs	r3, r3, #1
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	4619      	mov	r1, r3
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f7ff ff49 	bl	8003f92 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004100:	e002      	b.n	8004108 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f7ff ff33 	bl	8003f6e <HAL_UART_RxHalfCpltCallback>
}
 8004108:	bf00      	nop
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004118:	2300      	movs	r3, #0
 800411a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004120:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800412c:	2b00      	cmp	r3, #0
 800412e:	bf14      	ite	ne
 8004130:	2301      	movne	r3, #1
 8004132:	2300      	moveq	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b21      	cmp	r3, #33	; 0x21
 8004142:	d108      	bne.n	8004156 <UART_DMAError+0x46>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d005      	beq.n	8004156 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2200      	movs	r2, #0
 800414e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004150:	68b8      	ldr	r0, [r7, #8]
 8004152:	f000 f969 	bl	8004428 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004160:	2b00      	cmp	r3, #0
 8004162:	bf14      	ite	ne
 8004164:	2301      	movne	r3, #1
 8004166:	2300      	moveq	r3, #0
 8004168:	b2db      	uxtb	r3, r3
 800416a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b22      	cmp	r3, #34	; 0x22
 8004176:	d108      	bne.n	800418a <UART_DMAError+0x7a>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	2200      	movs	r2, #0
 8004182:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004184:	68b8      	ldr	r0, [r7, #8]
 8004186:	f000 f976 	bl	8004476 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800418e:	f043 0210 	orr.w	r2, r3, #16
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004196:	68b8      	ldr	r0, [r7, #8]
 8004198:	f7ff fef2 	bl	8003f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800419c:	bf00      	nop
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b090      	sub	sp, #64	; 0x40
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	603b      	str	r3, [r7, #0]
 80041b0:	4613      	mov	r3, r2
 80041b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041b4:	e050      	b.n	8004258 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041bc:	d04c      	beq.n	8004258 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80041be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d007      	beq.n	80041d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80041c4:	f7fd fd78 	bl	8001cb8 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d241      	bcs.n	8004258 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	330c      	adds	r3, #12
 80041da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041de:	e853 3f00 	ldrex	r3, [r3]
 80041e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80041ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	330c      	adds	r3, #12
 80041f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80041f4:	637a      	str	r2, [r7, #52]	; 0x34
 80041f6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80041fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80041fc:	e841 2300 	strex	r3, r2, [r1]
 8004200:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1e5      	bne.n	80041d4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	3314      	adds	r3, #20
 800420e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	e853 3f00 	ldrex	r3, [r3]
 8004216:	613b      	str	r3, [r7, #16]
   return(result);
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f023 0301 	bic.w	r3, r3, #1
 800421e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	3314      	adds	r3, #20
 8004226:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004228:	623a      	str	r2, [r7, #32]
 800422a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422c:	69f9      	ldr	r1, [r7, #28]
 800422e:	6a3a      	ldr	r2, [r7, #32]
 8004230:	e841 2300 	strex	r3, r2, [r1]
 8004234:	61bb      	str	r3, [r7, #24]
   return(result);
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e5      	bne.n	8004208 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e00f      	b.n	8004278 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	4013      	ands	r3, r2
 8004262:	68ba      	ldr	r2, [r7, #8]
 8004264:	429a      	cmp	r2, r3
 8004266:	bf0c      	ite	eq
 8004268:	2301      	moveq	r3, #1
 800426a:	2300      	movne	r3, #0
 800426c:	b2db      	uxtb	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	79fb      	ldrb	r3, [r7, #7]
 8004272:	429a      	cmp	r2, r3
 8004274:	d09f      	beq.n	80041b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3740      	adds	r7, #64	; 0x40
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	4613      	mov	r3, r2
 800428c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	88fa      	ldrh	r2, [r7, #6]
 8004298:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	88fa      	ldrh	r2, [r7, #6]
 800429e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2222      	movs	r2, #34	; 0x22
 80042aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d007      	beq.n	80042c6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68da      	ldr	r2, [r3, #12]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042c4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	695a      	ldr	r2, [r3, #20]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f042 0201 	orr.w	r2, r2, #1
 80042d4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68da      	ldr	r2, [r3, #12]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f042 0220 	orr.w	r2, r2, #32
 80042e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3714      	adds	r7, #20
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bc80      	pop	{r7}
 80042f0:	4770      	bx	lr
	...

080042f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b098      	sub	sp, #96	; 0x60
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	4613      	mov	r3, r2
 8004300:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	88fa      	ldrh	r2, [r7, #6]
 800430c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2222      	movs	r2, #34	; 0x22
 8004318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004320:	4a3e      	ldr	r2, [pc, #248]	; (800441c <UART_Start_Receive_DMA+0x128>)
 8004322:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004328:	4a3d      	ldr	r2, [pc, #244]	; (8004420 <UART_Start_Receive_DMA+0x12c>)
 800432a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004330:	4a3c      	ldr	r2, [pc, #240]	; (8004424 <UART_Start_Receive_DMA+0x130>)
 8004332:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004338:	2200      	movs	r2, #0
 800433a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800433c:	f107 0308 	add.w	r3, r7, #8
 8004340:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	3304      	adds	r3, #4
 800434c:	4619      	mov	r1, r3
 800434e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	88fb      	ldrh	r3, [r7, #6]
 8004354:	f7fd fe46 	bl	8001fe4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004358:	2300      	movs	r3, #0
 800435a:	613b      	str	r3, [r7, #16]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	613b      	str	r3, [r7, #16]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d019      	beq.n	80043aa <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	330c      	adds	r3, #12
 800437c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800437e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004380:	e853 3f00 	ldrex	r3, [r3]
 8004384:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004386:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800438c:	65bb      	str	r3, [r7, #88]	; 0x58
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	330c      	adds	r3, #12
 8004394:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004396:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004398:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800439c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800439e:	e841 2300 	strex	r3, r2, [r1]
 80043a2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80043a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1e5      	bne.n	8004376 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	3314      	adds	r3, #20
 80043b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b4:	e853 3f00 	ldrex	r3, [r3]
 80043b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80043ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043bc:	f043 0301 	orr.w	r3, r3, #1
 80043c0:	657b      	str	r3, [r7, #84]	; 0x54
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3314      	adds	r3, #20
 80043c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80043ca:	63ba      	str	r2, [r7, #56]	; 0x38
 80043cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80043d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043d2:	e841 2300 	strex	r3, r2, [r1]
 80043d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80043d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1e5      	bne.n	80043aa <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	3314      	adds	r3, #20
 80043e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	e853 3f00 	ldrex	r3, [r3]
 80043ec:	617b      	str	r3, [r7, #20]
   return(result);
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043f4:	653b      	str	r3, [r7, #80]	; 0x50
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	3314      	adds	r3, #20
 80043fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043fe:	627a      	str	r2, [r7, #36]	; 0x24
 8004400:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004402:	6a39      	ldr	r1, [r7, #32]
 8004404:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004406:	e841 2300 	strex	r3, r2, [r1]
 800440a:	61fb      	str	r3, [r7, #28]
   return(result);
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1e5      	bne.n	80043de <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3760      	adds	r7, #96	; 0x60
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	08003fa9 	.word	0x08003fa9
 8004420:	080040d5 	.word	0x080040d5
 8004424:	08004111 	.word	0x08004111

08004428 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004428:	b480      	push	{r7}
 800442a:	b089      	sub	sp, #36	; 0x24
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	330c      	adds	r3, #12
 8004436:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	e853 3f00 	ldrex	r3, [r3]
 800443e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004446:	61fb      	str	r3, [r7, #28]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	330c      	adds	r3, #12
 800444e:	69fa      	ldr	r2, [r7, #28]
 8004450:	61ba      	str	r2, [r7, #24]
 8004452:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004454:	6979      	ldr	r1, [r7, #20]
 8004456:	69ba      	ldr	r2, [r7, #24]
 8004458:	e841 2300 	strex	r3, r2, [r1]
 800445c:	613b      	str	r3, [r7, #16]
   return(result);
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1e5      	bne.n	8004430 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 800446c:	bf00      	nop
 800446e:	3724      	adds	r7, #36	; 0x24
 8004470:	46bd      	mov	sp, r7
 8004472:	bc80      	pop	{r7}
 8004474:	4770      	bx	lr

08004476 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004476:	b480      	push	{r7}
 8004478:	b095      	sub	sp, #84	; 0x54
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	330c      	adds	r3, #12
 8004484:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004488:	e853 3f00 	ldrex	r3, [r3]
 800448c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800448e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004490:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004494:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	330c      	adds	r3, #12
 800449c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800449e:	643a      	str	r2, [r7, #64]	; 0x40
 80044a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80044a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80044a6:	e841 2300 	strex	r3, r2, [r1]
 80044aa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80044ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1e5      	bne.n	800447e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	3314      	adds	r3, #20
 80044b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ba:	6a3b      	ldr	r3, [r7, #32]
 80044bc:	e853 3f00 	ldrex	r3, [r3]
 80044c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	f023 0301 	bic.w	r3, r3, #1
 80044c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	3314      	adds	r3, #20
 80044d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044da:	e841 2300 	strex	r3, r2, [r1]
 80044de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1e5      	bne.n	80044b2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d119      	bne.n	8004522 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	330c      	adds	r3, #12
 80044f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	e853 3f00 	ldrex	r3, [r3]
 80044fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f023 0310 	bic.w	r3, r3, #16
 8004504:	647b      	str	r3, [r7, #68]	; 0x44
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	330c      	adds	r3, #12
 800450c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800450e:	61ba      	str	r2, [r7, #24]
 8004510:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004512:	6979      	ldr	r1, [r7, #20]
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	e841 2300 	strex	r3, r2, [r1]
 800451a:	613b      	str	r3, [r7, #16]
   return(result);
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1e5      	bne.n	80044ee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2220      	movs	r2, #32
 8004526:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004530:	bf00      	nop
 8004532:	3754      	adds	r7, #84	; 0x54
 8004534:	46bd      	mov	sp, r7
 8004536:	bc80      	pop	{r7}
 8004538:	4770      	bx	lr

0800453a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b084      	sub	sp, #16
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004546:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f7ff fd13 	bl	8003f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800455a:	bf00      	nop
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004562:	b480      	push	{r7}
 8004564:	b085      	sub	sp, #20
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b21      	cmp	r3, #33	; 0x21
 8004574:	d13e      	bne.n	80045f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800457e:	d114      	bne.n	80045aa <UART_Transmit_IT+0x48>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d110      	bne.n	80045aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800459c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	1c9a      	adds	r2, r3, #2
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	621a      	str	r2, [r3, #32]
 80045a8:	e008      	b.n	80045bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	1c59      	adds	r1, r3, #1
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	6211      	str	r1, [r2, #32]
 80045b4:	781a      	ldrb	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	3b01      	subs	r3, #1
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	4619      	mov	r1, r3
 80045ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d10f      	bne.n	80045f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045f0:	2300      	movs	r3, #0
 80045f2:	e000      	b.n	80045f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80045f4:	2302      	movs	r3, #2
  }
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3714      	adds	r7, #20
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bc80      	pop	{r7}
 80045fe:	4770      	bx	lr

08004600 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004616:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2220      	movs	r2, #32
 800461c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f7ff fc9b 	bl	8003f5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3708      	adds	r7, #8
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b08c      	sub	sp, #48	; 0x30
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b22      	cmp	r3, #34	; 0x22
 8004642:	f040 80ae 	bne.w	80047a2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800464e:	d117      	bne.n	8004680 <UART_Receive_IT+0x50>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d113      	bne.n	8004680 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004658:	2300      	movs	r3, #0
 800465a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004660:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	b29b      	uxth	r3, r3
 800466a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800466e:	b29a      	uxth	r2, r3
 8004670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004672:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004678:	1c9a      	adds	r2, r3, #2
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	629a      	str	r2, [r3, #40]	; 0x28
 800467e:	e026      	b.n	80046ce <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004684:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004686:	2300      	movs	r3, #0
 8004688:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004692:	d007      	beq.n	80046a4 <UART_Receive_IT+0x74>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10a      	bne.n	80046b2 <UART_Receive_IT+0x82>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d106      	bne.n	80046b2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	b2da      	uxtb	r2, r3
 80046ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ae:	701a      	strb	r2, [r3, #0]
 80046b0:	e008      	b.n	80046c4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	4619      	mov	r1, r3
 80046dc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d15d      	bne.n	800479e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0220 	bic.w	r2, r2, #32
 80046f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68da      	ldr	r2, [r3, #12]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004700:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	695a      	ldr	r2, [r3, #20]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f022 0201 	bic.w	r2, r2, #1
 8004710:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2220      	movs	r2, #32
 8004716:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004724:	2b01      	cmp	r3, #1
 8004726:	d135      	bne.n	8004794 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	330c      	adds	r3, #12
 8004734:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	e853 3f00 	ldrex	r3, [r3]
 800473c:	613b      	str	r3, [r7, #16]
   return(result);
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f023 0310 	bic.w	r3, r3, #16
 8004744:	627b      	str	r3, [r7, #36]	; 0x24
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	330c      	adds	r3, #12
 800474c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800474e:	623a      	str	r2, [r7, #32]
 8004750:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004752:	69f9      	ldr	r1, [r7, #28]
 8004754:	6a3a      	ldr	r2, [r7, #32]
 8004756:	e841 2300 	strex	r3, r2, [r1]
 800475a:	61bb      	str	r3, [r7, #24]
   return(result);
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1e5      	bne.n	800472e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0310 	and.w	r3, r3, #16
 800476c:	2b10      	cmp	r3, #16
 800476e:	d10a      	bne.n	8004786 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004770:	2300      	movs	r3, #0
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800478a:	4619      	mov	r1, r3
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f7ff fc00 	bl	8003f92 <HAL_UARTEx_RxEventCallback>
 8004792:	e002      	b.n	800479a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f7fc fe57 	bl	8001448 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	e002      	b.n	80047a4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	e000      	b.n	80047a4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80047a2:	2302      	movs	r3, #2
  }
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3730      	adds	r7, #48	; 0x30
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	4313      	orrs	r3, r2
 80047da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80047e6:	f023 030c 	bic.w	r3, r3, #12
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6812      	ldr	r2, [r2, #0]
 80047ee:	68b9      	ldr	r1, [r7, #8]
 80047f0:	430b      	orrs	r3, r1
 80047f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	699a      	ldr	r2, [r3, #24]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a2c      	ldr	r2, [pc, #176]	; (80048c0 <UART_SetConfig+0x114>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d103      	bne.n	800481c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004814:	f7fe fbc2 	bl	8002f9c <HAL_RCC_GetPCLK2Freq>
 8004818:	60f8      	str	r0, [r7, #12]
 800481a:	e002      	b.n	8004822 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800481c:	f7fe fbaa 	bl	8002f74 <HAL_RCC_GetPCLK1Freq>
 8004820:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	4613      	mov	r3, r2
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	4413      	add	r3, r2
 800482a:	009a      	lsls	r2, r3, #2
 800482c:	441a      	add	r2, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	fbb2 f3f3 	udiv	r3, r2, r3
 8004838:	4a22      	ldr	r2, [pc, #136]	; (80048c4 <UART_SetConfig+0x118>)
 800483a:	fba2 2303 	umull	r2, r3, r2, r3
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	0119      	lsls	r1, r3, #4
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	4613      	mov	r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	4413      	add	r3, r2
 800484a:	009a      	lsls	r2, r3, #2
 800484c:	441a      	add	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	fbb2 f2f3 	udiv	r2, r2, r3
 8004858:	4b1a      	ldr	r3, [pc, #104]	; (80048c4 <UART_SetConfig+0x118>)
 800485a:	fba3 0302 	umull	r0, r3, r3, r2
 800485e:	095b      	lsrs	r3, r3, #5
 8004860:	2064      	movs	r0, #100	; 0x64
 8004862:	fb00 f303 	mul.w	r3, r0, r3
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	011b      	lsls	r3, r3, #4
 800486a:	3332      	adds	r3, #50	; 0x32
 800486c:	4a15      	ldr	r2, [pc, #84]	; (80048c4 <UART_SetConfig+0x118>)
 800486e:	fba2 2303 	umull	r2, r3, r2, r3
 8004872:	095b      	lsrs	r3, r3, #5
 8004874:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004878:	4419      	add	r1, r3
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	4613      	mov	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	4413      	add	r3, r2
 8004882:	009a      	lsls	r2, r3, #2
 8004884:	441a      	add	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004890:	4b0c      	ldr	r3, [pc, #48]	; (80048c4 <UART_SetConfig+0x118>)
 8004892:	fba3 0302 	umull	r0, r3, r3, r2
 8004896:	095b      	lsrs	r3, r3, #5
 8004898:	2064      	movs	r0, #100	; 0x64
 800489a:	fb00 f303 	mul.w	r3, r0, r3
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	3332      	adds	r3, #50	; 0x32
 80048a4:	4a07      	ldr	r2, [pc, #28]	; (80048c4 <UART_SetConfig+0x118>)
 80048a6:	fba2 2303 	umull	r2, r3, r2, r3
 80048aa:	095b      	lsrs	r3, r3, #5
 80048ac:	f003 020f 	and.w	r2, r3, #15
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	440a      	add	r2, r1
 80048b6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048b8:	bf00      	nop
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	40013800 	.word	0x40013800
 80048c4:	51eb851f 	.word	0x51eb851f

080048c8 <__cvt>:
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048ce:	461f      	mov	r7, r3
 80048d0:	bfbb      	ittet	lt
 80048d2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80048d6:	461f      	movlt	r7, r3
 80048d8:	2300      	movge	r3, #0
 80048da:	232d      	movlt	r3, #45	; 0x2d
 80048dc:	b088      	sub	sp, #32
 80048de:	4614      	mov	r4, r2
 80048e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80048e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80048e4:	7013      	strb	r3, [r2, #0]
 80048e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80048e8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80048ec:	f023 0820 	bic.w	r8, r3, #32
 80048f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80048f4:	d005      	beq.n	8004902 <__cvt+0x3a>
 80048f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80048fa:	d100      	bne.n	80048fe <__cvt+0x36>
 80048fc:	3501      	adds	r5, #1
 80048fe:	2302      	movs	r3, #2
 8004900:	e000      	b.n	8004904 <__cvt+0x3c>
 8004902:	2303      	movs	r3, #3
 8004904:	aa07      	add	r2, sp, #28
 8004906:	9204      	str	r2, [sp, #16]
 8004908:	aa06      	add	r2, sp, #24
 800490a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800490e:	e9cd 3500 	strd	r3, r5, [sp]
 8004912:	4622      	mov	r2, r4
 8004914:	463b      	mov	r3, r7
 8004916:	f000 fe5f 	bl	80055d8 <_dtoa_r>
 800491a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800491e:	4606      	mov	r6, r0
 8004920:	d102      	bne.n	8004928 <__cvt+0x60>
 8004922:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004924:	07db      	lsls	r3, r3, #31
 8004926:	d522      	bpl.n	800496e <__cvt+0xa6>
 8004928:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800492c:	eb06 0905 	add.w	r9, r6, r5
 8004930:	d110      	bne.n	8004954 <__cvt+0x8c>
 8004932:	7833      	ldrb	r3, [r6, #0]
 8004934:	2b30      	cmp	r3, #48	; 0x30
 8004936:	d10a      	bne.n	800494e <__cvt+0x86>
 8004938:	2200      	movs	r2, #0
 800493a:	2300      	movs	r3, #0
 800493c:	4620      	mov	r0, r4
 800493e:	4639      	mov	r1, r7
 8004940:	f7fc f832 	bl	80009a8 <__aeabi_dcmpeq>
 8004944:	b918      	cbnz	r0, 800494e <__cvt+0x86>
 8004946:	f1c5 0501 	rsb	r5, r5, #1
 800494a:	f8ca 5000 	str.w	r5, [sl]
 800494e:	f8da 3000 	ldr.w	r3, [sl]
 8004952:	4499      	add	r9, r3
 8004954:	2200      	movs	r2, #0
 8004956:	2300      	movs	r3, #0
 8004958:	4620      	mov	r0, r4
 800495a:	4639      	mov	r1, r7
 800495c:	f7fc f824 	bl	80009a8 <__aeabi_dcmpeq>
 8004960:	b108      	cbz	r0, 8004966 <__cvt+0x9e>
 8004962:	f8cd 901c 	str.w	r9, [sp, #28]
 8004966:	2230      	movs	r2, #48	; 0x30
 8004968:	9b07      	ldr	r3, [sp, #28]
 800496a:	454b      	cmp	r3, r9
 800496c:	d307      	bcc.n	800497e <__cvt+0xb6>
 800496e:	4630      	mov	r0, r6
 8004970:	9b07      	ldr	r3, [sp, #28]
 8004972:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004974:	1b9b      	subs	r3, r3, r6
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	b008      	add	sp, #32
 800497a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800497e:	1c59      	adds	r1, r3, #1
 8004980:	9107      	str	r1, [sp, #28]
 8004982:	701a      	strb	r2, [r3, #0]
 8004984:	e7f0      	b.n	8004968 <__cvt+0xa0>

08004986 <__exponent>:
 8004986:	4603      	mov	r3, r0
 8004988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800498a:	2900      	cmp	r1, #0
 800498c:	f803 2b02 	strb.w	r2, [r3], #2
 8004990:	bfb6      	itet	lt
 8004992:	222d      	movlt	r2, #45	; 0x2d
 8004994:	222b      	movge	r2, #43	; 0x2b
 8004996:	4249      	neglt	r1, r1
 8004998:	2909      	cmp	r1, #9
 800499a:	7042      	strb	r2, [r0, #1]
 800499c:	dd2a      	ble.n	80049f4 <__exponent+0x6e>
 800499e:	f10d 0207 	add.w	r2, sp, #7
 80049a2:	4617      	mov	r7, r2
 80049a4:	260a      	movs	r6, #10
 80049a6:	fb91 f5f6 	sdiv	r5, r1, r6
 80049aa:	4694      	mov	ip, r2
 80049ac:	fb06 1415 	mls	r4, r6, r5, r1
 80049b0:	3430      	adds	r4, #48	; 0x30
 80049b2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80049b6:	460c      	mov	r4, r1
 80049b8:	2c63      	cmp	r4, #99	; 0x63
 80049ba:	4629      	mov	r1, r5
 80049bc:	f102 32ff 	add.w	r2, r2, #4294967295
 80049c0:	dcf1      	bgt.n	80049a6 <__exponent+0x20>
 80049c2:	3130      	adds	r1, #48	; 0x30
 80049c4:	f1ac 0402 	sub.w	r4, ip, #2
 80049c8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80049cc:	4622      	mov	r2, r4
 80049ce:	1c41      	adds	r1, r0, #1
 80049d0:	42ba      	cmp	r2, r7
 80049d2:	d30a      	bcc.n	80049ea <__exponent+0x64>
 80049d4:	f10d 0209 	add.w	r2, sp, #9
 80049d8:	eba2 020c 	sub.w	r2, r2, ip
 80049dc:	42bc      	cmp	r4, r7
 80049de:	bf88      	it	hi
 80049e0:	2200      	movhi	r2, #0
 80049e2:	4413      	add	r3, r2
 80049e4:	1a18      	subs	r0, r3, r0
 80049e6:	b003      	add	sp, #12
 80049e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049ea:	f812 5b01 	ldrb.w	r5, [r2], #1
 80049ee:	f801 5f01 	strb.w	r5, [r1, #1]!
 80049f2:	e7ed      	b.n	80049d0 <__exponent+0x4a>
 80049f4:	2330      	movs	r3, #48	; 0x30
 80049f6:	3130      	adds	r1, #48	; 0x30
 80049f8:	7083      	strb	r3, [r0, #2]
 80049fa:	70c1      	strb	r1, [r0, #3]
 80049fc:	1d03      	adds	r3, r0, #4
 80049fe:	e7f1      	b.n	80049e4 <__exponent+0x5e>

08004a00 <_printf_float>:
 8004a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a04:	b091      	sub	sp, #68	; 0x44
 8004a06:	460c      	mov	r4, r1
 8004a08:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004a0c:	4616      	mov	r6, r2
 8004a0e:	461f      	mov	r7, r3
 8004a10:	4605      	mov	r5, r0
 8004a12:	f000 fcc5 	bl	80053a0 <_localeconv_r>
 8004a16:	6803      	ldr	r3, [r0, #0]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	9309      	str	r3, [sp, #36]	; 0x24
 8004a1c:	f7fb fb98 	bl	8000150 <strlen>
 8004a20:	2300      	movs	r3, #0
 8004a22:	930e      	str	r3, [sp, #56]	; 0x38
 8004a24:	f8d8 3000 	ldr.w	r3, [r8]
 8004a28:	900a      	str	r0, [sp, #40]	; 0x28
 8004a2a:	3307      	adds	r3, #7
 8004a2c:	f023 0307 	bic.w	r3, r3, #7
 8004a30:	f103 0208 	add.w	r2, r3, #8
 8004a34:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004a38:	f8d4 b000 	ldr.w	fp, [r4]
 8004a3c:	f8c8 2000 	str.w	r2, [r8]
 8004a40:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004a44:	4652      	mov	r2, sl
 8004a46:	4643      	mov	r3, r8
 8004a48:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004a4c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004a50:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a52:	f04f 32ff 	mov.w	r2, #4294967295
 8004a56:	4650      	mov	r0, sl
 8004a58:	4b9c      	ldr	r3, [pc, #624]	; (8004ccc <_printf_float+0x2cc>)
 8004a5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a5c:	f7fb ffd6 	bl	8000a0c <__aeabi_dcmpun>
 8004a60:	bb70      	cbnz	r0, 8004ac0 <_printf_float+0xc0>
 8004a62:	f04f 32ff 	mov.w	r2, #4294967295
 8004a66:	4650      	mov	r0, sl
 8004a68:	4b98      	ldr	r3, [pc, #608]	; (8004ccc <_printf_float+0x2cc>)
 8004a6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a6c:	f7fb ffb0 	bl	80009d0 <__aeabi_dcmple>
 8004a70:	bb30      	cbnz	r0, 8004ac0 <_printf_float+0xc0>
 8004a72:	2200      	movs	r2, #0
 8004a74:	2300      	movs	r3, #0
 8004a76:	4650      	mov	r0, sl
 8004a78:	4641      	mov	r1, r8
 8004a7a:	f7fb ff9f 	bl	80009bc <__aeabi_dcmplt>
 8004a7e:	b110      	cbz	r0, 8004a86 <_printf_float+0x86>
 8004a80:	232d      	movs	r3, #45	; 0x2d
 8004a82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a86:	4a92      	ldr	r2, [pc, #584]	; (8004cd0 <_printf_float+0x2d0>)
 8004a88:	4b92      	ldr	r3, [pc, #584]	; (8004cd4 <_printf_float+0x2d4>)
 8004a8a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004a8e:	bf94      	ite	ls
 8004a90:	4690      	movls	r8, r2
 8004a92:	4698      	movhi	r8, r3
 8004a94:	2303      	movs	r3, #3
 8004a96:	f04f 0a00 	mov.w	sl, #0
 8004a9a:	6123      	str	r3, [r4, #16]
 8004a9c:	f02b 0304 	bic.w	r3, fp, #4
 8004aa0:	6023      	str	r3, [r4, #0]
 8004aa2:	4633      	mov	r3, r6
 8004aa4:	4621      	mov	r1, r4
 8004aa6:	4628      	mov	r0, r5
 8004aa8:	9700      	str	r7, [sp, #0]
 8004aaa:	aa0f      	add	r2, sp, #60	; 0x3c
 8004aac:	f000 f9d6 	bl	8004e5c <_printf_common>
 8004ab0:	3001      	adds	r0, #1
 8004ab2:	f040 8090 	bne.w	8004bd6 <_printf_float+0x1d6>
 8004ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8004aba:	b011      	add	sp, #68	; 0x44
 8004abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ac0:	4652      	mov	r2, sl
 8004ac2:	4643      	mov	r3, r8
 8004ac4:	4650      	mov	r0, sl
 8004ac6:	4641      	mov	r1, r8
 8004ac8:	f7fb ffa0 	bl	8000a0c <__aeabi_dcmpun>
 8004acc:	b148      	cbz	r0, 8004ae2 <_printf_float+0xe2>
 8004ace:	f1b8 0f00 	cmp.w	r8, #0
 8004ad2:	bfb8      	it	lt
 8004ad4:	232d      	movlt	r3, #45	; 0x2d
 8004ad6:	4a80      	ldr	r2, [pc, #512]	; (8004cd8 <_printf_float+0x2d8>)
 8004ad8:	bfb8      	it	lt
 8004ada:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004ade:	4b7f      	ldr	r3, [pc, #508]	; (8004cdc <_printf_float+0x2dc>)
 8004ae0:	e7d3      	b.n	8004a8a <_printf_float+0x8a>
 8004ae2:	6863      	ldr	r3, [r4, #4]
 8004ae4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004ae8:	1c5a      	adds	r2, r3, #1
 8004aea:	d142      	bne.n	8004b72 <_printf_float+0x172>
 8004aec:	2306      	movs	r3, #6
 8004aee:	6063      	str	r3, [r4, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	9206      	str	r2, [sp, #24]
 8004af4:	aa0e      	add	r2, sp, #56	; 0x38
 8004af6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004afa:	aa0d      	add	r2, sp, #52	; 0x34
 8004afc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004b00:	9203      	str	r2, [sp, #12]
 8004b02:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004b06:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004b0a:	6023      	str	r3, [r4, #0]
 8004b0c:	6863      	ldr	r3, [r4, #4]
 8004b0e:	4652      	mov	r2, sl
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	4628      	mov	r0, r5
 8004b14:	4643      	mov	r3, r8
 8004b16:	910b      	str	r1, [sp, #44]	; 0x2c
 8004b18:	f7ff fed6 	bl	80048c8 <__cvt>
 8004b1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b1e:	4680      	mov	r8, r0
 8004b20:	2947      	cmp	r1, #71	; 0x47
 8004b22:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b24:	d108      	bne.n	8004b38 <_printf_float+0x138>
 8004b26:	1cc8      	adds	r0, r1, #3
 8004b28:	db02      	blt.n	8004b30 <_printf_float+0x130>
 8004b2a:	6863      	ldr	r3, [r4, #4]
 8004b2c:	4299      	cmp	r1, r3
 8004b2e:	dd40      	ble.n	8004bb2 <_printf_float+0x1b2>
 8004b30:	f1a9 0902 	sub.w	r9, r9, #2
 8004b34:	fa5f f989 	uxtb.w	r9, r9
 8004b38:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b3c:	d81f      	bhi.n	8004b7e <_printf_float+0x17e>
 8004b3e:	464a      	mov	r2, r9
 8004b40:	3901      	subs	r1, #1
 8004b42:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004b46:	910d      	str	r1, [sp, #52]	; 0x34
 8004b48:	f7ff ff1d 	bl	8004986 <__exponent>
 8004b4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b4e:	4682      	mov	sl, r0
 8004b50:	1813      	adds	r3, r2, r0
 8004b52:	2a01      	cmp	r2, #1
 8004b54:	6123      	str	r3, [r4, #16]
 8004b56:	dc02      	bgt.n	8004b5e <_printf_float+0x15e>
 8004b58:	6822      	ldr	r2, [r4, #0]
 8004b5a:	07d2      	lsls	r2, r2, #31
 8004b5c:	d501      	bpl.n	8004b62 <_printf_float+0x162>
 8004b5e:	3301      	adds	r3, #1
 8004b60:	6123      	str	r3, [r4, #16]
 8004b62:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d09b      	beq.n	8004aa2 <_printf_float+0xa2>
 8004b6a:	232d      	movs	r3, #45	; 0x2d
 8004b6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b70:	e797      	b.n	8004aa2 <_printf_float+0xa2>
 8004b72:	2947      	cmp	r1, #71	; 0x47
 8004b74:	d1bc      	bne.n	8004af0 <_printf_float+0xf0>
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1ba      	bne.n	8004af0 <_printf_float+0xf0>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e7b7      	b.n	8004aee <_printf_float+0xee>
 8004b7e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004b82:	d118      	bne.n	8004bb6 <_printf_float+0x1b6>
 8004b84:	2900      	cmp	r1, #0
 8004b86:	6863      	ldr	r3, [r4, #4]
 8004b88:	dd0b      	ble.n	8004ba2 <_printf_float+0x1a2>
 8004b8a:	6121      	str	r1, [r4, #16]
 8004b8c:	b913      	cbnz	r3, 8004b94 <_printf_float+0x194>
 8004b8e:	6822      	ldr	r2, [r4, #0]
 8004b90:	07d0      	lsls	r0, r2, #31
 8004b92:	d502      	bpl.n	8004b9a <_printf_float+0x19a>
 8004b94:	3301      	adds	r3, #1
 8004b96:	440b      	add	r3, r1
 8004b98:	6123      	str	r3, [r4, #16]
 8004b9a:	f04f 0a00 	mov.w	sl, #0
 8004b9e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004ba0:	e7df      	b.n	8004b62 <_printf_float+0x162>
 8004ba2:	b913      	cbnz	r3, 8004baa <_printf_float+0x1aa>
 8004ba4:	6822      	ldr	r2, [r4, #0]
 8004ba6:	07d2      	lsls	r2, r2, #31
 8004ba8:	d501      	bpl.n	8004bae <_printf_float+0x1ae>
 8004baa:	3302      	adds	r3, #2
 8004bac:	e7f4      	b.n	8004b98 <_printf_float+0x198>
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e7f2      	b.n	8004b98 <_printf_float+0x198>
 8004bb2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004bb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bb8:	4299      	cmp	r1, r3
 8004bba:	db05      	blt.n	8004bc8 <_printf_float+0x1c8>
 8004bbc:	6823      	ldr	r3, [r4, #0]
 8004bbe:	6121      	str	r1, [r4, #16]
 8004bc0:	07d8      	lsls	r0, r3, #31
 8004bc2:	d5ea      	bpl.n	8004b9a <_printf_float+0x19a>
 8004bc4:	1c4b      	adds	r3, r1, #1
 8004bc6:	e7e7      	b.n	8004b98 <_printf_float+0x198>
 8004bc8:	2900      	cmp	r1, #0
 8004bca:	bfcc      	ite	gt
 8004bcc:	2201      	movgt	r2, #1
 8004bce:	f1c1 0202 	rsble	r2, r1, #2
 8004bd2:	4413      	add	r3, r2
 8004bd4:	e7e0      	b.n	8004b98 <_printf_float+0x198>
 8004bd6:	6823      	ldr	r3, [r4, #0]
 8004bd8:	055a      	lsls	r2, r3, #21
 8004bda:	d407      	bmi.n	8004bec <_printf_float+0x1ec>
 8004bdc:	6923      	ldr	r3, [r4, #16]
 8004bde:	4642      	mov	r2, r8
 8004be0:	4631      	mov	r1, r6
 8004be2:	4628      	mov	r0, r5
 8004be4:	47b8      	blx	r7
 8004be6:	3001      	adds	r0, #1
 8004be8:	d12b      	bne.n	8004c42 <_printf_float+0x242>
 8004bea:	e764      	b.n	8004ab6 <_printf_float+0xb6>
 8004bec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004bf0:	f240 80dd 	bls.w	8004dae <_printf_float+0x3ae>
 8004bf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	f7fb fed4 	bl	80009a8 <__aeabi_dcmpeq>
 8004c00:	2800      	cmp	r0, #0
 8004c02:	d033      	beq.n	8004c6c <_printf_float+0x26c>
 8004c04:	2301      	movs	r3, #1
 8004c06:	4631      	mov	r1, r6
 8004c08:	4628      	mov	r0, r5
 8004c0a:	4a35      	ldr	r2, [pc, #212]	; (8004ce0 <_printf_float+0x2e0>)
 8004c0c:	47b8      	blx	r7
 8004c0e:	3001      	adds	r0, #1
 8004c10:	f43f af51 	beq.w	8004ab6 <_printf_float+0xb6>
 8004c14:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	db02      	blt.n	8004c22 <_printf_float+0x222>
 8004c1c:	6823      	ldr	r3, [r4, #0]
 8004c1e:	07d8      	lsls	r0, r3, #31
 8004c20:	d50f      	bpl.n	8004c42 <_printf_float+0x242>
 8004c22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c26:	4631      	mov	r1, r6
 8004c28:	4628      	mov	r0, r5
 8004c2a:	47b8      	blx	r7
 8004c2c:	3001      	adds	r0, #1
 8004c2e:	f43f af42 	beq.w	8004ab6 <_printf_float+0xb6>
 8004c32:	f04f 0800 	mov.w	r8, #0
 8004c36:	f104 091a 	add.w	r9, r4, #26
 8004c3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	4543      	cmp	r3, r8
 8004c40:	dc09      	bgt.n	8004c56 <_printf_float+0x256>
 8004c42:	6823      	ldr	r3, [r4, #0]
 8004c44:	079b      	lsls	r3, r3, #30
 8004c46:	f100 8104 	bmi.w	8004e52 <_printf_float+0x452>
 8004c4a:	68e0      	ldr	r0, [r4, #12]
 8004c4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c4e:	4298      	cmp	r0, r3
 8004c50:	bfb8      	it	lt
 8004c52:	4618      	movlt	r0, r3
 8004c54:	e731      	b.n	8004aba <_printf_float+0xba>
 8004c56:	2301      	movs	r3, #1
 8004c58:	464a      	mov	r2, r9
 8004c5a:	4631      	mov	r1, r6
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	47b8      	blx	r7
 8004c60:	3001      	adds	r0, #1
 8004c62:	f43f af28 	beq.w	8004ab6 <_printf_float+0xb6>
 8004c66:	f108 0801 	add.w	r8, r8, #1
 8004c6a:	e7e6      	b.n	8004c3a <_printf_float+0x23a>
 8004c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	dc38      	bgt.n	8004ce4 <_printf_float+0x2e4>
 8004c72:	2301      	movs	r3, #1
 8004c74:	4631      	mov	r1, r6
 8004c76:	4628      	mov	r0, r5
 8004c78:	4a19      	ldr	r2, [pc, #100]	; (8004ce0 <_printf_float+0x2e0>)
 8004c7a:	47b8      	blx	r7
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	f43f af1a 	beq.w	8004ab6 <_printf_float+0xb6>
 8004c82:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004c86:	4313      	orrs	r3, r2
 8004c88:	d102      	bne.n	8004c90 <_printf_float+0x290>
 8004c8a:	6823      	ldr	r3, [r4, #0]
 8004c8c:	07d9      	lsls	r1, r3, #31
 8004c8e:	d5d8      	bpl.n	8004c42 <_printf_float+0x242>
 8004c90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c94:	4631      	mov	r1, r6
 8004c96:	4628      	mov	r0, r5
 8004c98:	47b8      	blx	r7
 8004c9a:	3001      	adds	r0, #1
 8004c9c:	f43f af0b 	beq.w	8004ab6 <_printf_float+0xb6>
 8004ca0:	f04f 0900 	mov.w	r9, #0
 8004ca4:	f104 0a1a 	add.w	sl, r4, #26
 8004ca8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004caa:	425b      	negs	r3, r3
 8004cac:	454b      	cmp	r3, r9
 8004cae:	dc01      	bgt.n	8004cb4 <_printf_float+0x2b4>
 8004cb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004cb2:	e794      	b.n	8004bde <_printf_float+0x1de>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	4652      	mov	r2, sl
 8004cb8:	4631      	mov	r1, r6
 8004cba:	4628      	mov	r0, r5
 8004cbc:	47b8      	blx	r7
 8004cbe:	3001      	adds	r0, #1
 8004cc0:	f43f aef9 	beq.w	8004ab6 <_printf_float+0xb6>
 8004cc4:	f109 0901 	add.w	r9, r9, #1
 8004cc8:	e7ee      	b.n	8004ca8 <_printf_float+0x2a8>
 8004cca:	bf00      	nop
 8004ccc:	7fefffff 	.word	0x7fefffff
 8004cd0:	08007252 	.word	0x08007252
 8004cd4:	08007256 	.word	0x08007256
 8004cd8:	0800725a 	.word	0x0800725a
 8004cdc:	0800725e 	.word	0x0800725e
 8004ce0:	08007262 	.word	0x08007262
 8004ce4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ce6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	bfa8      	it	ge
 8004cec:	461a      	movge	r2, r3
 8004cee:	2a00      	cmp	r2, #0
 8004cf0:	4691      	mov	r9, r2
 8004cf2:	dc37      	bgt.n	8004d64 <_printf_float+0x364>
 8004cf4:	f04f 0b00 	mov.w	fp, #0
 8004cf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cfc:	f104 021a 	add.w	r2, r4, #26
 8004d00:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004d04:	ebaa 0309 	sub.w	r3, sl, r9
 8004d08:	455b      	cmp	r3, fp
 8004d0a:	dc33      	bgt.n	8004d74 <_printf_float+0x374>
 8004d0c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004d10:	429a      	cmp	r2, r3
 8004d12:	db3b      	blt.n	8004d8c <_printf_float+0x38c>
 8004d14:	6823      	ldr	r3, [r4, #0]
 8004d16:	07da      	lsls	r2, r3, #31
 8004d18:	d438      	bmi.n	8004d8c <_printf_float+0x38c>
 8004d1a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004d1e:	eba2 0903 	sub.w	r9, r2, r3
 8004d22:	eba2 020a 	sub.w	r2, r2, sl
 8004d26:	4591      	cmp	r9, r2
 8004d28:	bfa8      	it	ge
 8004d2a:	4691      	movge	r9, r2
 8004d2c:	f1b9 0f00 	cmp.w	r9, #0
 8004d30:	dc34      	bgt.n	8004d9c <_printf_float+0x39c>
 8004d32:	f04f 0800 	mov.w	r8, #0
 8004d36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d3a:	f104 0a1a 	add.w	sl, r4, #26
 8004d3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004d42:	1a9b      	subs	r3, r3, r2
 8004d44:	eba3 0309 	sub.w	r3, r3, r9
 8004d48:	4543      	cmp	r3, r8
 8004d4a:	f77f af7a 	ble.w	8004c42 <_printf_float+0x242>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	4652      	mov	r2, sl
 8004d52:	4631      	mov	r1, r6
 8004d54:	4628      	mov	r0, r5
 8004d56:	47b8      	blx	r7
 8004d58:	3001      	adds	r0, #1
 8004d5a:	f43f aeac 	beq.w	8004ab6 <_printf_float+0xb6>
 8004d5e:	f108 0801 	add.w	r8, r8, #1
 8004d62:	e7ec      	b.n	8004d3e <_printf_float+0x33e>
 8004d64:	4613      	mov	r3, r2
 8004d66:	4631      	mov	r1, r6
 8004d68:	4642      	mov	r2, r8
 8004d6a:	4628      	mov	r0, r5
 8004d6c:	47b8      	blx	r7
 8004d6e:	3001      	adds	r0, #1
 8004d70:	d1c0      	bne.n	8004cf4 <_printf_float+0x2f4>
 8004d72:	e6a0      	b.n	8004ab6 <_printf_float+0xb6>
 8004d74:	2301      	movs	r3, #1
 8004d76:	4631      	mov	r1, r6
 8004d78:	4628      	mov	r0, r5
 8004d7a:	920b      	str	r2, [sp, #44]	; 0x2c
 8004d7c:	47b8      	blx	r7
 8004d7e:	3001      	adds	r0, #1
 8004d80:	f43f ae99 	beq.w	8004ab6 <_printf_float+0xb6>
 8004d84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d86:	f10b 0b01 	add.w	fp, fp, #1
 8004d8a:	e7b9      	b.n	8004d00 <_printf_float+0x300>
 8004d8c:	4631      	mov	r1, r6
 8004d8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d92:	4628      	mov	r0, r5
 8004d94:	47b8      	blx	r7
 8004d96:	3001      	adds	r0, #1
 8004d98:	d1bf      	bne.n	8004d1a <_printf_float+0x31a>
 8004d9a:	e68c      	b.n	8004ab6 <_printf_float+0xb6>
 8004d9c:	464b      	mov	r3, r9
 8004d9e:	4631      	mov	r1, r6
 8004da0:	4628      	mov	r0, r5
 8004da2:	eb08 020a 	add.w	r2, r8, sl
 8004da6:	47b8      	blx	r7
 8004da8:	3001      	adds	r0, #1
 8004daa:	d1c2      	bne.n	8004d32 <_printf_float+0x332>
 8004dac:	e683      	b.n	8004ab6 <_printf_float+0xb6>
 8004dae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004db0:	2a01      	cmp	r2, #1
 8004db2:	dc01      	bgt.n	8004db8 <_printf_float+0x3b8>
 8004db4:	07db      	lsls	r3, r3, #31
 8004db6:	d539      	bpl.n	8004e2c <_printf_float+0x42c>
 8004db8:	2301      	movs	r3, #1
 8004dba:	4642      	mov	r2, r8
 8004dbc:	4631      	mov	r1, r6
 8004dbe:	4628      	mov	r0, r5
 8004dc0:	47b8      	blx	r7
 8004dc2:	3001      	adds	r0, #1
 8004dc4:	f43f ae77 	beq.w	8004ab6 <_printf_float+0xb6>
 8004dc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004dcc:	4631      	mov	r1, r6
 8004dce:	4628      	mov	r0, r5
 8004dd0:	47b8      	blx	r7
 8004dd2:	3001      	adds	r0, #1
 8004dd4:	f43f ae6f 	beq.w	8004ab6 <_printf_float+0xb6>
 8004dd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2300      	movs	r3, #0
 8004de0:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8004de4:	f7fb fde0 	bl	80009a8 <__aeabi_dcmpeq>
 8004de8:	b9d8      	cbnz	r0, 8004e22 <_printf_float+0x422>
 8004dea:	f109 33ff 	add.w	r3, r9, #4294967295
 8004dee:	f108 0201 	add.w	r2, r8, #1
 8004df2:	4631      	mov	r1, r6
 8004df4:	4628      	mov	r0, r5
 8004df6:	47b8      	blx	r7
 8004df8:	3001      	adds	r0, #1
 8004dfa:	d10e      	bne.n	8004e1a <_printf_float+0x41a>
 8004dfc:	e65b      	b.n	8004ab6 <_printf_float+0xb6>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	464a      	mov	r2, r9
 8004e02:	4631      	mov	r1, r6
 8004e04:	4628      	mov	r0, r5
 8004e06:	47b8      	blx	r7
 8004e08:	3001      	adds	r0, #1
 8004e0a:	f43f ae54 	beq.w	8004ab6 <_printf_float+0xb6>
 8004e0e:	f108 0801 	add.w	r8, r8, #1
 8004e12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e14:	3b01      	subs	r3, #1
 8004e16:	4543      	cmp	r3, r8
 8004e18:	dcf1      	bgt.n	8004dfe <_printf_float+0x3fe>
 8004e1a:	4653      	mov	r3, sl
 8004e1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004e20:	e6de      	b.n	8004be0 <_printf_float+0x1e0>
 8004e22:	f04f 0800 	mov.w	r8, #0
 8004e26:	f104 091a 	add.w	r9, r4, #26
 8004e2a:	e7f2      	b.n	8004e12 <_printf_float+0x412>
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	4642      	mov	r2, r8
 8004e30:	e7df      	b.n	8004df2 <_printf_float+0x3f2>
 8004e32:	2301      	movs	r3, #1
 8004e34:	464a      	mov	r2, r9
 8004e36:	4631      	mov	r1, r6
 8004e38:	4628      	mov	r0, r5
 8004e3a:	47b8      	blx	r7
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	f43f ae3a 	beq.w	8004ab6 <_printf_float+0xb6>
 8004e42:	f108 0801 	add.w	r8, r8, #1
 8004e46:	68e3      	ldr	r3, [r4, #12]
 8004e48:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004e4a:	1a5b      	subs	r3, r3, r1
 8004e4c:	4543      	cmp	r3, r8
 8004e4e:	dcf0      	bgt.n	8004e32 <_printf_float+0x432>
 8004e50:	e6fb      	b.n	8004c4a <_printf_float+0x24a>
 8004e52:	f04f 0800 	mov.w	r8, #0
 8004e56:	f104 0919 	add.w	r9, r4, #25
 8004e5a:	e7f4      	b.n	8004e46 <_printf_float+0x446>

08004e5c <_printf_common>:
 8004e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e60:	4616      	mov	r6, r2
 8004e62:	4699      	mov	r9, r3
 8004e64:	688a      	ldr	r2, [r1, #8]
 8004e66:	690b      	ldr	r3, [r1, #16]
 8004e68:	4607      	mov	r7, r0
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	bfb8      	it	lt
 8004e6e:	4613      	movlt	r3, r2
 8004e70:	6033      	str	r3, [r6, #0]
 8004e72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e76:	460c      	mov	r4, r1
 8004e78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e7c:	b10a      	cbz	r2, 8004e82 <_printf_common+0x26>
 8004e7e:	3301      	adds	r3, #1
 8004e80:	6033      	str	r3, [r6, #0]
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	0699      	lsls	r1, r3, #26
 8004e86:	bf42      	ittt	mi
 8004e88:	6833      	ldrmi	r3, [r6, #0]
 8004e8a:	3302      	addmi	r3, #2
 8004e8c:	6033      	strmi	r3, [r6, #0]
 8004e8e:	6825      	ldr	r5, [r4, #0]
 8004e90:	f015 0506 	ands.w	r5, r5, #6
 8004e94:	d106      	bne.n	8004ea4 <_printf_common+0x48>
 8004e96:	f104 0a19 	add.w	sl, r4, #25
 8004e9a:	68e3      	ldr	r3, [r4, #12]
 8004e9c:	6832      	ldr	r2, [r6, #0]
 8004e9e:	1a9b      	subs	r3, r3, r2
 8004ea0:	42ab      	cmp	r3, r5
 8004ea2:	dc2b      	bgt.n	8004efc <_printf_common+0xa0>
 8004ea4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ea8:	1e13      	subs	r3, r2, #0
 8004eaa:	6822      	ldr	r2, [r4, #0]
 8004eac:	bf18      	it	ne
 8004eae:	2301      	movne	r3, #1
 8004eb0:	0692      	lsls	r2, r2, #26
 8004eb2:	d430      	bmi.n	8004f16 <_printf_common+0xba>
 8004eb4:	4649      	mov	r1, r9
 8004eb6:	4638      	mov	r0, r7
 8004eb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ebc:	47c0      	blx	r8
 8004ebe:	3001      	adds	r0, #1
 8004ec0:	d023      	beq.n	8004f0a <_printf_common+0xae>
 8004ec2:	6823      	ldr	r3, [r4, #0]
 8004ec4:	6922      	ldr	r2, [r4, #16]
 8004ec6:	f003 0306 	and.w	r3, r3, #6
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	bf14      	ite	ne
 8004ece:	2500      	movne	r5, #0
 8004ed0:	6833      	ldreq	r3, [r6, #0]
 8004ed2:	f04f 0600 	mov.w	r6, #0
 8004ed6:	bf08      	it	eq
 8004ed8:	68e5      	ldreq	r5, [r4, #12]
 8004eda:	f104 041a 	add.w	r4, r4, #26
 8004ede:	bf08      	it	eq
 8004ee0:	1aed      	subeq	r5, r5, r3
 8004ee2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004ee6:	bf08      	it	eq
 8004ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004eec:	4293      	cmp	r3, r2
 8004eee:	bfc4      	itt	gt
 8004ef0:	1a9b      	subgt	r3, r3, r2
 8004ef2:	18ed      	addgt	r5, r5, r3
 8004ef4:	42b5      	cmp	r5, r6
 8004ef6:	d11a      	bne.n	8004f2e <_printf_common+0xd2>
 8004ef8:	2000      	movs	r0, #0
 8004efa:	e008      	b.n	8004f0e <_printf_common+0xb2>
 8004efc:	2301      	movs	r3, #1
 8004efe:	4652      	mov	r2, sl
 8004f00:	4649      	mov	r1, r9
 8004f02:	4638      	mov	r0, r7
 8004f04:	47c0      	blx	r8
 8004f06:	3001      	adds	r0, #1
 8004f08:	d103      	bne.n	8004f12 <_printf_common+0xb6>
 8004f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f12:	3501      	adds	r5, #1
 8004f14:	e7c1      	b.n	8004e9a <_printf_common+0x3e>
 8004f16:	2030      	movs	r0, #48	; 0x30
 8004f18:	18e1      	adds	r1, r4, r3
 8004f1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f1e:	1c5a      	adds	r2, r3, #1
 8004f20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f24:	4422      	add	r2, r4
 8004f26:	3302      	adds	r3, #2
 8004f28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f2c:	e7c2      	b.n	8004eb4 <_printf_common+0x58>
 8004f2e:	2301      	movs	r3, #1
 8004f30:	4622      	mov	r2, r4
 8004f32:	4649      	mov	r1, r9
 8004f34:	4638      	mov	r0, r7
 8004f36:	47c0      	blx	r8
 8004f38:	3001      	adds	r0, #1
 8004f3a:	d0e6      	beq.n	8004f0a <_printf_common+0xae>
 8004f3c:	3601      	adds	r6, #1
 8004f3e:	e7d9      	b.n	8004ef4 <_printf_common+0x98>

08004f40 <_printf_i>:
 8004f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f44:	7e0f      	ldrb	r7, [r1, #24]
 8004f46:	4691      	mov	r9, r2
 8004f48:	2f78      	cmp	r7, #120	; 0x78
 8004f4a:	4680      	mov	r8, r0
 8004f4c:	460c      	mov	r4, r1
 8004f4e:	469a      	mov	sl, r3
 8004f50:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f52:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004f56:	d807      	bhi.n	8004f68 <_printf_i+0x28>
 8004f58:	2f62      	cmp	r7, #98	; 0x62
 8004f5a:	d80a      	bhi.n	8004f72 <_printf_i+0x32>
 8004f5c:	2f00      	cmp	r7, #0
 8004f5e:	f000 80d5 	beq.w	800510c <_printf_i+0x1cc>
 8004f62:	2f58      	cmp	r7, #88	; 0x58
 8004f64:	f000 80c1 	beq.w	80050ea <_printf_i+0x1aa>
 8004f68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f70:	e03a      	b.n	8004fe8 <_printf_i+0xa8>
 8004f72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f76:	2b15      	cmp	r3, #21
 8004f78:	d8f6      	bhi.n	8004f68 <_printf_i+0x28>
 8004f7a:	a101      	add	r1, pc, #4	; (adr r1, 8004f80 <_printf_i+0x40>)
 8004f7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f80:	08004fd9 	.word	0x08004fd9
 8004f84:	08004fed 	.word	0x08004fed
 8004f88:	08004f69 	.word	0x08004f69
 8004f8c:	08004f69 	.word	0x08004f69
 8004f90:	08004f69 	.word	0x08004f69
 8004f94:	08004f69 	.word	0x08004f69
 8004f98:	08004fed 	.word	0x08004fed
 8004f9c:	08004f69 	.word	0x08004f69
 8004fa0:	08004f69 	.word	0x08004f69
 8004fa4:	08004f69 	.word	0x08004f69
 8004fa8:	08004f69 	.word	0x08004f69
 8004fac:	080050f3 	.word	0x080050f3
 8004fb0:	08005019 	.word	0x08005019
 8004fb4:	080050ad 	.word	0x080050ad
 8004fb8:	08004f69 	.word	0x08004f69
 8004fbc:	08004f69 	.word	0x08004f69
 8004fc0:	08005115 	.word	0x08005115
 8004fc4:	08004f69 	.word	0x08004f69
 8004fc8:	08005019 	.word	0x08005019
 8004fcc:	08004f69 	.word	0x08004f69
 8004fd0:	08004f69 	.word	0x08004f69
 8004fd4:	080050b5 	.word	0x080050b5
 8004fd8:	682b      	ldr	r3, [r5, #0]
 8004fda:	1d1a      	adds	r2, r3, #4
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	602a      	str	r2, [r5, #0]
 8004fe0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fe4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e0a0      	b.n	800512e <_printf_i+0x1ee>
 8004fec:	6820      	ldr	r0, [r4, #0]
 8004fee:	682b      	ldr	r3, [r5, #0]
 8004ff0:	0607      	lsls	r7, r0, #24
 8004ff2:	f103 0104 	add.w	r1, r3, #4
 8004ff6:	6029      	str	r1, [r5, #0]
 8004ff8:	d501      	bpl.n	8004ffe <_printf_i+0xbe>
 8004ffa:	681e      	ldr	r6, [r3, #0]
 8004ffc:	e003      	b.n	8005006 <_printf_i+0xc6>
 8004ffe:	0646      	lsls	r6, r0, #25
 8005000:	d5fb      	bpl.n	8004ffa <_printf_i+0xba>
 8005002:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005006:	2e00      	cmp	r6, #0
 8005008:	da03      	bge.n	8005012 <_printf_i+0xd2>
 800500a:	232d      	movs	r3, #45	; 0x2d
 800500c:	4276      	negs	r6, r6
 800500e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005012:	230a      	movs	r3, #10
 8005014:	4859      	ldr	r0, [pc, #356]	; (800517c <_printf_i+0x23c>)
 8005016:	e012      	b.n	800503e <_printf_i+0xfe>
 8005018:	682b      	ldr	r3, [r5, #0]
 800501a:	6820      	ldr	r0, [r4, #0]
 800501c:	1d19      	adds	r1, r3, #4
 800501e:	6029      	str	r1, [r5, #0]
 8005020:	0605      	lsls	r5, r0, #24
 8005022:	d501      	bpl.n	8005028 <_printf_i+0xe8>
 8005024:	681e      	ldr	r6, [r3, #0]
 8005026:	e002      	b.n	800502e <_printf_i+0xee>
 8005028:	0641      	lsls	r1, r0, #25
 800502a:	d5fb      	bpl.n	8005024 <_printf_i+0xe4>
 800502c:	881e      	ldrh	r6, [r3, #0]
 800502e:	2f6f      	cmp	r7, #111	; 0x6f
 8005030:	bf0c      	ite	eq
 8005032:	2308      	moveq	r3, #8
 8005034:	230a      	movne	r3, #10
 8005036:	4851      	ldr	r0, [pc, #324]	; (800517c <_printf_i+0x23c>)
 8005038:	2100      	movs	r1, #0
 800503a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800503e:	6865      	ldr	r5, [r4, #4]
 8005040:	2d00      	cmp	r5, #0
 8005042:	bfa8      	it	ge
 8005044:	6821      	ldrge	r1, [r4, #0]
 8005046:	60a5      	str	r5, [r4, #8]
 8005048:	bfa4      	itt	ge
 800504a:	f021 0104 	bicge.w	r1, r1, #4
 800504e:	6021      	strge	r1, [r4, #0]
 8005050:	b90e      	cbnz	r6, 8005056 <_printf_i+0x116>
 8005052:	2d00      	cmp	r5, #0
 8005054:	d04b      	beq.n	80050ee <_printf_i+0x1ae>
 8005056:	4615      	mov	r5, r2
 8005058:	fbb6 f1f3 	udiv	r1, r6, r3
 800505c:	fb03 6711 	mls	r7, r3, r1, r6
 8005060:	5dc7      	ldrb	r7, [r0, r7]
 8005062:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005066:	4637      	mov	r7, r6
 8005068:	42bb      	cmp	r3, r7
 800506a:	460e      	mov	r6, r1
 800506c:	d9f4      	bls.n	8005058 <_printf_i+0x118>
 800506e:	2b08      	cmp	r3, #8
 8005070:	d10b      	bne.n	800508a <_printf_i+0x14a>
 8005072:	6823      	ldr	r3, [r4, #0]
 8005074:	07de      	lsls	r6, r3, #31
 8005076:	d508      	bpl.n	800508a <_printf_i+0x14a>
 8005078:	6923      	ldr	r3, [r4, #16]
 800507a:	6861      	ldr	r1, [r4, #4]
 800507c:	4299      	cmp	r1, r3
 800507e:	bfde      	ittt	le
 8005080:	2330      	movle	r3, #48	; 0x30
 8005082:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005086:	f105 35ff 	addle.w	r5, r5, #4294967295
 800508a:	1b52      	subs	r2, r2, r5
 800508c:	6122      	str	r2, [r4, #16]
 800508e:	464b      	mov	r3, r9
 8005090:	4621      	mov	r1, r4
 8005092:	4640      	mov	r0, r8
 8005094:	f8cd a000 	str.w	sl, [sp]
 8005098:	aa03      	add	r2, sp, #12
 800509a:	f7ff fedf 	bl	8004e5c <_printf_common>
 800509e:	3001      	adds	r0, #1
 80050a0:	d14a      	bne.n	8005138 <_printf_i+0x1f8>
 80050a2:	f04f 30ff 	mov.w	r0, #4294967295
 80050a6:	b004      	add	sp, #16
 80050a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	f043 0320 	orr.w	r3, r3, #32
 80050b2:	6023      	str	r3, [r4, #0]
 80050b4:	2778      	movs	r7, #120	; 0x78
 80050b6:	4832      	ldr	r0, [pc, #200]	; (8005180 <_printf_i+0x240>)
 80050b8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80050bc:	6823      	ldr	r3, [r4, #0]
 80050be:	6829      	ldr	r1, [r5, #0]
 80050c0:	061f      	lsls	r7, r3, #24
 80050c2:	f851 6b04 	ldr.w	r6, [r1], #4
 80050c6:	d402      	bmi.n	80050ce <_printf_i+0x18e>
 80050c8:	065f      	lsls	r7, r3, #25
 80050ca:	bf48      	it	mi
 80050cc:	b2b6      	uxthmi	r6, r6
 80050ce:	07df      	lsls	r7, r3, #31
 80050d0:	bf48      	it	mi
 80050d2:	f043 0320 	orrmi.w	r3, r3, #32
 80050d6:	6029      	str	r1, [r5, #0]
 80050d8:	bf48      	it	mi
 80050da:	6023      	strmi	r3, [r4, #0]
 80050dc:	b91e      	cbnz	r6, 80050e6 <_printf_i+0x1a6>
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	f023 0320 	bic.w	r3, r3, #32
 80050e4:	6023      	str	r3, [r4, #0]
 80050e6:	2310      	movs	r3, #16
 80050e8:	e7a6      	b.n	8005038 <_printf_i+0xf8>
 80050ea:	4824      	ldr	r0, [pc, #144]	; (800517c <_printf_i+0x23c>)
 80050ec:	e7e4      	b.n	80050b8 <_printf_i+0x178>
 80050ee:	4615      	mov	r5, r2
 80050f0:	e7bd      	b.n	800506e <_printf_i+0x12e>
 80050f2:	682b      	ldr	r3, [r5, #0]
 80050f4:	6826      	ldr	r6, [r4, #0]
 80050f6:	1d18      	adds	r0, r3, #4
 80050f8:	6961      	ldr	r1, [r4, #20]
 80050fa:	6028      	str	r0, [r5, #0]
 80050fc:	0635      	lsls	r5, r6, #24
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	d501      	bpl.n	8005106 <_printf_i+0x1c6>
 8005102:	6019      	str	r1, [r3, #0]
 8005104:	e002      	b.n	800510c <_printf_i+0x1cc>
 8005106:	0670      	lsls	r0, r6, #25
 8005108:	d5fb      	bpl.n	8005102 <_printf_i+0x1c2>
 800510a:	8019      	strh	r1, [r3, #0]
 800510c:	2300      	movs	r3, #0
 800510e:	4615      	mov	r5, r2
 8005110:	6123      	str	r3, [r4, #16]
 8005112:	e7bc      	b.n	800508e <_printf_i+0x14e>
 8005114:	682b      	ldr	r3, [r5, #0]
 8005116:	2100      	movs	r1, #0
 8005118:	1d1a      	adds	r2, r3, #4
 800511a:	602a      	str	r2, [r5, #0]
 800511c:	681d      	ldr	r5, [r3, #0]
 800511e:	6862      	ldr	r2, [r4, #4]
 8005120:	4628      	mov	r0, r5
 8005122:	f000 f9b4 	bl	800548e <memchr>
 8005126:	b108      	cbz	r0, 800512c <_printf_i+0x1ec>
 8005128:	1b40      	subs	r0, r0, r5
 800512a:	6060      	str	r0, [r4, #4]
 800512c:	6863      	ldr	r3, [r4, #4]
 800512e:	6123      	str	r3, [r4, #16]
 8005130:	2300      	movs	r3, #0
 8005132:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005136:	e7aa      	b.n	800508e <_printf_i+0x14e>
 8005138:	462a      	mov	r2, r5
 800513a:	4649      	mov	r1, r9
 800513c:	4640      	mov	r0, r8
 800513e:	6923      	ldr	r3, [r4, #16]
 8005140:	47d0      	blx	sl
 8005142:	3001      	adds	r0, #1
 8005144:	d0ad      	beq.n	80050a2 <_printf_i+0x162>
 8005146:	6823      	ldr	r3, [r4, #0]
 8005148:	079b      	lsls	r3, r3, #30
 800514a:	d413      	bmi.n	8005174 <_printf_i+0x234>
 800514c:	68e0      	ldr	r0, [r4, #12]
 800514e:	9b03      	ldr	r3, [sp, #12]
 8005150:	4298      	cmp	r0, r3
 8005152:	bfb8      	it	lt
 8005154:	4618      	movlt	r0, r3
 8005156:	e7a6      	b.n	80050a6 <_printf_i+0x166>
 8005158:	2301      	movs	r3, #1
 800515a:	4632      	mov	r2, r6
 800515c:	4649      	mov	r1, r9
 800515e:	4640      	mov	r0, r8
 8005160:	47d0      	blx	sl
 8005162:	3001      	adds	r0, #1
 8005164:	d09d      	beq.n	80050a2 <_printf_i+0x162>
 8005166:	3501      	adds	r5, #1
 8005168:	68e3      	ldr	r3, [r4, #12]
 800516a:	9903      	ldr	r1, [sp, #12]
 800516c:	1a5b      	subs	r3, r3, r1
 800516e:	42ab      	cmp	r3, r5
 8005170:	dcf2      	bgt.n	8005158 <_printf_i+0x218>
 8005172:	e7eb      	b.n	800514c <_printf_i+0x20c>
 8005174:	2500      	movs	r5, #0
 8005176:	f104 0619 	add.w	r6, r4, #25
 800517a:	e7f5      	b.n	8005168 <_printf_i+0x228>
 800517c:	08007264 	.word	0x08007264
 8005180:	08007275 	.word	0x08007275

08005184 <std>:
 8005184:	2300      	movs	r3, #0
 8005186:	b510      	push	{r4, lr}
 8005188:	4604      	mov	r4, r0
 800518a:	e9c0 3300 	strd	r3, r3, [r0]
 800518e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005192:	6083      	str	r3, [r0, #8]
 8005194:	8181      	strh	r1, [r0, #12]
 8005196:	6643      	str	r3, [r0, #100]	; 0x64
 8005198:	81c2      	strh	r2, [r0, #14]
 800519a:	6183      	str	r3, [r0, #24]
 800519c:	4619      	mov	r1, r3
 800519e:	2208      	movs	r2, #8
 80051a0:	305c      	adds	r0, #92	; 0x5c
 80051a2:	f000 f8f4 	bl	800538e <memset>
 80051a6:	4b0d      	ldr	r3, [pc, #52]	; (80051dc <std+0x58>)
 80051a8:	6224      	str	r4, [r4, #32]
 80051aa:	6263      	str	r3, [r4, #36]	; 0x24
 80051ac:	4b0c      	ldr	r3, [pc, #48]	; (80051e0 <std+0x5c>)
 80051ae:	62a3      	str	r3, [r4, #40]	; 0x28
 80051b0:	4b0c      	ldr	r3, [pc, #48]	; (80051e4 <std+0x60>)
 80051b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80051b4:	4b0c      	ldr	r3, [pc, #48]	; (80051e8 <std+0x64>)
 80051b6:	6323      	str	r3, [r4, #48]	; 0x30
 80051b8:	4b0c      	ldr	r3, [pc, #48]	; (80051ec <std+0x68>)
 80051ba:	429c      	cmp	r4, r3
 80051bc:	d006      	beq.n	80051cc <std+0x48>
 80051be:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80051c2:	4294      	cmp	r4, r2
 80051c4:	d002      	beq.n	80051cc <std+0x48>
 80051c6:	33d0      	adds	r3, #208	; 0xd0
 80051c8:	429c      	cmp	r4, r3
 80051ca:	d105      	bne.n	80051d8 <std+0x54>
 80051cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80051d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051d4:	f000 b958 	b.w	8005488 <__retarget_lock_init_recursive>
 80051d8:	bd10      	pop	{r4, pc}
 80051da:	bf00      	nop
 80051dc:	08005309 	.word	0x08005309
 80051e0:	0800532b 	.word	0x0800532b
 80051e4:	08005363 	.word	0x08005363
 80051e8:	08005387 	.word	0x08005387
 80051ec:	2000088c 	.word	0x2000088c

080051f0 <stdio_exit_handler>:
 80051f0:	4a02      	ldr	r2, [pc, #8]	; (80051fc <stdio_exit_handler+0xc>)
 80051f2:	4903      	ldr	r1, [pc, #12]	; (8005200 <stdio_exit_handler+0x10>)
 80051f4:	4803      	ldr	r0, [pc, #12]	; (8005204 <stdio_exit_handler+0x14>)
 80051f6:	f000 b869 	b.w	80052cc <_fwalk_sglue>
 80051fa:	bf00      	nop
 80051fc:	2000008c 	.word	0x2000008c
 8005200:	08006b8d 	.word	0x08006b8d
 8005204:	20000098 	.word	0x20000098

08005208 <cleanup_stdio>:
 8005208:	6841      	ldr	r1, [r0, #4]
 800520a:	4b0c      	ldr	r3, [pc, #48]	; (800523c <cleanup_stdio+0x34>)
 800520c:	b510      	push	{r4, lr}
 800520e:	4299      	cmp	r1, r3
 8005210:	4604      	mov	r4, r0
 8005212:	d001      	beq.n	8005218 <cleanup_stdio+0x10>
 8005214:	f001 fcba 	bl	8006b8c <_fflush_r>
 8005218:	68a1      	ldr	r1, [r4, #8]
 800521a:	4b09      	ldr	r3, [pc, #36]	; (8005240 <cleanup_stdio+0x38>)
 800521c:	4299      	cmp	r1, r3
 800521e:	d002      	beq.n	8005226 <cleanup_stdio+0x1e>
 8005220:	4620      	mov	r0, r4
 8005222:	f001 fcb3 	bl	8006b8c <_fflush_r>
 8005226:	68e1      	ldr	r1, [r4, #12]
 8005228:	4b06      	ldr	r3, [pc, #24]	; (8005244 <cleanup_stdio+0x3c>)
 800522a:	4299      	cmp	r1, r3
 800522c:	d004      	beq.n	8005238 <cleanup_stdio+0x30>
 800522e:	4620      	mov	r0, r4
 8005230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005234:	f001 bcaa 	b.w	8006b8c <_fflush_r>
 8005238:	bd10      	pop	{r4, pc}
 800523a:	bf00      	nop
 800523c:	2000088c 	.word	0x2000088c
 8005240:	200008f4 	.word	0x200008f4
 8005244:	2000095c 	.word	0x2000095c

08005248 <global_stdio_init.part.0>:
 8005248:	b510      	push	{r4, lr}
 800524a:	4b0b      	ldr	r3, [pc, #44]	; (8005278 <global_stdio_init.part.0+0x30>)
 800524c:	4c0b      	ldr	r4, [pc, #44]	; (800527c <global_stdio_init.part.0+0x34>)
 800524e:	4a0c      	ldr	r2, [pc, #48]	; (8005280 <global_stdio_init.part.0+0x38>)
 8005250:	4620      	mov	r0, r4
 8005252:	601a      	str	r2, [r3, #0]
 8005254:	2104      	movs	r1, #4
 8005256:	2200      	movs	r2, #0
 8005258:	f7ff ff94 	bl	8005184 <std>
 800525c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005260:	2201      	movs	r2, #1
 8005262:	2109      	movs	r1, #9
 8005264:	f7ff ff8e 	bl	8005184 <std>
 8005268:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800526c:	2202      	movs	r2, #2
 800526e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005272:	2112      	movs	r1, #18
 8005274:	f7ff bf86 	b.w	8005184 <std>
 8005278:	200009c4 	.word	0x200009c4
 800527c:	2000088c 	.word	0x2000088c
 8005280:	080051f1 	.word	0x080051f1

08005284 <__sfp_lock_acquire>:
 8005284:	4801      	ldr	r0, [pc, #4]	; (800528c <__sfp_lock_acquire+0x8>)
 8005286:	f000 b900 	b.w	800548a <__retarget_lock_acquire_recursive>
 800528a:	bf00      	nop
 800528c:	200009cd 	.word	0x200009cd

08005290 <__sfp_lock_release>:
 8005290:	4801      	ldr	r0, [pc, #4]	; (8005298 <__sfp_lock_release+0x8>)
 8005292:	f000 b8fb 	b.w	800548c <__retarget_lock_release_recursive>
 8005296:	bf00      	nop
 8005298:	200009cd 	.word	0x200009cd

0800529c <__sinit>:
 800529c:	b510      	push	{r4, lr}
 800529e:	4604      	mov	r4, r0
 80052a0:	f7ff fff0 	bl	8005284 <__sfp_lock_acquire>
 80052a4:	6a23      	ldr	r3, [r4, #32]
 80052a6:	b11b      	cbz	r3, 80052b0 <__sinit+0x14>
 80052a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052ac:	f7ff bff0 	b.w	8005290 <__sfp_lock_release>
 80052b0:	4b04      	ldr	r3, [pc, #16]	; (80052c4 <__sinit+0x28>)
 80052b2:	6223      	str	r3, [r4, #32]
 80052b4:	4b04      	ldr	r3, [pc, #16]	; (80052c8 <__sinit+0x2c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1f5      	bne.n	80052a8 <__sinit+0xc>
 80052bc:	f7ff ffc4 	bl	8005248 <global_stdio_init.part.0>
 80052c0:	e7f2      	b.n	80052a8 <__sinit+0xc>
 80052c2:	bf00      	nop
 80052c4:	08005209 	.word	0x08005209
 80052c8:	200009c4 	.word	0x200009c4

080052cc <_fwalk_sglue>:
 80052cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052d0:	4607      	mov	r7, r0
 80052d2:	4688      	mov	r8, r1
 80052d4:	4614      	mov	r4, r2
 80052d6:	2600      	movs	r6, #0
 80052d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052dc:	f1b9 0901 	subs.w	r9, r9, #1
 80052e0:	d505      	bpl.n	80052ee <_fwalk_sglue+0x22>
 80052e2:	6824      	ldr	r4, [r4, #0]
 80052e4:	2c00      	cmp	r4, #0
 80052e6:	d1f7      	bne.n	80052d8 <_fwalk_sglue+0xc>
 80052e8:	4630      	mov	r0, r6
 80052ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ee:	89ab      	ldrh	r3, [r5, #12]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d907      	bls.n	8005304 <_fwalk_sglue+0x38>
 80052f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052f8:	3301      	adds	r3, #1
 80052fa:	d003      	beq.n	8005304 <_fwalk_sglue+0x38>
 80052fc:	4629      	mov	r1, r5
 80052fe:	4638      	mov	r0, r7
 8005300:	47c0      	blx	r8
 8005302:	4306      	orrs	r6, r0
 8005304:	3568      	adds	r5, #104	; 0x68
 8005306:	e7e9      	b.n	80052dc <_fwalk_sglue+0x10>

08005308 <__sread>:
 8005308:	b510      	push	{r4, lr}
 800530a:	460c      	mov	r4, r1
 800530c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005310:	f000 f86c 	bl	80053ec <_read_r>
 8005314:	2800      	cmp	r0, #0
 8005316:	bfab      	itete	ge
 8005318:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800531a:	89a3      	ldrhlt	r3, [r4, #12]
 800531c:	181b      	addge	r3, r3, r0
 800531e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005322:	bfac      	ite	ge
 8005324:	6563      	strge	r3, [r4, #84]	; 0x54
 8005326:	81a3      	strhlt	r3, [r4, #12]
 8005328:	bd10      	pop	{r4, pc}

0800532a <__swrite>:
 800532a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800532e:	461f      	mov	r7, r3
 8005330:	898b      	ldrh	r3, [r1, #12]
 8005332:	4605      	mov	r5, r0
 8005334:	05db      	lsls	r3, r3, #23
 8005336:	460c      	mov	r4, r1
 8005338:	4616      	mov	r6, r2
 800533a:	d505      	bpl.n	8005348 <__swrite+0x1e>
 800533c:	2302      	movs	r3, #2
 800533e:	2200      	movs	r2, #0
 8005340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005344:	f000 f840 	bl	80053c8 <_lseek_r>
 8005348:	89a3      	ldrh	r3, [r4, #12]
 800534a:	4632      	mov	r2, r6
 800534c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005350:	81a3      	strh	r3, [r4, #12]
 8005352:	4628      	mov	r0, r5
 8005354:	463b      	mov	r3, r7
 8005356:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800535a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800535e:	f000 b857 	b.w	8005410 <_write_r>

08005362 <__sseek>:
 8005362:	b510      	push	{r4, lr}
 8005364:	460c      	mov	r4, r1
 8005366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800536a:	f000 f82d 	bl	80053c8 <_lseek_r>
 800536e:	1c43      	adds	r3, r0, #1
 8005370:	89a3      	ldrh	r3, [r4, #12]
 8005372:	bf15      	itete	ne
 8005374:	6560      	strne	r0, [r4, #84]	; 0x54
 8005376:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800537a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800537e:	81a3      	strheq	r3, [r4, #12]
 8005380:	bf18      	it	ne
 8005382:	81a3      	strhne	r3, [r4, #12]
 8005384:	bd10      	pop	{r4, pc}

08005386 <__sclose>:
 8005386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800538a:	f000 b80d 	b.w	80053a8 <_close_r>

0800538e <memset>:
 800538e:	4603      	mov	r3, r0
 8005390:	4402      	add	r2, r0
 8005392:	4293      	cmp	r3, r2
 8005394:	d100      	bne.n	8005398 <memset+0xa>
 8005396:	4770      	bx	lr
 8005398:	f803 1b01 	strb.w	r1, [r3], #1
 800539c:	e7f9      	b.n	8005392 <memset+0x4>
	...

080053a0 <_localeconv_r>:
 80053a0:	4800      	ldr	r0, [pc, #0]	; (80053a4 <_localeconv_r+0x4>)
 80053a2:	4770      	bx	lr
 80053a4:	200001d8 	.word	0x200001d8

080053a8 <_close_r>:
 80053a8:	b538      	push	{r3, r4, r5, lr}
 80053aa:	2300      	movs	r3, #0
 80053ac:	4d05      	ldr	r5, [pc, #20]	; (80053c4 <_close_r+0x1c>)
 80053ae:	4604      	mov	r4, r0
 80053b0:	4608      	mov	r0, r1
 80053b2:	602b      	str	r3, [r5, #0]
 80053b4:	f7fc fb96 	bl	8001ae4 <_close>
 80053b8:	1c43      	adds	r3, r0, #1
 80053ba:	d102      	bne.n	80053c2 <_close_r+0x1a>
 80053bc:	682b      	ldr	r3, [r5, #0]
 80053be:	b103      	cbz	r3, 80053c2 <_close_r+0x1a>
 80053c0:	6023      	str	r3, [r4, #0]
 80053c2:	bd38      	pop	{r3, r4, r5, pc}
 80053c4:	200009c8 	.word	0x200009c8

080053c8 <_lseek_r>:
 80053c8:	b538      	push	{r3, r4, r5, lr}
 80053ca:	4604      	mov	r4, r0
 80053cc:	4608      	mov	r0, r1
 80053ce:	4611      	mov	r1, r2
 80053d0:	2200      	movs	r2, #0
 80053d2:	4d05      	ldr	r5, [pc, #20]	; (80053e8 <_lseek_r+0x20>)
 80053d4:	602a      	str	r2, [r5, #0]
 80053d6:	461a      	mov	r2, r3
 80053d8:	f7fc fba8 	bl	8001b2c <_lseek>
 80053dc:	1c43      	adds	r3, r0, #1
 80053de:	d102      	bne.n	80053e6 <_lseek_r+0x1e>
 80053e0:	682b      	ldr	r3, [r5, #0]
 80053e2:	b103      	cbz	r3, 80053e6 <_lseek_r+0x1e>
 80053e4:	6023      	str	r3, [r4, #0]
 80053e6:	bd38      	pop	{r3, r4, r5, pc}
 80053e8:	200009c8 	.word	0x200009c8

080053ec <_read_r>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	4604      	mov	r4, r0
 80053f0:	4608      	mov	r0, r1
 80053f2:	4611      	mov	r1, r2
 80053f4:	2200      	movs	r2, #0
 80053f6:	4d05      	ldr	r5, [pc, #20]	; (800540c <_read_r+0x20>)
 80053f8:	602a      	str	r2, [r5, #0]
 80053fa:	461a      	mov	r2, r3
 80053fc:	f7fc fb39 	bl	8001a72 <_read>
 8005400:	1c43      	adds	r3, r0, #1
 8005402:	d102      	bne.n	800540a <_read_r+0x1e>
 8005404:	682b      	ldr	r3, [r5, #0]
 8005406:	b103      	cbz	r3, 800540a <_read_r+0x1e>
 8005408:	6023      	str	r3, [r4, #0]
 800540a:	bd38      	pop	{r3, r4, r5, pc}
 800540c:	200009c8 	.word	0x200009c8

08005410 <_write_r>:
 8005410:	b538      	push	{r3, r4, r5, lr}
 8005412:	4604      	mov	r4, r0
 8005414:	4608      	mov	r0, r1
 8005416:	4611      	mov	r1, r2
 8005418:	2200      	movs	r2, #0
 800541a:	4d05      	ldr	r5, [pc, #20]	; (8005430 <_write_r+0x20>)
 800541c:	602a      	str	r2, [r5, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	f7fc fb44 	bl	8001aac <_write>
 8005424:	1c43      	adds	r3, r0, #1
 8005426:	d102      	bne.n	800542e <_write_r+0x1e>
 8005428:	682b      	ldr	r3, [r5, #0]
 800542a:	b103      	cbz	r3, 800542e <_write_r+0x1e>
 800542c:	6023      	str	r3, [r4, #0]
 800542e:	bd38      	pop	{r3, r4, r5, pc}
 8005430:	200009c8 	.word	0x200009c8

08005434 <__errno>:
 8005434:	4b01      	ldr	r3, [pc, #4]	; (800543c <__errno+0x8>)
 8005436:	6818      	ldr	r0, [r3, #0]
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	200000e4 	.word	0x200000e4

08005440 <__libc_init_array>:
 8005440:	b570      	push	{r4, r5, r6, lr}
 8005442:	2600      	movs	r6, #0
 8005444:	4d0c      	ldr	r5, [pc, #48]	; (8005478 <__libc_init_array+0x38>)
 8005446:	4c0d      	ldr	r4, [pc, #52]	; (800547c <__libc_init_array+0x3c>)
 8005448:	1b64      	subs	r4, r4, r5
 800544a:	10a4      	asrs	r4, r4, #2
 800544c:	42a6      	cmp	r6, r4
 800544e:	d109      	bne.n	8005464 <__libc_init_array+0x24>
 8005450:	f001 fede 	bl	8007210 <_init>
 8005454:	2600      	movs	r6, #0
 8005456:	4d0a      	ldr	r5, [pc, #40]	; (8005480 <__libc_init_array+0x40>)
 8005458:	4c0a      	ldr	r4, [pc, #40]	; (8005484 <__libc_init_array+0x44>)
 800545a:	1b64      	subs	r4, r4, r5
 800545c:	10a4      	asrs	r4, r4, #2
 800545e:	42a6      	cmp	r6, r4
 8005460:	d105      	bne.n	800546e <__libc_init_array+0x2e>
 8005462:	bd70      	pop	{r4, r5, r6, pc}
 8005464:	f855 3b04 	ldr.w	r3, [r5], #4
 8005468:	4798      	blx	r3
 800546a:	3601      	adds	r6, #1
 800546c:	e7ee      	b.n	800544c <__libc_init_array+0xc>
 800546e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005472:	4798      	blx	r3
 8005474:	3601      	adds	r6, #1
 8005476:	e7f2      	b.n	800545e <__libc_init_array+0x1e>
 8005478:	080075c4 	.word	0x080075c4
 800547c:	080075c4 	.word	0x080075c4
 8005480:	080075c4 	.word	0x080075c4
 8005484:	080075c8 	.word	0x080075c8

08005488 <__retarget_lock_init_recursive>:
 8005488:	4770      	bx	lr

0800548a <__retarget_lock_acquire_recursive>:
 800548a:	4770      	bx	lr

0800548c <__retarget_lock_release_recursive>:
 800548c:	4770      	bx	lr

0800548e <memchr>:
 800548e:	4603      	mov	r3, r0
 8005490:	b510      	push	{r4, lr}
 8005492:	b2c9      	uxtb	r1, r1
 8005494:	4402      	add	r2, r0
 8005496:	4293      	cmp	r3, r2
 8005498:	4618      	mov	r0, r3
 800549a:	d101      	bne.n	80054a0 <memchr+0x12>
 800549c:	2000      	movs	r0, #0
 800549e:	e003      	b.n	80054a8 <memchr+0x1a>
 80054a0:	7804      	ldrb	r4, [r0, #0]
 80054a2:	3301      	adds	r3, #1
 80054a4:	428c      	cmp	r4, r1
 80054a6:	d1f6      	bne.n	8005496 <memchr+0x8>
 80054a8:	bd10      	pop	{r4, pc}

080054aa <memcpy>:
 80054aa:	440a      	add	r2, r1
 80054ac:	4291      	cmp	r1, r2
 80054ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80054b2:	d100      	bne.n	80054b6 <memcpy+0xc>
 80054b4:	4770      	bx	lr
 80054b6:	b510      	push	{r4, lr}
 80054b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054bc:	4291      	cmp	r1, r2
 80054be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054c2:	d1f9      	bne.n	80054b8 <memcpy+0xe>
 80054c4:	bd10      	pop	{r4, pc}

080054c6 <quorem>:
 80054c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ca:	6903      	ldr	r3, [r0, #16]
 80054cc:	690c      	ldr	r4, [r1, #16]
 80054ce:	4607      	mov	r7, r0
 80054d0:	42a3      	cmp	r3, r4
 80054d2:	db7f      	blt.n	80055d4 <quorem+0x10e>
 80054d4:	3c01      	subs	r4, #1
 80054d6:	f100 0514 	add.w	r5, r0, #20
 80054da:	f101 0814 	add.w	r8, r1, #20
 80054de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054e2:	9301      	str	r3, [sp, #4]
 80054e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054ec:	3301      	adds	r3, #1
 80054ee:	429a      	cmp	r2, r3
 80054f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80054f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054fc:	d331      	bcc.n	8005562 <quorem+0x9c>
 80054fe:	f04f 0e00 	mov.w	lr, #0
 8005502:	4640      	mov	r0, r8
 8005504:	46ac      	mov	ip, r5
 8005506:	46f2      	mov	sl, lr
 8005508:	f850 2b04 	ldr.w	r2, [r0], #4
 800550c:	b293      	uxth	r3, r2
 800550e:	fb06 e303 	mla	r3, r6, r3, lr
 8005512:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005516:	0c1a      	lsrs	r2, r3, #16
 8005518:	b29b      	uxth	r3, r3
 800551a:	fb06 220e 	mla	r2, r6, lr, r2
 800551e:	ebaa 0303 	sub.w	r3, sl, r3
 8005522:	f8dc a000 	ldr.w	sl, [ip]
 8005526:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800552a:	fa1f fa8a 	uxth.w	sl, sl
 800552e:	4453      	add	r3, sl
 8005530:	f8dc a000 	ldr.w	sl, [ip]
 8005534:	b292      	uxth	r2, r2
 8005536:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800553a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800553e:	b29b      	uxth	r3, r3
 8005540:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005544:	4581      	cmp	r9, r0
 8005546:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800554a:	f84c 3b04 	str.w	r3, [ip], #4
 800554e:	d2db      	bcs.n	8005508 <quorem+0x42>
 8005550:	f855 300b 	ldr.w	r3, [r5, fp]
 8005554:	b92b      	cbnz	r3, 8005562 <quorem+0x9c>
 8005556:	9b01      	ldr	r3, [sp, #4]
 8005558:	3b04      	subs	r3, #4
 800555a:	429d      	cmp	r5, r3
 800555c:	461a      	mov	r2, r3
 800555e:	d32d      	bcc.n	80055bc <quorem+0xf6>
 8005560:	613c      	str	r4, [r7, #16]
 8005562:	4638      	mov	r0, r7
 8005564:	f001 f992 	bl	800688c <__mcmp>
 8005568:	2800      	cmp	r0, #0
 800556a:	db23      	blt.n	80055b4 <quorem+0xee>
 800556c:	4629      	mov	r1, r5
 800556e:	2000      	movs	r0, #0
 8005570:	3601      	adds	r6, #1
 8005572:	f858 2b04 	ldr.w	r2, [r8], #4
 8005576:	f8d1 c000 	ldr.w	ip, [r1]
 800557a:	b293      	uxth	r3, r2
 800557c:	1ac3      	subs	r3, r0, r3
 800557e:	0c12      	lsrs	r2, r2, #16
 8005580:	fa1f f08c 	uxth.w	r0, ip
 8005584:	4403      	add	r3, r0
 8005586:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800558a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800558e:	b29b      	uxth	r3, r3
 8005590:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005594:	45c1      	cmp	r9, r8
 8005596:	ea4f 4022 	mov.w	r0, r2, asr #16
 800559a:	f841 3b04 	str.w	r3, [r1], #4
 800559e:	d2e8      	bcs.n	8005572 <quorem+0xac>
 80055a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055a8:	b922      	cbnz	r2, 80055b4 <quorem+0xee>
 80055aa:	3b04      	subs	r3, #4
 80055ac:	429d      	cmp	r5, r3
 80055ae:	461a      	mov	r2, r3
 80055b0:	d30a      	bcc.n	80055c8 <quorem+0x102>
 80055b2:	613c      	str	r4, [r7, #16]
 80055b4:	4630      	mov	r0, r6
 80055b6:	b003      	add	sp, #12
 80055b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055bc:	6812      	ldr	r2, [r2, #0]
 80055be:	3b04      	subs	r3, #4
 80055c0:	2a00      	cmp	r2, #0
 80055c2:	d1cd      	bne.n	8005560 <quorem+0x9a>
 80055c4:	3c01      	subs	r4, #1
 80055c6:	e7c8      	b.n	800555a <quorem+0x94>
 80055c8:	6812      	ldr	r2, [r2, #0]
 80055ca:	3b04      	subs	r3, #4
 80055cc:	2a00      	cmp	r2, #0
 80055ce:	d1f0      	bne.n	80055b2 <quorem+0xec>
 80055d0:	3c01      	subs	r4, #1
 80055d2:	e7eb      	b.n	80055ac <quorem+0xe6>
 80055d4:	2000      	movs	r0, #0
 80055d6:	e7ee      	b.n	80055b6 <quorem+0xf0>

080055d8 <_dtoa_r>:
 80055d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055dc:	4616      	mov	r6, r2
 80055de:	461f      	mov	r7, r3
 80055e0:	69c4      	ldr	r4, [r0, #28]
 80055e2:	b099      	sub	sp, #100	; 0x64
 80055e4:	4605      	mov	r5, r0
 80055e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80055ea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80055ee:	b974      	cbnz	r4, 800560e <_dtoa_r+0x36>
 80055f0:	2010      	movs	r0, #16
 80055f2:	f000 fe1d 	bl	8006230 <malloc>
 80055f6:	4602      	mov	r2, r0
 80055f8:	61e8      	str	r0, [r5, #28]
 80055fa:	b920      	cbnz	r0, 8005606 <_dtoa_r+0x2e>
 80055fc:	21ef      	movs	r1, #239	; 0xef
 80055fe:	4bac      	ldr	r3, [pc, #688]	; (80058b0 <_dtoa_r+0x2d8>)
 8005600:	48ac      	ldr	r0, [pc, #688]	; (80058b4 <_dtoa_r+0x2dc>)
 8005602:	f001 fafb 	bl	8006bfc <__assert_func>
 8005606:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800560a:	6004      	str	r4, [r0, #0]
 800560c:	60c4      	str	r4, [r0, #12]
 800560e:	69eb      	ldr	r3, [r5, #28]
 8005610:	6819      	ldr	r1, [r3, #0]
 8005612:	b151      	cbz	r1, 800562a <_dtoa_r+0x52>
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	2301      	movs	r3, #1
 8005618:	4093      	lsls	r3, r2
 800561a:	604a      	str	r2, [r1, #4]
 800561c:	608b      	str	r3, [r1, #8]
 800561e:	4628      	mov	r0, r5
 8005620:	f000 fefa 	bl	8006418 <_Bfree>
 8005624:	2200      	movs	r2, #0
 8005626:	69eb      	ldr	r3, [r5, #28]
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	1e3b      	subs	r3, r7, #0
 800562c:	bfaf      	iteee	ge
 800562e:	2300      	movge	r3, #0
 8005630:	2201      	movlt	r2, #1
 8005632:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005636:	9305      	strlt	r3, [sp, #20]
 8005638:	bfa8      	it	ge
 800563a:	f8c8 3000 	strge.w	r3, [r8]
 800563e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005642:	4b9d      	ldr	r3, [pc, #628]	; (80058b8 <_dtoa_r+0x2e0>)
 8005644:	bfb8      	it	lt
 8005646:	f8c8 2000 	strlt.w	r2, [r8]
 800564a:	ea33 0309 	bics.w	r3, r3, r9
 800564e:	d119      	bne.n	8005684 <_dtoa_r+0xac>
 8005650:	f242 730f 	movw	r3, #9999	; 0x270f
 8005654:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800565c:	4333      	orrs	r3, r6
 800565e:	f000 8589 	beq.w	8006174 <_dtoa_r+0xb9c>
 8005662:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005664:	b953      	cbnz	r3, 800567c <_dtoa_r+0xa4>
 8005666:	4b95      	ldr	r3, [pc, #596]	; (80058bc <_dtoa_r+0x2e4>)
 8005668:	e023      	b.n	80056b2 <_dtoa_r+0xda>
 800566a:	4b95      	ldr	r3, [pc, #596]	; (80058c0 <_dtoa_r+0x2e8>)
 800566c:	9303      	str	r3, [sp, #12]
 800566e:	3308      	adds	r3, #8
 8005670:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	9803      	ldr	r0, [sp, #12]
 8005676:	b019      	add	sp, #100	; 0x64
 8005678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800567c:	4b8f      	ldr	r3, [pc, #572]	; (80058bc <_dtoa_r+0x2e4>)
 800567e:	9303      	str	r3, [sp, #12]
 8005680:	3303      	adds	r3, #3
 8005682:	e7f5      	b.n	8005670 <_dtoa_r+0x98>
 8005684:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005688:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800568c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005690:	2200      	movs	r2, #0
 8005692:	2300      	movs	r3, #0
 8005694:	f7fb f988 	bl	80009a8 <__aeabi_dcmpeq>
 8005698:	4680      	mov	r8, r0
 800569a:	b160      	cbz	r0, 80056b6 <_dtoa_r+0xde>
 800569c:	2301      	movs	r3, #1
 800569e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 8562 	beq.w	800616e <_dtoa_r+0xb96>
 80056aa:	4b86      	ldr	r3, [pc, #536]	; (80058c4 <_dtoa_r+0x2ec>)
 80056ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80056ae:	6013      	str	r3, [r2, #0]
 80056b0:	3b01      	subs	r3, #1
 80056b2:	9303      	str	r3, [sp, #12]
 80056b4:	e7de      	b.n	8005674 <_dtoa_r+0x9c>
 80056b6:	ab16      	add	r3, sp, #88	; 0x58
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	ab17      	add	r3, sp, #92	; 0x5c
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	4628      	mov	r0, r5
 80056c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80056c4:	f001 f98a 	bl	80069dc <__d2b>
 80056c8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80056cc:	4682      	mov	sl, r0
 80056ce:	2c00      	cmp	r4, #0
 80056d0:	d07e      	beq.n	80057d0 <_dtoa_r+0x1f8>
 80056d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056d8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80056dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056e0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80056e4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80056e8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80056ec:	4619      	mov	r1, r3
 80056ee:	2200      	movs	r2, #0
 80056f0:	4b75      	ldr	r3, [pc, #468]	; (80058c8 <_dtoa_r+0x2f0>)
 80056f2:	f7fa fd39 	bl	8000168 <__aeabi_dsub>
 80056f6:	a368      	add	r3, pc, #416	; (adr r3, 8005898 <_dtoa_r+0x2c0>)
 80056f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056fc:	f7fa feec 	bl	80004d8 <__aeabi_dmul>
 8005700:	a367      	add	r3, pc, #412	; (adr r3, 80058a0 <_dtoa_r+0x2c8>)
 8005702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005706:	f7fa fd31 	bl	800016c <__adddf3>
 800570a:	4606      	mov	r6, r0
 800570c:	4620      	mov	r0, r4
 800570e:	460f      	mov	r7, r1
 8005710:	f7fa fe78 	bl	8000404 <__aeabi_i2d>
 8005714:	a364      	add	r3, pc, #400	; (adr r3, 80058a8 <_dtoa_r+0x2d0>)
 8005716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571a:	f7fa fedd 	bl	80004d8 <__aeabi_dmul>
 800571e:	4602      	mov	r2, r0
 8005720:	460b      	mov	r3, r1
 8005722:	4630      	mov	r0, r6
 8005724:	4639      	mov	r1, r7
 8005726:	f7fa fd21 	bl	800016c <__adddf3>
 800572a:	4606      	mov	r6, r0
 800572c:	460f      	mov	r7, r1
 800572e:	f7fb f983 	bl	8000a38 <__aeabi_d2iz>
 8005732:	2200      	movs	r2, #0
 8005734:	4683      	mov	fp, r0
 8005736:	2300      	movs	r3, #0
 8005738:	4630      	mov	r0, r6
 800573a:	4639      	mov	r1, r7
 800573c:	f7fb f93e 	bl	80009bc <__aeabi_dcmplt>
 8005740:	b148      	cbz	r0, 8005756 <_dtoa_r+0x17e>
 8005742:	4658      	mov	r0, fp
 8005744:	f7fa fe5e 	bl	8000404 <__aeabi_i2d>
 8005748:	4632      	mov	r2, r6
 800574a:	463b      	mov	r3, r7
 800574c:	f7fb f92c 	bl	80009a8 <__aeabi_dcmpeq>
 8005750:	b908      	cbnz	r0, 8005756 <_dtoa_r+0x17e>
 8005752:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005756:	f1bb 0f16 	cmp.w	fp, #22
 800575a:	d857      	bhi.n	800580c <_dtoa_r+0x234>
 800575c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005760:	4b5a      	ldr	r3, [pc, #360]	; (80058cc <_dtoa_r+0x2f4>)
 8005762:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576a:	f7fb f927 	bl	80009bc <__aeabi_dcmplt>
 800576e:	2800      	cmp	r0, #0
 8005770:	d04e      	beq.n	8005810 <_dtoa_r+0x238>
 8005772:	2300      	movs	r3, #0
 8005774:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005778:	930f      	str	r3, [sp, #60]	; 0x3c
 800577a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800577c:	1b1b      	subs	r3, r3, r4
 800577e:	1e5a      	subs	r2, r3, #1
 8005780:	bf46      	itte	mi
 8005782:	f1c3 0901 	rsbmi	r9, r3, #1
 8005786:	2300      	movmi	r3, #0
 8005788:	f04f 0900 	movpl.w	r9, #0
 800578c:	9209      	str	r2, [sp, #36]	; 0x24
 800578e:	bf48      	it	mi
 8005790:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005792:	f1bb 0f00 	cmp.w	fp, #0
 8005796:	db3d      	blt.n	8005814 <_dtoa_r+0x23c>
 8005798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800579a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800579e:	445b      	add	r3, fp
 80057a0:	9309      	str	r3, [sp, #36]	; 0x24
 80057a2:	2300      	movs	r3, #0
 80057a4:	930a      	str	r3, [sp, #40]	; 0x28
 80057a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057a8:	2b09      	cmp	r3, #9
 80057aa:	d867      	bhi.n	800587c <_dtoa_r+0x2a4>
 80057ac:	2b05      	cmp	r3, #5
 80057ae:	bfc4      	itt	gt
 80057b0:	3b04      	subgt	r3, #4
 80057b2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80057b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057b6:	bfc8      	it	gt
 80057b8:	2400      	movgt	r4, #0
 80057ba:	f1a3 0302 	sub.w	r3, r3, #2
 80057be:	bfd8      	it	le
 80057c0:	2401      	movle	r4, #1
 80057c2:	2b03      	cmp	r3, #3
 80057c4:	f200 8086 	bhi.w	80058d4 <_dtoa_r+0x2fc>
 80057c8:	e8df f003 	tbb	[pc, r3]
 80057cc:	5637392c 	.word	0x5637392c
 80057d0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80057d4:	441c      	add	r4, r3
 80057d6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80057da:	2b20      	cmp	r3, #32
 80057dc:	bfc1      	itttt	gt
 80057de:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057e2:	fa09 f903 	lslgt.w	r9, r9, r3
 80057e6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80057ea:	fa26 f303 	lsrgt.w	r3, r6, r3
 80057ee:	bfd6      	itet	le
 80057f0:	f1c3 0320 	rsble	r3, r3, #32
 80057f4:	ea49 0003 	orrgt.w	r0, r9, r3
 80057f8:	fa06 f003 	lslle.w	r0, r6, r3
 80057fc:	f7fa fdf2 	bl	80003e4 <__aeabi_ui2d>
 8005800:	2201      	movs	r2, #1
 8005802:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005806:	3c01      	subs	r4, #1
 8005808:	9213      	str	r2, [sp, #76]	; 0x4c
 800580a:	e76f      	b.n	80056ec <_dtoa_r+0x114>
 800580c:	2301      	movs	r3, #1
 800580e:	e7b3      	b.n	8005778 <_dtoa_r+0x1a0>
 8005810:	900f      	str	r0, [sp, #60]	; 0x3c
 8005812:	e7b2      	b.n	800577a <_dtoa_r+0x1a2>
 8005814:	f1cb 0300 	rsb	r3, fp, #0
 8005818:	930a      	str	r3, [sp, #40]	; 0x28
 800581a:	2300      	movs	r3, #0
 800581c:	eba9 090b 	sub.w	r9, r9, fp
 8005820:	930e      	str	r3, [sp, #56]	; 0x38
 8005822:	e7c0      	b.n	80057a6 <_dtoa_r+0x1ce>
 8005824:	2300      	movs	r3, #0
 8005826:	930b      	str	r3, [sp, #44]	; 0x2c
 8005828:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800582a:	2b00      	cmp	r3, #0
 800582c:	dc55      	bgt.n	80058da <_dtoa_r+0x302>
 800582e:	2301      	movs	r3, #1
 8005830:	461a      	mov	r2, r3
 8005832:	9306      	str	r3, [sp, #24]
 8005834:	9308      	str	r3, [sp, #32]
 8005836:	9223      	str	r2, [sp, #140]	; 0x8c
 8005838:	e00b      	b.n	8005852 <_dtoa_r+0x27a>
 800583a:	2301      	movs	r3, #1
 800583c:	e7f3      	b.n	8005826 <_dtoa_r+0x24e>
 800583e:	2300      	movs	r3, #0
 8005840:	930b      	str	r3, [sp, #44]	; 0x2c
 8005842:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005844:	445b      	add	r3, fp
 8005846:	9306      	str	r3, [sp, #24]
 8005848:	3301      	adds	r3, #1
 800584a:	2b01      	cmp	r3, #1
 800584c:	9308      	str	r3, [sp, #32]
 800584e:	bfb8      	it	lt
 8005850:	2301      	movlt	r3, #1
 8005852:	2100      	movs	r1, #0
 8005854:	2204      	movs	r2, #4
 8005856:	69e8      	ldr	r0, [r5, #28]
 8005858:	f102 0614 	add.w	r6, r2, #20
 800585c:	429e      	cmp	r6, r3
 800585e:	d940      	bls.n	80058e2 <_dtoa_r+0x30a>
 8005860:	6041      	str	r1, [r0, #4]
 8005862:	4628      	mov	r0, r5
 8005864:	f000 fd98 	bl	8006398 <_Balloc>
 8005868:	9003      	str	r0, [sp, #12]
 800586a:	2800      	cmp	r0, #0
 800586c:	d13c      	bne.n	80058e8 <_dtoa_r+0x310>
 800586e:	4602      	mov	r2, r0
 8005870:	f240 11af 	movw	r1, #431	; 0x1af
 8005874:	4b16      	ldr	r3, [pc, #88]	; (80058d0 <_dtoa_r+0x2f8>)
 8005876:	e6c3      	b.n	8005600 <_dtoa_r+0x28>
 8005878:	2301      	movs	r3, #1
 800587a:	e7e1      	b.n	8005840 <_dtoa_r+0x268>
 800587c:	2401      	movs	r4, #1
 800587e:	2300      	movs	r3, #0
 8005880:	940b      	str	r4, [sp, #44]	; 0x2c
 8005882:	9322      	str	r3, [sp, #136]	; 0x88
 8005884:	f04f 33ff 	mov.w	r3, #4294967295
 8005888:	2200      	movs	r2, #0
 800588a:	9306      	str	r3, [sp, #24]
 800588c:	9308      	str	r3, [sp, #32]
 800588e:	2312      	movs	r3, #18
 8005890:	e7d1      	b.n	8005836 <_dtoa_r+0x25e>
 8005892:	bf00      	nop
 8005894:	f3af 8000 	nop.w
 8005898:	636f4361 	.word	0x636f4361
 800589c:	3fd287a7 	.word	0x3fd287a7
 80058a0:	8b60c8b3 	.word	0x8b60c8b3
 80058a4:	3fc68a28 	.word	0x3fc68a28
 80058a8:	509f79fb 	.word	0x509f79fb
 80058ac:	3fd34413 	.word	0x3fd34413
 80058b0:	08007293 	.word	0x08007293
 80058b4:	080072aa 	.word	0x080072aa
 80058b8:	7ff00000 	.word	0x7ff00000
 80058bc:	0800728f 	.word	0x0800728f
 80058c0:	08007286 	.word	0x08007286
 80058c4:	08007263 	.word	0x08007263
 80058c8:	3ff80000 	.word	0x3ff80000
 80058cc:	08007398 	.word	0x08007398
 80058d0:	08007302 	.word	0x08007302
 80058d4:	2301      	movs	r3, #1
 80058d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80058d8:	e7d4      	b.n	8005884 <_dtoa_r+0x2ac>
 80058da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80058dc:	9306      	str	r3, [sp, #24]
 80058de:	9308      	str	r3, [sp, #32]
 80058e0:	e7b7      	b.n	8005852 <_dtoa_r+0x27a>
 80058e2:	3101      	adds	r1, #1
 80058e4:	0052      	lsls	r2, r2, #1
 80058e6:	e7b7      	b.n	8005858 <_dtoa_r+0x280>
 80058e8:	69eb      	ldr	r3, [r5, #28]
 80058ea:	9a03      	ldr	r2, [sp, #12]
 80058ec:	601a      	str	r2, [r3, #0]
 80058ee:	9b08      	ldr	r3, [sp, #32]
 80058f0:	2b0e      	cmp	r3, #14
 80058f2:	f200 80a8 	bhi.w	8005a46 <_dtoa_r+0x46e>
 80058f6:	2c00      	cmp	r4, #0
 80058f8:	f000 80a5 	beq.w	8005a46 <_dtoa_r+0x46e>
 80058fc:	f1bb 0f00 	cmp.w	fp, #0
 8005900:	dd34      	ble.n	800596c <_dtoa_r+0x394>
 8005902:	4b9a      	ldr	r3, [pc, #616]	; (8005b6c <_dtoa_r+0x594>)
 8005904:	f00b 020f 	and.w	r2, fp, #15
 8005908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800590c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005910:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005914:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005918:	ea4f 142b 	mov.w	r4, fp, asr #4
 800591c:	d016      	beq.n	800594c <_dtoa_r+0x374>
 800591e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005922:	4b93      	ldr	r3, [pc, #588]	; (8005b70 <_dtoa_r+0x598>)
 8005924:	2703      	movs	r7, #3
 8005926:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800592a:	f7fa feff 	bl	800072c <__aeabi_ddiv>
 800592e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005932:	f004 040f 	and.w	r4, r4, #15
 8005936:	4e8e      	ldr	r6, [pc, #568]	; (8005b70 <_dtoa_r+0x598>)
 8005938:	b954      	cbnz	r4, 8005950 <_dtoa_r+0x378>
 800593a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800593e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005942:	f7fa fef3 	bl	800072c <__aeabi_ddiv>
 8005946:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800594a:	e029      	b.n	80059a0 <_dtoa_r+0x3c8>
 800594c:	2702      	movs	r7, #2
 800594e:	e7f2      	b.n	8005936 <_dtoa_r+0x35e>
 8005950:	07e1      	lsls	r1, r4, #31
 8005952:	d508      	bpl.n	8005966 <_dtoa_r+0x38e>
 8005954:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005958:	e9d6 2300 	ldrd	r2, r3, [r6]
 800595c:	f7fa fdbc 	bl	80004d8 <__aeabi_dmul>
 8005960:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005964:	3701      	adds	r7, #1
 8005966:	1064      	asrs	r4, r4, #1
 8005968:	3608      	adds	r6, #8
 800596a:	e7e5      	b.n	8005938 <_dtoa_r+0x360>
 800596c:	f000 80a5 	beq.w	8005aba <_dtoa_r+0x4e2>
 8005970:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005974:	f1cb 0400 	rsb	r4, fp, #0
 8005978:	4b7c      	ldr	r3, [pc, #496]	; (8005b6c <_dtoa_r+0x594>)
 800597a:	f004 020f 	and.w	r2, r4, #15
 800597e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005986:	f7fa fda7 	bl	80004d8 <__aeabi_dmul>
 800598a:	2702      	movs	r7, #2
 800598c:	2300      	movs	r3, #0
 800598e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005992:	4e77      	ldr	r6, [pc, #476]	; (8005b70 <_dtoa_r+0x598>)
 8005994:	1124      	asrs	r4, r4, #4
 8005996:	2c00      	cmp	r4, #0
 8005998:	f040 8084 	bne.w	8005aa4 <_dtoa_r+0x4cc>
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1d2      	bne.n	8005946 <_dtoa_r+0x36e>
 80059a0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80059a4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80059a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 8087 	beq.w	8005abe <_dtoa_r+0x4e6>
 80059b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059b4:	2200      	movs	r2, #0
 80059b6:	4b6f      	ldr	r3, [pc, #444]	; (8005b74 <_dtoa_r+0x59c>)
 80059b8:	f7fb f800 	bl	80009bc <__aeabi_dcmplt>
 80059bc:	2800      	cmp	r0, #0
 80059be:	d07e      	beq.n	8005abe <_dtoa_r+0x4e6>
 80059c0:	9b08      	ldr	r3, [sp, #32]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d07b      	beq.n	8005abe <_dtoa_r+0x4e6>
 80059c6:	9b06      	ldr	r3, [sp, #24]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	dd38      	ble.n	8005a3e <_dtoa_r+0x466>
 80059cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059d0:	2200      	movs	r2, #0
 80059d2:	4b69      	ldr	r3, [pc, #420]	; (8005b78 <_dtoa_r+0x5a0>)
 80059d4:	f7fa fd80 	bl	80004d8 <__aeabi_dmul>
 80059d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059dc:	9c06      	ldr	r4, [sp, #24]
 80059de:	f10b 38ff 	add.w	r8, fp, #4294967295
 80059e2:	3701      	adds	r7, #1
 80059e4:	4638      	mov	r0, r7
 80059e6:	f7fa fd0d 	bl	8000404 <__aeabi_i2d>
 80059ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059ee:	f7fa fd73 	bl	80004d8 <__aeabi_dmul>
 80059f2:	2200      	movs	r2, #0
 80059f4:	4b61      	ldr	r3, [pc, #388]	; (8005b7c <_dtoa_r+0x5a4>)
 80059f6:	f7fa fbb9 	bl	800016c <__adddf3>
 80059fa:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80059fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005a02:	9611      	str	r6, [sp, #68]	; 0x44
 8005a04:	2c00      	cmp	r4, #0
 8005a06:	d15d      	bne.n	8005ac4 <_dtoa_r+0x4ec>
 8005a08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	4b5c      	ldr	r3, [pc, #368]	; (8005b80 <_dtoa_r+0x5a8>)
 8005a10:	f7fa fbaa 	bl	8000168 <__aeabi_dsub>
 8005a14:	4602      	mov	r2, r0
 8005a16:	460b      	mov	r3, r1
 8005a18:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a1c:	4633      	mov	r3, r6
 8005a1e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a20:	f7fa ffea 	bl	80009f8 <__aeabi_dcmpgt>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	f040 8295 	bne.w	8005f54 <_dtoa_r+0x97c>
 8005a2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a2e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a30:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005a34:	f7fa ffc2 	bl	80009bc <__aeabi_dcmplt>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	f040 8289 	bne.w	8005f50 <_dtoa_r+0x978>
 8005a3e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005a42:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005a46:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f2c0 8151 	blt.w	8005cf0 <_dtoa_r+0x718>
 8005a4e:	f1bb 0f0e 	cmp.w	fp, #14
 8005a52:	f300 814d 	bgt.w	8005cf0 <_dtoa_r+0x718>
 8005a56:	4b45      	ldr	r3, [pc, #276]	; (8005b6c <_dtoa_r+0x594>)
 8005a58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005a5c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a60:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005a64:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f280 80da 	bge.w	8005c20 <_dtoa_r+0x648>
 8005a6c:	9b08      	ldr	r3, [sp, #32]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	f300 80d6 	bgt.w	8005c20 <_dtoa_r+0x648>
 8005a74:	f040 826b 	bne.w	8005f4e <_dtoa_r+0x976>
 8005a78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	4b40      	ldr	r3, [pc, #256]	; (8005b80 <_dtoa_r+0x5a8>)
 8005a80:	f7fa fd2a 	bl	80004d8 <__aeabi_dmul>
 8005a84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a88:	f7fa ffac 	bl	80009e4 <__aeabi_dcmpge>
 8005a8c:	9c08      	ldr	r4, [sp, #32]
 8005a8e:	4626      	mov	r6, r4
 8005a90:	2800      	cmp	r0, #0
 8005a92:	f040 8241 	bne.w	8005f18 <_dtoa_r+0x940>
 8005a96:	2331      	movs	r3, #49	; 0x31
 8005a98:	9f03      	ldr	r7, [sp, #12]
 8005a9a:	f10b 0b01 	add.w	fp, fp, #1
 8005a9e:	f807 3b01 	strb.w	r3, [r7], #1
 8005aa2:	e23d      	b.n	8005f20 <_dtoa_r+0x948>
 8005aa4:	07e2      	lsls	r2, r4, #31
 8005aa6:	d505      	bpl.n	8005ab4 <_dtoa_r+0x4dc>
 8005aa8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005aac:	f7fa fd14 	bl	80004d8 <__aeabi_dmul>
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	3701      	adds	r7, #1
 8005ab4:	1064      	asrs	r4, r4, #1
 8005ab6:	3608      	adds	r6, #8
 8005ab8:	e76d      	b.n	8005996 <_dtoa_r+0x3be>
 8005aba:	2702      	movs	r7, #2
 8005abc:	e770      	b.n	80059a0 <_dtoa_r+0x3c8>
 8005abe:	46d8      	mov	r8, fp
 8005ac0:	9c08      	ldr	r4, [sp, #32]
 8005ac2:	e78f      	b.n	80059e4 <_dtoa_r+0x40c>
 8005ac4:	9903      	ldr	r1, [sp, #12]
 8005ac6:	4b29      	ldr	r3, [pc, #164]	; (8005b6c <_dtoa_r+0x594>)
 8005ac8:	4421      	add	r1, r4
 8005aca:	9112      	str	r1, [sp, #72]	; 0x48
 8005acc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ace:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ad2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005ad6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ada:	2900      	cmp	r1, #0
 8005adc:	d054      	beq.n	8005b88 <_dtoa_r+0x5b0>
 8005ade:	2000      	movs	r0, #0
 8005ae0:	4928      	ldr	r1, [pc, #160]	; (8005b84 <_dtoa_r+0x5ac>)
 8005ae2:	f7fa fe23 	bl	800072c <__aeabi_ddiv>
 8005ae6:	463b      	mov	r3, r7
 8005ae8:	4632      	mov	r2, r6
 8005aea:	f7fa fb3d 	bl	8000168 <__aeabi_dsub>
 8005aee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005af2:	9f03      	ldr	r7, [sp, #12]
 8005af4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005af8:	f7fa ff9e 	bl	8000a38 <__aeabi_d2iz>
 8005afc:	4604      	mov	r4, r0
 8005afe:	f7fa fc81 	bl	8000404 <__aeabi_i2d>
 8005b02:	4602      	mov	r2, r0
 8005b04:	460b      	mov	r3, r1
 8005b06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b0a:	f7fa fb2d 	bl	8000168 <__aeabi_dsub>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	460b      	mov	r3, r1
 8005b12:	3430      	adds	r4, #48	; 0x30
 8005b14:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b1c:	f807 4b01 	strb.w	r4, [r7], #1
 8005b20:	f7fa ff4c 	bl	80009bc <__aeabi_dcmplt>
 8005b24:	2800      	cmp	r0, #0
 8005b26:	d173      	bne.n	8005c10 <_dtoa_r+0x638>
 8005b28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	4911      	ldr	r1, [pc, #68]	; (8005b74 <_dtoa_r+0x59c>)
 8005b30:	f7fa fb1a 	bl	8000168 <__aeabi_dsub>
 8005b34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b38:	f7fa ff40 	bl	80009bc <__aeabi_dcmplt>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	f040 80b6 	bne.w	8005cae <_dtoa_r+0x6d6>
 8005b42:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b44:	429f      	cmp	r7, r3
 8005b46:	f43f af7a 	beq.w	8005a3e <_dtoa_r+0x466>
 8005b4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b4e:	2200      	movs	r2, #0
 8005b50:	4b09      	ldr	r3, [pc, #36]	; (8005b78 <_dtoa_r+0x5a0>)
 8005b52:	f7fa fcc1 	bl	80004d8 <__aeabi_dmul>
 8005b56:	2200      	movs	r2, #0
 8005b58:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b60:	4b05      	ldr	r3, [pc, #20]	; (8005b78 <_dtoa_r+0x5a0>)
 8005b62:	f7fa fcb9 	bl	80004d8 <__aeabi_dmul>
 8005b66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b6a:	e7c3      	b.n	8005af4 <_dtoa_r+0x51c>
 8005b6c:	08007398 	.word	0x08007398
 8005b70:	08007370 	.word	0x08007370
 8005b74:	3ff00000 	.word	0x3ff00000
 8005b78:	40240000 	.word	0x40240000
 8005b7c:	401c0000 	.word	0x401c0000
 8005b80:	40140000 	.word	0x40140000
 8005b84:	3fe00000 	.word	0x3fe00000
 8005b88:	4630      	mov	r0, r6
 8005b8a:	4639      	mov	r1, r7
 8005b8c:	f7fa fca4 	bl	80004d8 <__aeabi_dmul>
 8005b90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b92:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b96:	9c03      	ldr	r4, [sp, #12]
 8005b98:	9314      	str	r3, [sp, #80]	; 0x50
 8005b9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b9e:	f7fa ff4b 	bl	8000a38 <__aeabi_d2iz>
 8005ba2:	9015      	str	r0, [sp, #84]	; 0x54
 8005ba4:	f7fa fc2e 	bl	8000404 <__aeabi_i2d>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bb0:	f7fa fada 	bl	8000168 <__aeabi_dsub>
 8005bb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005bb6:	4606      	mov	r6, r0
 8005bb8:	3330      	adds	r3, #48	; 0x30
 8005bba:	f804 3b01 	strb.w	r3, [r4], #1
 8005bbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bc0:	460f      	mov	r7, r1
 8005bc2:	429c      	cmp	r4, r3
 8005bc4:	f04f 0200 	mov.w	r2, #0
 8005bc8:	d124      	bne.n	8005c14 <_dtoa_r+0x63c>
 8005bca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005bce:	4baf      	ldr	r3, [pc, #700]	; (8005e8c <_dtoa_r+0x8b4>)
 8005bd0:	f7fa facc 	bl	800016c <__adddf3>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4630      	mov	r0, r6
 8005bda:	4639      	mov	r1, r7
 8005bdc:	f7fa ff0c 	bl	80009f8 <__aeabi_dcmpgt>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d163      	bne.n	8005cac <_dtoa_r+0x6d4>
 8005be4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005be8:	2000      	movs	r0, #0
 8005bea:	49a8      	ldr	r1, [pc, #672]	; (8005e8c <_dtoa_r+0x8b4>)
 8005bec:	f7fa fabc 	bl	8000168 <__aeabi_dsub>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	4639      	mov	r1, r7
 8005bf8:	f7fa fee0 	bl	80009bc <__aeabi_dcmplt>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	f43f af1e 	beq.w	8005a3e <_dtoa_r+0x466>
 8005c02:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005c04:	1e7b      	subs	r3, r7, #1
 8005c06:	9314      	str	r3, [sp, #80]	; 0x50
 8005c08:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005c0c:	2b30      	cmp	r3, #48	; 0x30
 8005c0e:	d0f8      	beq.n	8005c02 <_dtoa_r+0x62a>
 8005c10:	46c3      	mov	fp, r8
 8005c12:	e03b      	b.n	8005c8c <_dtoa_r+0x6b4>
 8005c14:	4b9e      	ldr	r3, [pc, #632]	; (8005e90 <_dtoa_r+0x8b8>)
 8005c16:	f7fa fc5f 	bl	80004d8 <__aeabi_dmul>
 8005c1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c1e:	e7bc      	b.n	8005b9a <_dtoa_r+0x5c2>
 8005c20:	9f03      	ldr	r7, [sp, #12]
 8005c22:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005c26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c2a:	4640      	mov	r0, r8
 8005c2c:	4649      	mov	r1, r9
 8005c2e:	f7fa fd7d 	bl	800072c <__aeabi_ddiv>
 8005c32:	f7fa ff01 	bl	8000a38 <__aeabi_d2iz>
 8005c36:	4604      	mov	r4, r0
 8005c38:	f7fa fbe4 	bl	8000404 <__aeabi_i2d>
 8005c3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c40:	f7fa fc4a 	bl	80004d8 <__aeabi_dmul>
 8005c44:	4602      	mov	r2, r0
 8005c46:	460b      	mov	r3, r1
 8005c48:	4640      	mov	r0, r8
 8005c4a:	4649      	mov	r1, r9
 8005c4c:	f7fa fa8c 	bl	8000168 <__aeabi_dsub>
 8005c50:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005c54:	f807 6b01 	strb.w	r6, [r7], #1
 8005c58:	9e03      	ldr	r6, [sp, #12]
 8005c5a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005c5e:	1bbe      	subs	r6, r7, r6
 8005c60:	45b4      	cmp	ip, r6
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	d136      	bne.n	8005cd6 <_dtoa_r+0x6fe>
 8005c68:	f7fa fa80 	bl	800016c <__adddf3>
 8005c6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c70:	4680      	mov	r8, r0
 8005c72:	4689      	mov	r9, r1
 8005c74:	f7fa fec0 	bl	80009f8 <__aeabi_dcmpgt>
 8005c78:	bb58      	cbnz	r0, 8005cd2 <_dtoa_r+0x6fa>
 8005c7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c7e:	4640      	mov	r0, r8
 8005c80:	4649      	mov	r1, r9
 8005c82:	f7fa fe91 	bl	80009a8 <__aeabi_dcmpeq>
 8005c86:	b108      	cbz	r0, 8005c8c <_dtoa_r+0x6b4>
 8005c88:	07e3      	lsls	r3, r4, #31
 8005c8a:	d422      	bmi.n	8005cd2 <_dtoa_r+0x6fa>
 8005c8c:	4651      	mov	r1, sl
 8005c8e:	4628      	mov	r0, r5
 8005c90:	f000 fbc2 	bl	8006418 <_Bfree>
 8005c94:	2300      	movs	r3, #0
 8005c96:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005c98:	703b      	strb	r3, [r7, #0]
 8005c9a:	f10b 0301 	add.w	r3, fp, #1
 8005c9e:	6013      	str	r3, [r2, #0]
 8005ca0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f43f ace6 	beq.w	8005674 <_dtoa_r+0x9c>
 8005ca8:	601f      	str	r7, [r3, #0]
 8005caa:	e4e3      	b.n	8005674 <_dtoa_r+0x9c>
 8005cac:	4627      	mov	r7, r4
 8005cae:	463b      	mov	r3, r7
 8005cb0:	461f      	mov	r7, r3
 8005cb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cb6:	2a39      	cmp	r2, #57	; 0x39
 8005cb8:	d107      	bne.n	8005cca <_dtoa_r+0x6f2>
 8005cba:	9a03      	ldr	r2, [sp, #12]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d1f7      	bne.n	8005cb0 <_dtoa_r+0x6d8>
 8005cc0:	2230      	movs	r2, #48	; 0x30
 8005cc2:	9903      	ldr	r1, [sp, #12]
 8005cc4:	f108 0801 	add.w	r8, r8, #1
 8005cc8:	700a      	strb	r2, [r1, #0]
 8005cca:	781a      	ldrb	r2, [r3, #0]
 8005ccc:	3201      	adds	r2, #1
 8005cce:	701a      	strb	r2, [r3, #0]
 8005cd0:	e79e      	b.n	8005c10 <_dtoa_r+0x638>
 8005cd2:	46d8      	mov	r8, fp
 8005cd4:	e7eb      	b.n	8005cae <_dtoa_r+0x6d6>
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	4b6d      	ldr	r3, [pc, #436]	; (8005e90 <_dtoa_r+0x8b8>)
 8005cda:	f7fa fbfd 	bl	80004d8 <__aeabi_dmul>
 8005cde:	2200      	movs	r2, #0
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	4680      	mov	r8, r0
 8005ce4:	4689      	mov	r9, r1
 8005ce6:	f7fa fe5f 	bl	80009a8 <__aeabi_dcmpeq>
 8005cea:	2800      	cmp	r0, #0
 8005cec:	d09b      	beq.n	8005c26 <_dtoa_r+0x64e>
 8005cee:	e7cd      	b.n	8005c8c <_dtoa_r+0x6b4>
 8005cf0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cf2:	2a00      	cmp	r2, #0
 8005cf4:	f000 80c4 	beq.w	8005e80 <_dtoa_r+0x8a8>
 8005cf8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005cfa:	2a01      	cmp	r2, #1
 8005cfc:	f300 80a8 	bgt.w	8005e50 <_dtoa_r+0x878>
 8005d00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d02:	2a00      	cmp	r2, #0
 8005d04:	f000 80a0 	beq.w	8005e48 <_dtoa_r+0x870>
 8005d08:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d0c:	464f      	mov	r7, r9
 8005d0e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005d10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d12:	2101      	movs	r1, #1
 8005d14:	441a      	add	r2, r3
 8005d16:	4628      	mov	r0, r5
 8005d18:	4499      	add	r9, r3
 8005d1a:	9209      	str	r2, [sp, #36]	; 0x24
 8005d1c:	f000 fc32 	bl	8006584 <__i2b>
 8005d20:	4606      	mov	r6, r0
 8005d22:	b15f      	cbz	r7, 8005d3c <_dtoa_r+0x764>
 8005d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	dd08      	ble.n	8005d3c <_dtoa_r+0x764>
 8005d2a:	42bb      	cmp	r3, r7
 8005d2c:	bfa8      	it	ge
 8005d2e:	463b      	movge	r3, r7
 8005d30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d32:	eba9 0903 	sub.w	r9, r9, r3
 8005d36:	1aff      	subs	r7, r7, r3
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	9309      	str	r3, [sp, #36]	; 0x24
 8005d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d3e:	b1f3      	cbz	r3, 8005d7e <_dtoa_r+0x7a6>
 8005d40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f000 80a0 	beq.w	8005e88 <_dtoa_r+0x8b0>
 8005d48:	2c00      	cmp	r4, #0
 8005d4a:	dd10      	ble.n	8005d6e <_dtoa_r+0x796>
 8005d4c:	4631      	mov	r1, r6
 8005d4e:	4622      	mov	r2, r4
 8005d50:	4628      	mov	r0, r5
 8005d52:	f000 fcd5 	bl	8006700 <__pow5mult>
 8005d56:	4652      	mov	r2, sl
 8005d58:	4601      	mov	r1, r0
 8005d5a:	4606      	mov	r6, r0
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	f000 fc27 	bl	80065b0 <__multiply>
 8005d62:	4680      	mov	r8, r0
 8005d64:	4651      	mov	r1, sl
 8005d66:	4628      	mov	r0, r5
 8005d68:	f000 fb56 	bl	8006418 <_Bfree>
 8005d6c:	46c2      	mov	sl, r8
 8005d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d70:	1b1a      	subs	r2, r3, r4
 8005d72:	d004      	beq.n	8005d7e <_dtoa_r+0x7a6>
 8005d74:	4651      	mov	r1, sl
 8005d76:	4628      	mov	r0, r5
 8005d78:	f000 fcc2 	bl	8006700 <__pow5mult>
 8005d7c:	4682      	mov	sl, r0
 8005d7e:	2101      	movs	r1, #1
 8005d80:	4628      	mov	r0, r5
 8005d82:	f000 fbff 	bl	8006584 <__i2b>
 8005d86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d88:	4604      	mov	r4, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f340 8082 	ble.w	8005e94 <_dtoa_r+0x8bc>
 8005d90:	461a      	mov	r2, r3
 8005d92:	4601      	mov	r1, r0
 8005d94:	4628      	mov	r0, r5
 8005d96:	f000 fcb3 	bl	8006700 <__pow5mult>
 8005d9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d9c:	4604      	mov	r4, r0
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	dd7b      	ble.n	8005e9a <_dtoa_r+0x8c2>
 8005da2:	f04f 0800 	mov.w	r8, #0
 8005da6:	6923      	ldr	r3, [r4, #16]
 8005da8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005dac:	6918      	ldr	r0, [r3, #16]
 8005dae:	f000 fb9b 	bl	80064e8 <__hi0bits>
 8005db2:	f1c0 0020 	rsb	r0, r0, #32
 8005db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005db8:	4418      	add	r0, r3
 8005dba:	f010 001f 	ands.w	r0, r0, #31
 8005dbe:	f000 8092 	beq.w	8005ee6 <_dtoa_r+0x90e>
 8005dc2:	f1c0 0320 	rsb	r3, r0, #32
 8005dc6:	2b04      	cmp	r3, #4
 8005dc8:	f340 8085 	ble.w	8005ed6 <_dtoa_r+0x8fe>
 8005dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dce:	f1c0 001c 	rsb	r0, r0, #28
 8005dd2:	4403      	add	r3, r0
 8005dd4:	4481      	add	r9, r0
 8005dd6:	4407      	add	r7, r0
 8005dd8:	9309      	str	r3, [sp, #36]	; 0x24
 8005dda:	f1b9 0f00 	cmp.w	r9, #0
 8005dde:	dd05      	ble.n	8005dec <_dtoa_r+0x814>
 8005de0:	4651      	mov	r1, sl
 8005de2:	464a      	mov	r2, r9
 8005de4:	4628      	mov	r0, r5
 8005de6:	f000 fce5 	bl	80067b4 <__lshift>
 8005dea:	4682      	mov	sl, r0
 8005dec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	dd05      	ble.n	8005dfe <_dtoa_r+0x826>
 8005df2:	4621      	mov	r1, r4
 8005df4:	461a      	mov	r2, r3
 8005df6:	4628      	mov	r0, r5
 8005df8:	f000 fcdc 	bl	80067b4 <__lshift>
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d072      	beq.n	8005eea <_dtoa_r+0x912>
 8005e04:	4621      	mov	r1, r4
 8005e06:	4650      	mov	r0, sl
 8005e08:	f000 fd40 	bl	800688c <__mcmp>
 8005e0c:	2800      	cmp	r0, #0
 8005e0e:	da6c      	bge.n	8005eea <_dtoa_r+0x912>
 8005e10:	2300      	movs	r3, #0
 8005e12:	4651      	mov	r1, sl
 8005e14:	220a      	movs	r2, #10
 8005e16:	4628      	mov	r0, r5
 8005e18:	f000 fb20 	bl	800645c <__multadd>
 8005e1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e1e:	4682      	mov	sl, r0
 8005e20:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 81ac 	beq.w	8006182 <_dtoa_r+0xbaa>
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	4631      	mov	r1, r6
 8005e2e:	220a      	movs	r2, #10
 8005e30:	4628      	mov	r0, r5
 8005e32:	f000 fb13 	bl	800645c <__multadd>
 8005e36:	9b06      	ldr	r3, [sp, #24]
 8005e38:	4606      	mov	r6, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f300 8093 	bgt.w	8005f66 <_dtoa_r+0x98e>
 8005e40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	dc59      	bgt.n	8005efa <_dtoa_r+0x922>
 8005e46:	e08e      	b.n	8005f66 <_dtoa_r+0x98e>
 8005e48:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005e4a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e4e:	e75d      	b.n	8005d0c <_dtoa_r+0x734>
 8005e50:	9b08      	ldr	r3, [sp, #32]
 8005e52:	1e5c      	subs	r4, r3, #1
 8005e54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e56:	42a3      	cmp	r3, r4
 8005e58:	bfbf      	itttt	lt
 8005e5a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005e5c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8005e5e:	1ae3      	sublt	r3, r4, r3
 8005e60:	18d2      	addlt	r2, r2, r3
 8005e62:	bfa8      	it	ge
 8005e64:	1b1c      	subge	r4, r3, r4
 8005e66:	9b08      	ldr	r3, [sp, #32]
 8005e68:	bfbe      	ittt	lt
 8005e6a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005e6c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8005e6e:	2400      	movlt	r4, #0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	bfb5      	itete	lt
 8005e74:	eba9 0703 	sublt.w	r7, r9, r3
 8005e78:	464f      	movge	r7, r9
 8005e7a:	2300      	movlt	r3, #0
 8005e7c:	9b08      	ldrge	r3, [sp, #32]
 8005e7e:	e747      	b.n	8005d10 <_dtoa_r+0x738>
 8005e80:	464f      	mov	r7, r9
 8005e82:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005e84:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005e86:	e74c      	b.n	8005d22 <_dtoa_r+0x74a>
 8005e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e8a:	e773      	b.n	8005d74 <_dtoa_r+0x79c>
 8005e8c:	3fe00000 	.word	0x3fe00000
 8005e90:	40240000 	.word	0x40240000
 8005e94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	dc18      	bgt.n	8005ecc <_dtoa_r+0x8f4>
 8005e9a:	9b04      	ldr	r3, [sp, #16]
 8005e9c:	b9b3      	cbnz	r3, 8005ecc <_dtoa_r+0x8f4>
 8005e9e:	9b05      	ldr	r3, [sp, #20]
 8005ea0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ea4:	b993      	cbnz	r3, 8005ecc <_dtoa_r+0x8f4>
 8005ea6:	9b05      	ldr	r3, [sp, #20]
 8005ea8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005eac:	0d1b      	lsrs	r3, r3, #20
 8005eae:	051b      	lsls	r3, r3, #20
 8005eb0:	b17b      	cbz	r3, 8005ed2 <_dtoa_r+0x8fa>
 8005eb2:	f04f 0801 	mov.w	r8, #1
 8005eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb8:	f109 0901 	add.w	r9, r9, #1
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	9309      	str	r3, [sp, #36]	; 0x24
 8005ec0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f47f af6f 	bne.w	8005da6 <_dtoa_r+0x7ce>
 8005ec8:	2001      	movs	r0, #1
 8005eca:	e774      	b.n	8005db6 <_dtoa_r+0x7de>
 8005ecc:	f04f 0800 	mov.w	r8, #0
 8005ed0:	e7f6      	b.n	8005ec0 <_dtoa_r+0x8e8>
 8005ed2:	4698      	mov	r8, r3
 8005ed4:	e7f4      	b.n	8005ec0 <_dtoa_r+0x8e8>
 8005ed6:	d080      	beq.n	8005dda <_dtoa_r+0x802>
 8005ed8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eda:	331c      	adds	r3, #28
 8005edc:	441a      	add	r2, r3
 8005ede:	4499      	add	r9, r3
 8005ee0:	441f      	add	r7, r3
 8005ee2:	9209      	str	r2, [sp, #36]	; 0x24
 8005ee4:	e779      	b.n	8005dda <_dtoa_r+0x802>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	e7f6      	b.n	8005ed8 <_dtoa_r+0x900>
 8005eea:	9b08      	ldr	r3, [sp, #32]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	dc34      	bgt.n	8005f5a <_dtoa_r+0x982>
 8005ef0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	dd31      	ble.n	8005f5a <_dtoa_r+0x982>
 8005ef6:	9b08      	ldr	r3, [sp, #32]
 8005ef8:	9306      	str	r3, [sp, #24]
 8005efa:	9b06      	ldr	r3, [sp, #24]
 8005efc:	b963      	cbnz	r3, 8005f18 <_dtoa_r+0x940>
 8005efe:	4621      	mov	r1, r4
 8005f00:	2205      	movs	r2, #5
 8005f02:	4628      	mov	r0, r5
 8005f04:	f000 faaa 	bl	800645c <__multadd>
 8005f08:	4601      	mov	r1, r0
 8005f0a:	4604      	mov	r4, r0
 8005f0c:	4650      	mov	r0, sl
 8005f0e:	f000 fcbd 	bl	800688c <__mcmp>
 8005f12:	2800      	cmp	r0, #0
 8005f14:	f73f adbf 	bgt.w	8005a96 <_dtoa_r+0x4be>
 8005f18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f1a:	9f03      	ldr	r7, [sp, #12]
 8005f1c:	ea6f 0b03 	mvn.w	fp, r3
 8005f20:	f04f 0800 	mov.w	r8, #0
 8005f24:	4621      	mov	r1, r4
 8005f26:	4628      	mov	r0, r5
 8005f28:	f000 fa76 	bl	8006418 <_Bfree>
 8005f2c:	2e00      	cmp	r6, #0
 8005f2e:	f43f aead 	beq.w	8005c8c <_dtoa_r+0x6b4>
 8005f32:	f1b8 0f00 	cmp.w	r8, #0
 8005f36:	d005      	beq.n	8005f44 <_dtoa_r+0x96c>
 8005f38:	45b0      	cmp	r8, r6
 8005f3a:	d003      	beq.n	8005f44 <_dtoa_r+0x96c>
 8005f3c:	4641      	mov	r1, r8
 8005f3e:	4628      	mov	r0, r5
 8005f40:	f000 fa6a 	bl	8006418 <_Bfree>
 8005f44:	4631      	mov	r1, r6
 8005f46:	4628      	mov	r0, r5
 8005f48:	f000 fa66 	bl	8006418 <_Bfree>
 8005f4c:	e69e      	b.n	8005c8c <_dtoa_r+0x6b4>
 8005f4e:	2400      	movs	r4, #0
 8005f50:	4626      	mov	r6, r4
 8005f52:	e7e1      	b.n	8005f18 <_dtoa_r+0x940>
 8005f54:	46c3      	mov	fp, r8
 8005f56:	4626      	mov	r6, r4
 8005f58:	e59d      	b.n	8005a96 <_dtoa_r+0x4be>
 8005f5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 80c8 	beq.w	80060f2 <_dtoa_r+0xb1a>
 8005f62:	9b08      	ldr	r3, [sp, #32]
 8005f64:	9306      	str	r3, [sp, #24]
 8005f66:	2f00      	cmp	r7, #0
 8005f68:	dd05      	ble.n	8005f76 <_dtoa_r+0x99e>
 8005f6a:	4631      	mov	r1, r6
 8005f6c:	463a      	mov	r2, r7
 8005f6e:	4628      	mov	r0, r5
 8005f70:	f000 fc20 	bl	80067b4 <__lshift>
 8005f74:	4606      	mov	r6, r0
 8005f76:	f1b8 0f00 	cmp.w	r8, #0
 8005f7a:	d05b      	beq.n	8006034 <_dtoa_r+0xa5c>
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	6871      	ldr	r1, [r6, #4]
 8005f80:	f000 fa0a 	bl	8006398 <_Balloc>
 8005f84:	4607      	mov	r7, r0
 8005f86:	b928      	cbnz	r0, 8005f94 <_dtoa_r+0x9bc>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005f8e:	4b81      	ldr	r3, [pc, #516]	; (8006194 <_dtoa_r+0xbbc>)
 8005f90:	f7ff bb36 	b.w	8005600 <_dtoa_r+0x28>
 8005f94:	6932      	ldr	r2, [r6, #16]
 8005f96:	f106 010c 	add.w	r1, r6, #12
 8005f9a:	3202      	adds	r2, #2
 8005f9c:	0092      	lsls	r2, r2, #2
 8005f9e:	300c      	adds	r0, #12
 8005fa0:	f7ff fa83 	bl	80054aa <memcpy>
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	4639      	mov	r1, r7
 8005fa8:	4628      	mov	r0, r5
 8005faa:	f000 fc03 	bl	80067b4 <__lshift>
 8005fae:	46b0      	mov	r8, r6
 8005fb0:	4606      	mov	r6, r0
 8005fb2:	9b03      	ldr	r3, [sp, #12]
 8005fb4:	9a03      	ldr	r2, [sp, #12]
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	9308      	str	r3, [sp, #32]
 8005fba:	9b06      	ldr	r3, [sp, #24]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fc0:	9b04      	ldr	r3, [sp, #16]
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	930a      	str	r3, [sp, #40]	; 0x28
 8005fc8:	9b08      	ldr	r3, [sp, #32]
 8005fca:	4621      	mov	r1, r4
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	4650      	mov	r0, sl
 8005fd0:	9304      	str	r3, [sp, #16]
 8005fd2:	f7ff fa78 	bl	80054c6 <quorem>
 8005fd6:	4641      	mov	r1, r8
 8005fd8:	9006      	str	r0, [sp, #24]
 8005fda:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005fde:	4650      	mov	r0, sl
 8005fe0:	f000 fc54 	bl	800688c <__mcmp>
 8005fe4:	4632      	mov	r2, r6
 8005fe6:	9009      	str	r0, [sp, #36]	; 0x24
 8005fe8:	4621      	mov	r1, r4
 8005fea:	4628      	mov	r0, r5
 8005fec:	f000 fc6a 	bl	80068c4 <__mdiff>
 8005ff0:	68c2      	ldr	r2, [r0, #12]
 8005ff2:	4607      	mov	r7, r0
 8005ff4:	bb02      	cbnz	r2, 8006038 <_dtoa_r+0xa60>
 8005ff6:	4601      	mov	r1, r0
 8005ff8:	4650      	mov	r0, sl
 8005ffa:	f000 fc47 	bl	800688c <__mcmp>
 8005ffe:	4602      	mov	r2, r0
 8006000:	4639      	mov	r1, r7
 8006002:	4628      	mov	r0, r5
 8006004:	920c      	str	r2, [sp, #48]	; 0x30
 8006006:	f000 fa07 	bl	8006418 <_Bfree>
 800600a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800600c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800600e:	9f08      	ldr	r7, [sp, #32]
 8006010:	ea43 0102 	orr.w	r1, r3, r2
 8006014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006016:	4319      	orrs	r1, r3
 8006018:	d110      	bne.n	800603c <_dtoa_r+0xa64>
 800601a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800601e:	d029      	beq.n	8006074 <_dtoa_r+0xa9c>
 8006020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006022:	2b00      	cmp	r3, #0
 8006024:	dd02      	ble.n	800602c <_dtoa_r+0xa54>
 8006026:	9b06      	ldr	r3, [sp, #24]
 8006028:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800602c:	9b04      	ldr	r3, [sp, #16]
 800602e:	f883 9000 	strb.w	r9, [r3]
 8006032:	e777      	b.n	8005f24 <_dtoa_r+0x94c>
 8006034:	4630      	mov	r0, r6
 8006036:	e7ba      	b.n	8005fae <_dtoa_r+0x9d6>
 8006038:	2201      	movs	r2, #1
 800603a:	e7e1      	b.n	8006000 <_dtoa_r+0xa28>
 800603c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800603e:	2b00      	cmp	r3, #0
 8006040:	db04      	blt.n	800604c <_dtoa_r+0xa74>
 8006042:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006044:	430b      	orrs	r3, r1
 8006046:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006048:	430b      	orrs	r3, r1
 800604a:	d120      	bne.n	800608e <_dtoa_r+0xab6>
 800604c:	2a00      	cmp	r2, #0
 800604e:	dded      	ble.n	800602c <_dtoa_r+0xa54>
 8006050:	4651      	mov	r1, sl
 8006052:	2201      	movs	r2, #1
 8006054:	4628      	mov	r0, r5
 8006056:	f000 fbad 	bl	80067b4 <__lshift>
 800605a:	4621      	mov	r1, r4
 800605c:	4682      	mov	sl, r0
 800605e:	f000 fc15 	bl	800688c <__mcmp>
 8006062:	2800      	cmp	r0, #0
 8006064:	dc03      	bgt.n	800606e <_dtoa_r+0xa96>
 8006066:	d1e1      	bne.n	800602c <_dtoa_r+0xa54>
 8006068:	f019 0f01 	tst.w	r9, #1
 800606c:	d0de      	beq.n	800602c <_dtoa_r+0xa54>
 800606e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006072:	d1d8      	bne.n	8006026 <_dtoa_r+0xa4e>
 8006074:	2339      	movs	r3, #57	; 0x39
 8006076:	9a04      	ldr	r2, [sp, #16]
 8006078:	7013      	strb	r3, [r2, #0]
 800607a:	463b      	mov	r3, r7
 800607c:	461f      	mov	r7, r3
 800607e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006082:	3b01      	subs	r3, #1
 8006084:	2a39      	cmp	r2, #57	; 0x39
 8006086:	d06b      	beq.n	8006160 <_dtoa_r+0xb88>
 8006088:	3201      	adds	r2, #1
 800608a:	701a      	strb	r2, [r3, #0]
 800608c:	e74a      	b.n	8005f24 <_dtoa_r+0x94c>
 800608e:	2a00      	cmp	r2, #0
 8006090:	dd07      	ble.n	80060a2 <_dtoa_r+0xaca>
 8006092:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006096:	d0ed      	beq.n	8006074 <_dtoa_r+0xa9c>
 8006098:	9a04      	ldr	r2, [sp, #16]
 800609a:	f109 0301 	add.w	r3, r9, #1
 800609e:	7013      	strb	r3, [r2, #0]
 80060a0:	e740      	b.n	8005f24 <_dtoa_r+0x94c>
 80060a2:	9b08      	ldr	r3, [sp, #32]
 80060a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80060a6:	f803 9c01 	strb.w	r9, [r3, #-1]
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d042      	beq.n	8006134 <_dtoa_r+0xb5c>
 80060ae:	4651      	mov	r1, sl
 80060b0:	2300      	movs	r3, #0
 80060b2:	220a      	movs	r2, #10
 80060b4:	4628      	mov	r0, r5
 80060b6:	f000 f9d1 	bl	800645c <__multadd>
 80060ba:	45b0      	cmp	r8, r6
 80060bc:	4682      	mov	sl, r0
 80060be:	f04f 0300 	mov.w	r3, #0
 80060c2:	f04f 020a 	mov.w	r2, #10
 80060c6:	4641      	mov	r1, r8
 80060c8:	4628      	mov	r0, r5
 80060ca:	d107      	bne.n	80060dc <_dtoa_r+0xb04>
 80060cc:	f000 f9c6 	bl	800645c <__multadd>
 80060d0:	4680      	mov	r8, r0
 80060d2:	4606      	mov	r6, r0
 80060d4:	9b08      	ldr	r3, [sp, #32]
 80060d6:	3301      	adds	r3, #1
 80060d8:	9308      	str	r3, [sp, #32]
 80060da:	e775      	b.n	8005fc8 <_dtoa_r+0x9f0>
 80060dc:	f000 f9be 	bl	800645c <__multadd>
 80060e0:	4631      	mov	r1, r6
 80060e2:	4680      	mov	r8, r0
 80060e4:	2300      	movs	r3, #0
 80060e6:	220a      	movs	r2, #10
 80060e8:	4628      	mov	r0, r5
 80060ea:	f000 f9b7 	bl	800645c <__multadd>
 80060ee:	4606      	mov	r6, r0
 80060f0:	e7f0      	b.n	80060d4 <_dtoa_r+0xafc>
 80060f2:	9b08      	ldr	r3, [sp, #32]
 80060f4:	9306      	str	r3, [sp, #24]
 80060f6:	9f03      	ldr	r7, [sp, #12]
 80060f8:	4621      	mov	r1, r4
 80060fa:	4650      	mov	r0, sl
 80060fc:	f7ff f9e3 	bl	80054c6 <quorem>
 8006100:	9b03      	ldr	r3, [sp, #12]
 8006102:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006106:	f807 9b01 	strb.w	r9, [r7], #1
 800610a:	1afa      	subs	r2, r7, r3
 800610c:	9b06      	ldr	r3, [sp, #24]
 800610e:	4293      	cmp	r3, r2
 8006110:	dd07      	ble.n	8006122 <_dtoa_r+0xb4a>
 8006112:	4651      	mov	r1, sl
 8006114:	2300      	movs	r3, #0
 8006116:	220a      	movs	r2, #10
 8006118:	4628      	mov	r0, r5
 800611a:	f000 f99f 	bl	800645c <__multadd>
 800611e:	4682      	mov	sl, r0
 8006120:	e7ea      	b.n	80060f8 <_dtoa_r+0xb20>
 8006122:	9b06      	ldr	r3, [sp, #24]
 8006124:	f04f 0800 	mov.w	r8, #0
 8006128:	2b00      	cmp	r3, #0
 800612a:	bfcc      	ite	gt
 800612c:	461f      	movgt	r7, r3
 800612e:	2701      	movle	r7, #1
 8006130:	9b03      	ldr	r3, [sp, #12]
 8006132:	441f      	add	r7, r3
 8006134:	4651      	mov	r1, sl
 8006136:	2201      	movs	r2, #1
 8006138:	4628      	mov	r0, r5
 800613a:	f000 fb3b 	bl	80067b4 <__lshift>
 800613e:	4621      	mov	r1, r4
 8006140:	4682      	mov	sl, r0
 8006142:	f000 fba3 	bl	800688c <__mcmp>
 8006146:	2800      	cmp	r0, #0
 8006148:	dc97      	bgt.n	800607a <_dtoa_r+0xaa2>
 800614a:	d102      	bne.n	8006152 <_dtoa_r+0xb7a>
 800614c:	f019 0f01 	tst.w	r9, #1
 8006150:	d193      	bne.n	800607a <_dtoa_r+0xaa2>
 8006152:	463b      	mov	r3, r7
 8006154:	461f      	mov	r7, r3
 8006156:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800615a:	2a30      	cmp	r2, #48	; 0x30
 800615c:	d0fa      	beq.n	8006154 <_dtoa_r+0xb7c>
 800615e:	e6e1      	b.n	8005f24 <_dtoa_r+0x94c>
 8006160:	9a03      	ldr	r2, [sp, #12]
 8006162:	429a      	cmp	r2, r3
 8006164:	d18a      	bne.n	800607c <_dtoa_r+0xaa4>
 8006166:	2331      	movs	r3, #49	; 0x31
 8006168:	f10b 0b01 	add.w	fp, fp, #1
 800616c:	e797      	b.n	800609e <_dtoa_r+0xac6>
 800616e:	4b0a      	ldr	r3, [pc, #40]	; (8006198 <_dtoa_r+0xbc0>)
 8006170:	f7ff ba9f 	b.w	80056b2 <_dtoa_r+0xda>
 8006174:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006176:	2b00      	cmp	r3, #0
 8006178:	f47f aa77 	bne.w	800566a <_dtoa_r+0x92>
 800617c:	4b07      	ldr	r3, [pc, #28]	; (800619c <_dtoa_r+0xbc4>)
 800617e:	f7ff ba98 	b.w	80056b2 <_dtoa_r+0xda>
 8006182:	9b06      	ldr	r3, [sp, #24]
 8006184:	2b00      	cmp	r3, #0
 8006186:	dcb6      	bgt.n	80060f6 <_dtoa_r+0xb1e>
 8006188:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800618a:	2b02      	cmp	r3, #2
 800618c:	f73f aeb5 	bgt.w	8005efa <_dtoa_r+0x922>
 8006190:	e7b1      	b.n	80060f6 <_dtoa_r+0xb1e>
 8006192:	bf00      	nop
 8006194:	08007302 	.word	0x08007302
 8006198:	08007262 	.word	0x08007262
 800619c:	08007286 	.word	0x08007286

080061a0 <_free_r>:
 80061a0:	b538      	push	{r3, r4, r5, lr}
 80061a2:	4605      	mov	r5, r0
 80061a4:	2900      	cmp	r1, #0
 80061a6:	d040      	beq.n	800622a <_free_r+0x8a>
 80061a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061ac:	1f0c      	subs	r4, r1, #4
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	bfb8      	it	lt
 80061b2:	18e4      	addlt	r4, r4, r3
 80061b4:	f000 f8e4 	bl	8006380 <__malloc_lock>
 80061b8:	4a1c      	ldr	r2, [pc, #112]	; (800622c <_free_r+0x8c>)
 80061ba:	6813      	ldr	r3, [r2, #0]
 80061bc:	b933      	cbnz	r3, 80061cc <_free_r+0x2c>
 80061be:	6063      	str	r3, [r4, #4]
 80061c0:	6014      	str	r4, [r2, #0]
 80061c2:	4628      	mov	r0, r5
 80061c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061c8:	f000 b8e0 	b.w	800638c <__malloc_unlock>
 80061cc:	42a3      	cmp	r3, r4
 80061ce:	d908      	bls.n	80061e2 <_free_r+0x42>
 80061d0:	6820      	ldr	r0, [r4, #0]
 80061d2:	1821      	adds	r1, r4, r0
 80061d4:	428b      	cmp	r3, r1
 80061d6:	bf01      	itttt	eq
 80061d8:	6819      	ldreq	r1, [r3, #0]
 80061da:	685b      	ldreq	r3, [r3, #4]
 80061dc:	1809      	addeq	r1, r1, r0
 80061de:	6021      	streq	r1, [r4, #0]
 80061e0:	e7ed      	b.n	80061be <_free_r+0x1e>
 80061e2:	461a      	mov	r2, r3
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	b10b      	cbz	r3, 80061ec <_free_r+0x4c>
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	d9fa      	bls.n	80061e2 <_free_r+0x42>
 80061ec:	6811      	ldr	r1, [r2, #0]
 80061ee:	1850      	adds	r0, r2, r1
 80061f0:	42a0      	cmp	r0, r4
 80061f2:	d10b      	bne.n	800620c <_free_r+0x6c>
 80061f4:	6820      	ldr	r0, [r4, #0]
 80061f6:	4401      	add	r1, r0
 80061f8:	1850      	adds	r0, r2, r1
 80061fa:	4283      	cmp	r3, r0
 80061fc:	6011      	str	r1, [r2, #0]
 80061fe:	d1e0      	bne.n	80061c2 <_free_r+0x22>
 8006200:	6818      	ldr	r0, [r3, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	4408      	add	r0, r1
 8006206:	6010      	str	r0, [r2, #0]
 8006208:	6053      	str	r3, [r2, #4]
 800620a:	e7da      	b.n	80061c2 <_free_r+0x22>
 800620c:	d902      	bls.n	8006214 <_free_r+0x74>
 800620e:	230c      	movs	r3, #12
 8006210:	602b      	str	r3, [r5, #0]
 8006212:	e7d6      	b.n	80061c2 <_free_r+0x22>
 8006214:	6820      	ldr	r0, [r4, #0]
 8006216:	1821      	adds	r1, r4, r0
 8006218:	428b      	cmp	r3, r1
 800621a:	bf01      	itttt	eq
 800621c:	6819      	ldreq	r1, [r3, #0]
 800621e:	685b      	ldreq	r3, [r3, #4]
 8006220:	1809      	addeq	r1, r1, r0
 8006222:	6021      	streq	r1, [r4, #0]
 8006224:	6063      	str	r3, [r4, #4]
 8006226:	6054      	str	r4, [r2, #4]
 8006228:	e7cb      	b.n	80061c2 <_free_r+0x22>
 800622a:	bd38      	pop	{r3, r4, r5, pc}
 800622c:	200009d0 	.word	0x200009d0

08006230 <malloc>:
 8006230:	4b02      	ldr	r3, [pc, #8]	; (800623c <malloc+0xc>)
 8006232:	4601      	mov	r1, r0
 8006234:	6818      	ldr	r0, [r3, #0]
 8006236:	f000 b823 	b.w	8006280 <_malloc_r>
 800623a:	bf00      	nop
 800623c:	200000e4 	.word	0x200000e4

08006240 <sbrk_aligned>:
 8006240:	b570      	push	{r4, r5, r6, lr}
 8006242:	4e0e      	ldr	r6, [pc, #56]	; (800627c <sbrk_aligned+0x3c>)
 8006244:	460c      	mov	r4, r1
 8006246:	6831      	ldr	r1, [r6, #0]
 8006248:	4605      	mov	r5, r0
 800624a:	b911      	cbnz	r1, 8006252 <sbrk_aligned+0x12>
 800624c:	f000 fcc6 	bl	8006bdc <_sbrk_r>
 8006250:	6030      	str	r0, [r6, #0]
 8006252:	4621      	mov	r1, r4
 8006254:	4628      	mov	r0, r5
 8006256:	f000 fcc1 	bl	8006bdc <_sbrk_r>
 800625a:	1c43      	adds	r3, r0, #1
 800625c:	d00a      	beq.n	8006274 <sbrk_aligned+0x34>
 800625e:	1cc4      	adds	r4, r0, #3
 8006260:	f024 0403 	bic.w	r4, r4, #3
 8006264:	42a0      	cmp	r0, r4
 8006266:	d007      	beq.n	8006278 <sbrk_aligned+0x38>
 8006268:	1a21      	subs	r1, r4, r0
 800626a:	4628      	mov	r0, r5
 800626c:	f000 fcb6 	bl	8006bdc <_sbrk_r>
 8006270:	3001      	adds	r0, #1
 8006272:	d101      	bne.n	8006278 <sbrk_aligned+0x38>
 8006274:	f04f 34ff 	mov.w	r4, #4294967295
 8006278:	4620      	mov	r0, r4
 800627a:	bd70      	pop	{r4, r5, r6, pc}
 800627c:	200009d4 	.word	0x200009d4

08006280 <_malloc_r>:
 8006280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006284:	1ccd      	adds	r5, r1, #3
 8006286:	f025 0503 	bic.w	r5, r5, #3
 800628a:	3508      	adds	r5, #8
 800628c:	2d0c      	cmp	r5, #12
 800628e:	bf38      	it	cc
 8006290:	250c      	movcc	r5, #12
 8006292:	2d00      	cmp	r5, #0
 8006294:	4607      	mov	r7, r0
 8006296:	db01      	blt.n	800629c <_malloc_r+0x1c>
 8006298:	42a9      	cmp	r1, r5
 800629a:	d905      	bls.n	80062a8 <_malloc_r+0x28>
 800629c:	230c      	movs	r3, #12
 800629e:	2600      	movs	r6, #0
 80062a0:	603b      	str	r3, [r7, #0]
 80062a2:	4630      	mov	r0, r6
 80062a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062a8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800637c <_malloc_r+0xfc>
 80062ac:	f000 f868 	bl	8006380 <__malloc_lock>
 80062b0:	f8d8 3000 	ldr.w	r3, [r8]
 80062b4:	461c      	mov	r4, r3
 80062b6:	bb5c      	cbnz	r4, 8006310 <_malloc_r+0x90>
 80062b8:	4629      	mov	r1, r5
 80062ba:	4638      	mov	r0, r7
 80062bc:	f7ff ffc0 	bl	8006240 <sbrk_aligned>
 80062c0:	1c43      	adds	r3, r0, #1
 80062c2:	4604      	mov	r4, r0
 80062c4:	d155      	bne.n	8006372 <_malloc_r+0xf2>
 80062c6:	f8d8 4000 	ldr.w	r4, [r8]
 80062ca:	4626      	mov	r6, r4
 80062cc:	2e00      	cmp	r6, #0
 80062ce:	d145      	bne.n	800635c <_malloc_r+0xdc>
 80062d0:	2c00      	cmp	r4, #0
 80062d2:	d048      	beq.n	8006366 <_malloc_r+0xe6>
 80062d4:	6823      	ldr	r3, [r4, #0]
 80062d6:	4631      	mov	r1, r6
 80062d8:	4638      	mov	r0, r7
 80062da:	eb04 0903 	add.w	r9, r4, r3
 80062de:	f000 fc7d 	bl	8006bdc <_sbrk_r>
 80062e2:	4581      	cmp	r9, r0
 80062e4:	d13f      	bne.n	8006366 <_malloc_r+0xe6>
 80062e6:	6821      	ldr	r1, [r4, #0]
 80062e8:	4638      	mov	r0, r7
 80062ea:	1a6d      	subs	r5, r5, r1
 80062ec:	4629      	mov	r1, r5
 80062ee:	f7ff ffa7 	bl	8006240 <sbrk_aligned>
 80062f2:	3001      	adds	r0, #1
 80062f4:	d037      	beq.n	8006366 <_malloc_r+0xe6>
 80062f6:	6823      	ldr	r3, [r4, #0]
 80062f8:	442b      	add	r3, r5
 80062fa:	6023      	str	r3, [r4, #0]
 80062fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d038      	beq.n	8006376 <_malloc_r+0xf6>
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	42a2      	cmp	r2, r4
 8006308:	d12b      	bne.n	8006362 <_malloc_r+0xe2>
 800630a:	2200      	movs	r2, #0
 800630c:	605a      	str	r2, [r3, #4]
 800630e:	e00f      	b.n	8006330 <_malloc_r+0xb0>
 8006310:	6822      	ldr	r2, [r4, #0]
 8006312:	1b52      	subs	r2, r2, r5
 8006314:	d41f      	bmi.n	8006356 <_malloc_r+0xd6>
 8006316:	2a0b      	cmp	r2, #11
 8006318:	d917      	bls.n	800634a <_malloc_r+0xca>
 800631a:	1961      	adds	r1, r4, r5
 800631c:	42a3      	cmp	r3, r4
 800631e:	6025      	str	r5, [r4, #0]
 8006320:	bf18      	it	ne
 8006322:	6059      	strne	r1, [r3, #4]
 8006324:	6863      	ldr	r3, [r4, #4]
 8006326:	bf08      	it	eq
 8006328:	f8c8 1000 	streq.w	r1, [r8]
 800632c:	5162      	str	r2, [r4, r5]
 800632e:	604b      	str	r3, [r1, #4]
 8006330:	4638      	mov	r0, r7
 8006332:	f104 060b 	add.w	r6, r4, #11
 8006336:	f000 f829 	bl	800638c <__malloc_unlock>
 800633a:	f026 0607 	bic.w	r6, r6, #7
 800633e:	1d23      	adds	r3, r4, #4
 8006340:	1af2      	subs	r2, r6, r3
 8006342:	d0ae      	beq.n	80062a2 <_malloc_r+0x22>
 8006344:	1b9b      	subs	r3, r3, r6
 8006346:	50a3      	str	r3, [r4, r2]
 8006348:	e7ab      	b.n	80062a2 <_malloc_r+0x22>
 800634a:	42a3      	cmp	r3, r4
 800634c:	6862      	ldr	r2, [r4, #4]
 800634e:	d1dd      	bne.n	800630c <_malloc_r+0x8c>
 8006350:	f8c8 2000 	str.w	r2, [r8]
 8006354:	e7ec      	b.n	8006330 <_malloc_r+0xb0>
 8006356:	4623      	mov	r3, r4
 8006358:	6864      	ldr	r4, [r4, #4]
 800635a:	e7ac      	b.n	80062b6 <_malloc_r+0x36>
 800635c:	4634      	mov	r4, r6
 800635e:	6876      	ldr	r6, [r6, #4]
 8006360:	e7b4      	b.n	80062cc <_malloc_r+0x4c>
 8006362:	4613      	mov	r3, r2
 8006364:	e7cc      	b.n	8006300 <_malloc_r+0x80>
 8006366:	230c      	movs	r3, #12
 8006368:	4638      	mov	r0, r7
 800636a:	603b      	str	r3, [r7, #0]
 800636c:	f000 f80e 	bl	800638c <__malloc_unlock>
 8006370:	e797      	b.n	80062a2 <_malloc_r+0x22>
 8006372:	6025      	str	r5, [r4, #0]
 8006374:	e7dc      	b.n	8006330 <_malloc_r+0xb0>
 8006376:	605b      	str	r3, [r3, #4]
 8006378:	deff      	udf	#255	; 0xff
 800637a:	bf00      	nop
 800637c:	200009d0 	.word	0x200009d0

08006380 <__malloc_lock>:
 8006380:	4801      	ldr	r0, [pc, #4]	; (8006388 <__malloc_lock+0x8>)
 8006382:	f7ff b882 	b.w	800548a <__retarget_lock_acquire_recursive>
 8006386:	bf00      	nop
 8006388:	200009cc 	.word	0x200009cc

0800638c <__malloc_unlock>:
 800638c:	4801      	ldr	r0, [pc, #4]	; (8006394 <__malloc_unlock+0x8>)
 800638e:	f7ff b87d 	b.w	800548c <__retarget_lock_release_recursive>
 8006392:	bf00      	nop
 8006394:	200009cc 	.word	0x200009cc

08006398 <_Balloc>:
 8006398:	b570      	push	{r4, r5, r6, lr}
 800639a:	69c6      	ldr	r6, [r0, #28]
 800639c:	4604      	mov	r4, r0
 800639e:	460d      	mov	r5, r1
 80063a0:	b976      	cbnz	r6, 80063c0 <_Balloc+0x28>
 80063a2:	2010      	movs	r0, #16
 80063a4:	f7ff ff44 	bl	8006230 <malloc>
 80063a8:	4602      	mov	r2, r0
 80063aa:	61e0      	str	r0, [r4, #28]
 80063ac:	b920      	cbnz	r0, 80063b8 <_Balloc+0x20>
 80063ae:	216b      	movs	r1, #107	; 0x6b
 80063b0:	4b17      	ldr	r3, [pc, #92]	; (8006410 <_Balloc+0x78>)
 80063b2:	4818      	ldr	r0, [pc, #96]	; (8006414 <_Balloc+0x7c>)
 80063b4:	f000 fc22 	bl	8006bfc <__assert_func>
 80063b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063bc:	6006      	str	r6, [r0, #0]
 80063be:	60c6      	str	r6, [r0, #12]
 80063c0:	69e6      	ldr	r6, [r4, #28]
 80063c2:	68f3      	ldr	r3, [r6, #12]
 80063c4:	b183      	cbz	r3, 80063e8 <_Balloc+0x50>
 80063c6:	69e3      	ldr	r3, [r4, #28]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80063ce:	b9b8      	cbnz	r0, 8006400 <_Balloc+0x68>
 80063d0:	2101      	movs	r1, #1
 80063d2:	fa01 f605 	lsl.w	r6, r1, r5
 80063d6:	1d72      	adds	r2, r6, #5
 80063d8:	4620      	mov	r0, r4
 80063da:	0092      	lsls	r2, r2, #2
 80063dc:	f000 fc2c 	bl	8006c38 <_calloc_r>
 80063e0:	b160      	cbz	r0, 80063fc <_Balloc+0x64>
 80063e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80063e6:	e00e      	b.n	8006406 <_Balloc+0x6e>
 80063e8:	2221      	movs	r2, #33	; 0x21
 80063ea:	2104      	movs	r1, #4
 80063ec:	4620      	mov	r0, r4
 80063ee:	f000 fc23 	bl	8006c38 <_calloc_r>
 80063f2:	69e3      	ldr	r3, [r4, #28]
 80063f4:	60f0      	str	r0, [r6, #12]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1e4      	bne.n	80063c6 <_Balloc+0x2e>
 80063fc:	2000      	movs	r0, #0
 80063fe:	bd70      	pop	{r4, r5, r6, pc}
 8006400:	6802      	ldr	r2, [r0, #0]
 8006402:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006406:	2300      	movs	r3, #0
 8006408:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800640c:	e7f7      	b.n	80063fe <_Balloc+0x66>
 800640e:	bf00      	nop
 8006410:	08007293 	.word	0x08007293
 8006414:	08007313 	.word	0x08007313

08006418 <_Bfree>:
 8006418:	b570      	push	{r4, r5, r6, lr}
 800641a:	69c6      	ldr	r6, [r0, #28]
 800641c:	4605      	mov	r5, r0
 800641e:	460c      	mov	r4, r1
 8006420:	b976      	cbnz	r6, 8006440 <_Bfree+0x28>
 8006422:	2010      	movs	r0, #16
 8006424:	f7ff ff04 	bl	8006230 <malloc>
 8006428:	4602      	mov	r2, r0
 800642a:	61e8      	str	r0, [r5, #28]
 800642c:	b920      	cbnz	r0, 8006438 <_Bfree+0x20>
 800642e:	218f      	movs	r1, #143	; 0x8f
 8006430:	4b08      	ldr	r3, [pc, #32]	; (8006454 <_Bfree+0x3c>)
 8006432:	4809      	ldr	r0, [pc, #36]	; (8006458 <_Bfree+0x40>)
 8006434:	f000 fbe2 	bl	8006bfc <__assert_func>
 8006438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800643c:	6006      	str	r6, [r0, #0]
 800643e:	60c6      	str	r6, [r0, #12]
 8006440:	b13c      	cbz	r4, 8006452 <_Bfree+0x3a>
 8006442:	69eb      	ldr	r3, [r5, #28]
 8006444:	6862      	ldr	r2, [r4, #4]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800644c:	6021      	str	r1, [r4, #0]
 800644e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006452:	bd70      	pop	{r4, r5, r6, pc}
 8006454:	08007293 	.word	0x08007293
 8006458:	08007313 	.word	0x08007313

0800645c <__multadd>:
 800645c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006460:	4607      	mov	r7, r0
 8006462:	460c      	mov	r4, r1
 8006464:	461e      	mov	r6, r3
 8006466:	2000      	movs	r0, #0
 8006468:	690d      	ldr	r5, [r1, #16]
 800646a:	f101 0c14 	add.w	ip, r1, #20
 800646e:	f8dc 3000 	ldr.w	r3, [ip]
 8006472:	3001      	adds	r0, #1
 8006474:	b299      	uxth	r1, r3
 8006476:	fb02 6101 	mla	r1, r2, r1, r6
 800647a:	0c1e      	lsrs	r6, r3, #16
 800647c:	0c0b      	lsrs	r3, r1, #16
 800647e:	fb02 3306 	mla	r3, r2, r6, r3
 8006482:	b289      	uxth	r1, r1
 8006484:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006488:	4285      	cmp	r5, r0
 800648a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800648e:	f84c 1b04 	str.w	r1, [ip], #4
 8006492:	dcec      	bgt.n	800646e <__multadd+0x12>
 8006494:	b30e      	cbz	r6, 80064da <__multadd+0x7e>
 8006496:	68a3      	ldr	r3, [r4, #8]
 8006498:	42ab      	cmp	r3, r5
 800649a:	dc19      	bgt.n	80064d0 <__multadd+0x74>
 800649c:	6861      	ldr	r1, [r4, #4]
 800649e:	4638      	mov	r0, r7
 80064a0:	3101      	adds	r1, #1
 80064a2:	f7ff ff79 	bl	8006398 <_Balloc>
 80064a6:	4680      	mov	r8, r0
 80064a8:	b928      	cbnz	r0, 80064b6 <__multadd+0x5a>
 80064aa:	4602      	mov	r2, r0
 80064ac:	21ba      	movs	r1, #186	; 0xba
 80064ae:	4b0c      	ldr	r3, [pc, #48]	; (80064e0 <__multadd+0x84>)
 80064b0:	480c      	ldr	r0, [pc, #48]	; (80064e4 <__multadd+0x88>)
 80064b2:	f000 fba3 	bl	8006bfc <__assert_func>
 80064b6:	6922      	ldr	r2, [r4, #16]
 80064b8:	f104 010c 	add.w	r1, r4, #12
 80064bc:	3202      	adds	r2, #2
 80064be:	0092      	lsls	r2, r2, #2
 80064c0:	300c      	adds	r0, #12
 80064c2:	f7fe fff2 	bl	80054aa <memcpy>
 80064c6:	4621      	mov	r1, r4
 80064c8:	4638      	mov	r0, r7
 80064ca:	f7ff ffa5 	bl	8006418 <_Bfree>
 80064ce:	4644      	mov	r4, r8
 80064d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80064d4:	3501      	adds	r5, #1
 80064d6:	615e      	str	r6, [r3, #20]
 80064d8:	6125      	str	r5, [r4, #16]
 80064da:	4620      	mov	r0, r4
 80064dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064e0:	08007302 	.word	0x08007302
 80064e4:	08007313 	.word	0x08007313

080064e8 <__hi0bits>:
 80064e8:	0c02      	lsrs	r2, r0, #16
 80064ea:	0412      	lsls	r2, r2, #16
 80064ec:	4603      	mov	r3, r0
 80064ee:	b9ca      	cbnz	r2, 8006524 <__hi0bits+0x3c>
 80064f0:	0403      	lsls	r3, r0, #16
 80064f2:	2010      	movs	r0, #16
 80064f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80064f8:	bf04      	itt	eq
 80064fa:	021b      	lsleq	r3, r3, #8
 80064fc:	3008      	addeq	r0, #8
 80064fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006502:	bf04      	itt	eq
 8006504:	011b      	lsleq	r3, r3, #4
 8006506:	3004      	addeq	r0, #4
 8006508:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800650c:	bf04      	itt	eq
 800650e:	009b      	lsleq	r3, r3, #2
 8006510:	3002      	addeq	r0, #2
 8006512:	2b00      	cmp	r3, #0
 8006514:	db05      	blt.n	8006522 <__hi0bits+0x3a>
 8006516:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800651a:	f100 0001 	add.w	r0, r0, #1
 800651e:	bf08      	it	eq
 8006520:	2020      	moveq	r0, #32
 8006522:	4770      	bx	lr
 8006524:	2000      	movs	r0, #0
 8006526:	e7e5      	b.n	80064f4 <__hi0bits+0xc>

08006528 <__lo0bits>:
 8006528:	6803      	ldr	r3, [r0, #0]
 800652a:	4602      	mov	r2, r0
 800652c:	f013 0007 	ands.w	r0, r3, #7
 8006530:	d00b      	beq.n	800654a <__lo0bits+0x22>
 8006532:	07d9      	lsls	r1, r3, #31
 8006534:	d421      	bmi.n	800657a <__lo0bits+0x52>
 8006536:	0798      	lsls	r0, r3, #30
 8006538:	bf49      	itett	mi
 800653a:	085b      	lsrmi	r3, r3, #1
 800653c:	089b      	lsrpl	r3, r3, #2
 800653e:	2001      	movmi	r0, #1
 8006540:	6013      	strmi	r3, [r2, #0]
 8006542:	bf5c      	itt	pl
 8006544:	2002      	movpl	r0, #2
 8006546:	6013      	strpl	r3, [r2, #0]
 8006548:	4770      	bx	lr
 800654a:	b299      	uxth	r1, r3
 800654c:	b909      	cbnz	r1, 8006552 <__lo0bits+0x2a>
 800654e:	2010      	movs	r0, #16
 8006550:	0c1b      	lsrs	r3, r3, #16
 8006552:	b2d9      	uxtb	r1, r3
 8006554:	b909      	cbnz	r1, 800655a <__lo0bits+0x32>
 8006556:	3008      	adds	r0, #8
 8006558:	0a1b      	lsrs	r3, r3, #8
 800655a:	0719      	lsls	r1, r3, #28
 800655c:	bf04      	itt	eq
 800655e:	091b      	lsreq	r3, r3, #4
 8006560:	3004      	addeq	r0, #4
 8006562:	0799      	lsls	r1, r3, #30
 8006564:	bf04      	itt	eq
 8006566:	089b      	lsreq	r3, r3, #2
 8006568:	3002      	addeq	r0, #2
 800656a:	07d9      	lsls	r1, r3, #31
 800656c:	d403      	bmi.n	8006576 <__lo0bits+0x4e>
 800656e:	085b      	lsrs	r3, r3, #1
 8006570:	f100 0001 	add.w	r0, r0, #1
 8006574:	d003      	beq.n	800657e <__lo0bits+0x56>
 8006576:	6013      	str	r3, [r2, #0]
 8006578:	4770      	bx	lr
 800657a:	2000      	movs	r0, #0
 800657c:	4770      	bx	lr
 800657e:	2020      	movs	r0, #32
 8006580:	4770      	bx	lr
	...

08006584 <__i2b>:
 8006584:	b510      	push	{r4, lr}
 8006586:	460c      	mov	r4, r1
 8006588:	2101      	movs	r1, #1
 800658a:	f7ff ff05 	bl	8006398 <_Balloc>
 800658e:	4602      	mov	r2, r0
 8006590:	b928      	cbnz	r0, 800659e <__i2b+0x1a>
 8006592:	f240 1145 	movw	r1, #325	; 0x145
 8006596:	4b04      	ldr	r3, [pc, #16]	; (80065a8 <__i2b+0x24>)
 8006598:	4804      	ldr	r0, [pc, #16]	; (80065ac <__i2b+0x28>)
 800659a:	f000 fb2f 	bl	8006bfc <__assert_func>
 800659e:	2301      	movs	r3, #1
 80065a0:	6144      	str	r4, [r0, #20]
 80065a2:	6103      	str	r3, [r0, #16]
 80065a4:	bd10      	pop	{r4, pc}
 80065a6:	bf00      	nop
 80065a8:	08007302 	.word	0x08007302
 80065ac:	08007313 	.word	0x08007313

080065b0 <__multiply>:
 80065b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b4:	4691      	mov	r9, r2
 80065b6:	690a      	ldr	r2, [r1, #16]
 80065b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80065bc:	460c      	mov	r4, r1
 80065be:	429a      	cmp	r2, r3
 80065c0:	bfbe      	ittt	lt
 80065c2:	460b      	movlt	r3, r1
 80065c4:	464c      	movlt	r4, r9
 80065c6:	4699      	movlt	r9, r3
 80065c8:	6927      	ldr	r7, [r4, #16]
 80065ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80065ce:	68a3      	ldr	r3, [r4, #8]
 80065d0:	6861      	ldr	r1, [r4, #4]
 80065d2:	eb07 060a 	add.w	r6, r7, sl
 80065d6:	42b3      	cmp	r3, r6
 80065d8:	b085      	sub	sp, #20
 80065da:	bfb8      	it	lt
 80065dc:	3101      	addlt	r1, #1
 80065de:	f7ff fedb 	bl	8006398 <_Balloc>
 80065e2:	b930      	cbnz	r0, 80065f2 <__multiply+0x42>
 80065e4:	4602      	mov	r2, r0
 80065e6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80065ea:	4b43      	ldr	r3, [pc, #268]	; (80066f8 <__multiply+0x148>)
 80065ec:	4843      	ldr	r0, [pc, #268]	; (80066fc <__multiply+0x14c>)
 80065ee:	f000 fb05 	bl	8006bfc <__assert_func>
 80065f2:	f100 0514 	add.w	r5, r0, #20
 80065f6:	462b      	mov	r3, r5
 80065f8:	2200      	movs	r2, #0
 80065fa:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80065fe:	4543      	cmp	r3, r8
 8006600:	d321      	bcc.n	8006646 <__multiply+0x96>
 8006602:	f104 0314 	add.w	r3, r4, #20
 8006606:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800660a:	f109 0314 	add.w	r3, r9, #20
 800660e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006612:	9202      	str	r2, [sp, #8]
 8006614:	1b3a      	subs	r2, r7, r4
 8006616:	3a15      	subs	r2, #21
 8006618:	f022 0203 	bic.w	r2, r2, #3
 800661c:	3204      	adds	r2, #4
 800661e:	f104 0115 	add.w	r1, r4, #21
 8006622:	428f      	cmp	r7, r1
 8006624:	bf38      	it	cc
 8006626:	2204      	movcc	r2, #4
 8006628:	9201      	str	r2, [sp, #4]
 800662a:	9a02      	ldr	r2, [sp, #8]
 800662c:	9303      	str	r3, [sp, #12]
 800662e:	429a      	cmp	r2, r3
 8006630:	d80c      	bhi.n	800664c <__multiply+0x9c>
 8006632:	2e00      	cmp	r6, #0
 8006634:	dd03      	ble.n	800663e <__multiply+0x8e>
 8006636:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800663a:	2b00      	cmp	r3, #0
 800663c:	d05a      	beq.n	80066f4 <__multiply+0x144>
 800663e:	6106      	str	r6, [r0, #16]
 8006640:	b005      	add	sp, #20
 8006642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006646:	f843 2b04 	str.w	r2, [r3], #4
 800664a:	e7d8      	b.n	80065fe <__multiply+0x4e>
 800664c:	f8b3 a000 	ldrh.w	sl, [r3]
 8006650:	f1ba 0f00 	cmp.w	sl, #0
 8006654:	d023      	beq.n	800669e <__multiply+0xee>
 8006656:	46a9      	mov	r9, r5
 8006658:	f04f 0c00 	mov.w	ip, #0
 800665c:	f104 0e14 	add.w	lr, r4, #20
 8006660:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006664:	f8d9 1000 	ldr.w	r1, [r9]
 8006668:	fa1f fb82 	uxth.w	fp, r2
 800666c:	b289      	uxth	r1, r1
 800666e:	fb0a 110b 	mla	r1, sl, fp, r1
 8006672:	4461      	add	r1, ip
 8006674:	f8d9 c000 	ldr.w	ip, [r9]
 8006678:	0c12      	lsrs	r2, r2, #16
 800667a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800667e:	fb0a c202 	mla	r2, sl, r2, ip
 8006682:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006686:	b289      	uxth	r1, r1
 8006688:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800668c:	4577      	cmp	r7, lr
 800668e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006692:	f849 1b04 	str.w	r1, [r9], #4
 8006696:	d8e3      	bhi.n	8006660 <__multiply+0xb0>
 8006698:	9a01      	ldr	r2, [sp, #4]
 800669a:	f845 c002 	str.w	ip, [r5, r2]
 800669e:	9a03      	ldr	r2, [sp, #12]
 80066a0:	3304      	adds	r3, #4
 80066a2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80066a6:	f1b9 0f00 	cmp.w	r9, #0
 80066aa:	d021      	beq.n	80066f0 <__multiply+0x140>
 80066ac:	46ae      	mov	lr, r5
 80066ae:	f04f 0a00 	mov.w	sl, #0
 80066b2:	6829      	ldr	r1, [r5, #0]
 80066b4:	f104 0c14 	add.w	ip, r4, #20
 80066b8:	f8bc b000 	ldrh.w	fp, [ip]
 80066bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80066c0:	b289      	uxth	r1, r1
 80066c2:	fb09 220b 	mla	r2, r9, fp, r2
 80066c6:	4452      	add	r2, sl
 80066c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80066cc:	f84e 1b04 	str.w	r1, [lr], #4
 80066d0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80066d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80066d8:	f8be 1000 	ldrh.w	r1, [lr]
 80066dc:	4567      	cmp	r7, ip
 80066de:	fb09 110a 	mla	r1, r9, sl, r1
 80066e2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80066e6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80066ea:	d8e5      	bhi.n	80066b8 <__multiply+0x108>
 80066ec:	9a01      	ldr	r2, [sp, #4]
 80066ee:	50a9      	str	r1, [r5, r2]
 80066f0:	3504      	adds	r5, #4
 80066f2:	e79a      	b.n	800662a <__multiply+0x7a>
 80066f4:	3e01      	subs	r6, #1
 80066f6:	e79c      	b.n	8006632 <__multiply+0x82>
 80066f8:	08007302 	.word	0x08007302
 80066fc:	08007313 	.word	0x08007313

08006700 <__pow5mult>:
 8006700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006704:	4615      	mov	r5, r2
 8006706:	f012 0203 	ands.w	r2, r2, #3
 800670a:	4606      	mov	r6, r0
 800670c:	460f      	mov	r7, r1
 800670e:	d007      	beq.n	8006720 <__pow5mult+0x20>
 8006710:	4c25      	ldr	r4, [pc, #148]	; (80067a8 <__pow5mult+0xa8>)
 8006712:	3a01      	subs	r2, #1
 8006714:	2300      	movs	r3, #0
 8006716:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800671a:	f7ff fe9f 	bl	800645c <__multadd>
 800671e:	4607      	mov	r7, r0
 8006720:	10ad      	asrs	r5, r5, #2
 8006722:	d03d      	beq.n	80067a0 <__pow5mult+0xa0>
 8006724:	69f4      	ldr	r4, [r6, #28]
 8006726:	b97c      	cbnz	r4, 8006748 <__pow5mult+0x48>
 8006728:	2010      	movs	r0, #16
 800672a:	f7ff fd81 	bl	8006230 <malloc>
 800672e:	4602      	mov	r2, r0
 8006730:	61f0      	str	r0, [r6, #28]
 8006732:	b928      	cbnz	r0, 8006740 <__pow5mult+0x40>
 8006734:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006738:	4b1c      	ldr	r3, [pc, #112]	; (80067ac <__pow5mult+0xac>)
 800673a:	481d      	ldr	r0, [pc, #116]	; (80067b0 <__pow5mult+0xb0>)
 800673c:	f000 fa5e 	bl	8006bfc <__assert_func>
 8006740:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006744:	6004      	str	r4, [r0, #0]
 8006746:	60c4      	str	r4, [r0, #12]
 8006748:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800674c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006750:	b94c      	cbnz	r4, 8006766 <__pow5mult+0x66>
 8006752:	f240 2171 	movw	r1, #625	; 0x271
 8006756:	4630      	mov	r0, r6
 8006758:	f7ff ff14 	bl	8006584 <__i2b>
 800675c:	2300      	movs	r3, #0
 800675e:	4604      	mov	r4, r0
 8006760:	f8c8 0008 	str.w	r0, [r8, #8]
 8006764:	6003      	str	r3, [r0, #0]
 8006766:	f04f 0900 	mov.w	r9, #0
 800676a:	07eb      	lsls	r3, r5, #31
 800676c:	d50a      	bpl.n	8006784 <__pow5mult+0x84>
 800676e:	4639      	mov	r1, r7
 8006770:	4622      	mov	r2, r4
 8006772:	4630      	mov	r0, r6
 8006774:	f7ff ff1c 	bl	80065b0 <__multiply>
 8006778:	4680      	mov	r8, r0
 800677a:	4639      	mov	r1, r7
 800677c:	4630      	mov	r0, r6
 800677e:	f7ff fe4b 	bl	8006418 <_Bfree>
 8006782:	4647      	mov	r7, r8
 8006784:	106d      	asrs	r5, r5, #1
 8006786:	d00b      	beq.n	80067a0 <__pow5mult+0xa0>
 8006788:	6820      	ldr	r0, [r4, #0]
 800678a:	b938      	cbnz	r0, 800679c <__pow5mult+0x9c>
 800678c:	4622      	mov	r2, r4
 800678e:	4621      	mov	r1, r4
 8006790:	4630      	mov	r0, r6
 8006792:	f7ff ff0d 	bl	80065b0 <__multiply>
 8006796:	6020      	str	r0, [r4, #0]
 8006798:	f8c0 9000 	str.w	r9, [r0]
 800679c:	4604      	mov	r4, r0
 800679e:	e7e4      	b.n	800676a <__pow5mult+0x6a>
 80067a0:	4638      	mov	r0, r7
 80067a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067a6:	bf00      	nop
 80067a8:	08007460 	.word	0x08007460
 80067ac:	08007293 	.word	0x08007293
 80067b0:	08007313 	.word	0x08007313

080067b4 <__lshift>:
 80067b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067b8:	460c      	mov	r4, r1
 80067ba:	4607      	mov	r7, r0
 80067bc:	4691      	mov	r9, r2
 80067be:	6923      	ldr	r3, [r4, #16]
 80067c0:	6849      	ldr	r1, [r1, #4]
 80067c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067c6:	68a3      	ldr	r3, [r4, #8]
 80067c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80067cc:	f108 0601 	add.w	r6, r8, #1
 80067d0:	42b3      	cmp	r3, r6
 80067d2:	db0b      	blt.n	80067ec <__lshift+0x38>
 80067d4:	4638      	mov	r0, r7
 80067d6:	f7ff fddf 	bl	8006398 <_Balloc>
 80067da:	4605      	mov	r5, r0
 80067dc:	b948      	cbnz	r0, 80067f2 <__lshift+0x3e>
 80067de:	4602      	mov	r2, r0
 80067e0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80067e4:	4b27      	ldr	r3, [pc, #156]	; (8006884 <__lshift+0xd0>)
 80067e6:	4828      	ldr	r0, [pc, #160]	; (8006888 <__lshift+0xd4>)
 80067e8:	f000 fa08 	bl	8006bfc <__assert_func>
 80067ec:	3101      	adds	r1, #1
 80067ee:	005b      	lsls	r3, r3, #1
 80067f0:	e7ee      	b.n	80067d0 <__lshift+0x1c>
 80067f2:	2300      	movs	r3, #0
 80067f4:	f100 0114 	add.w	r1, r0, #20
 80067f8:	f100 0210 	add.w	r2, r0, #16
 80067fc:	4618      	mov	r0, r3
 80067fe:	4553      	cmp	r3, sl
 8006800:	db33      	blt.n	800686a <__lshift+0xb6>
 8006802:	6920      	ldr	r0, [r4, #16]
 8006804:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006808:	f104 0314 	add.w	r3, r4, #20
 800680c:	f019 091f 	ands.w	r9, r9, #31
 8006810:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006814:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006818:	d02b      	beq.n	8006872 <__lshift+0xbe>
 800681a:	468a      	mov	sl, r1
 800681c:	2200      	movs	r2, #0
 800681e:	f1c9 0e20 	rsb	lr, r9, #32
 8006822:	6818      	ldr	r0, [r3, #0]
 8006824:	fa00 f009 	lsl.w	r0, r0, r9
 8006828:	4310      	orrs	r0, r2
 800682a:	f84a 0b04 	str.w	r0, [sl], #4
 800682e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006832:	459c      	cmp	ip, r3
 8006834:	fa22 f20e 	lsr.w	r2, r2, lr
 8006838:	d8f3      	bhi.n	8006822 <__lshift+0x6e>
 800683a:	ebac 0304 	sub.w	r3, ip, r4
 800683e:	3b15      	subs	r3, #21
 8006840:	f023 0303 	bic.w	r3, r3, #3
 8006844:	3304      	adds	r3, #4
 8006846:	f104 0015 	add.w	r0, r4, #21
 800684a:	4584      	cmp	ip, r0
 800684c:	bf38      	it	cc
 800684e:	2304      	movcc	r3, #4
 8006850:	50ca      	str	r2, [r1, r3]
 8006852:	b10a      	cbz	r2, 8006858 <__lshift+0xa4>
 8006854:	f108 0602 	add.w	r6, r8, #2
 8006858:	3e01      	subs	r6, #1
 800685a:	4638      	mov	r0, r7
 800685c:	4621      	mov	r1, r4
 800685e:	612e      	str	r6, [r5, #16]
 8006860:	f7ff fdda 	bl	8006418 <_Bfree>
 8006864:	4628      	mov	r0, r5
 8006866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800686a:	f842 0f04 	str.w	r0, [r2, #4]!
 800686e:	3301      	adds	r3, #1
 8006870:	e7c5      	b.n	80067fe <__lshift+0x4a>
 8006872:	3904      	subs	r1, #4
 8006874:	f853 2b04 	ldr.w	r2, [r3], #4
 8006878:	459c      	cmp	ip, r3
 800687a:	f841 2f04 	str.w	r2, [r1, #4]!
 800687e:	d8f9      	bhi.n	8006874 <__lshift+0xc0>
 8006880:	e7ea      	b.n	8006858 <__lshift+0xa4>
 8006882:	bf00      	nop
 8006884:	08007302 	.word	0x08007302
 8006888:	08007313 	.word	0x08007313

0800688c <__mcmp>:
 800688c:	4603      	mov	r3, r0
 800688e:	690a      	ldr	r2, [r1, #16]
 8006890:	6900      	ldr	r0, [r0, #16]
 8006892:	b530      	push	{r4, r5, lr}
 8006894:	1a80      	subs	r0, r0, r2
 8006896:	d10d      	bne.n	80068b4 <__mcmp+0x28>
 8006898:	3314      	adds	r3, #20
 800689a:	3114      	adds	r1, #20
 800689c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80068a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80068a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068ac:	4295      	cmp	r5, r2
 80068ae:	d002      	beq.n	80068b6 <__mcmp+0x2a>
 80068b0:	d304      	bcc.n	80068bc <__mcmp+0x30>
 80068b2:	2001      	movs	r0, #1
 80068b4:	bd30      	pop	{r4, r5, pc}
 80068b6:	42a3      	cmp	r3, r4
 80068b8:	d3f4      	bcc.n	80068a4 <__mcmp+0x18>
 80068ba:	e7fb      	b.n	80068b4 <__mcmp+0x28>
 80068bc:	f04f 30ff 	mov.w	r0, #4294967295
 80068c0:	e7f8      	b.n	80068b4 <__mcmp+0x28>
	...

080068c4 <__mdiff>:
 80068c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c8:	460d      	mov	r5, r1
 80068ca:	4607      	mov	r7, r0
 80068cc:	4611      	mov	r1, r2
 80068ce:	4628      	mov	r0, r5
 80068d0:	4614      	mov	r4, r2
 80068d2:	f7ff ffdb 	bl	800688c <__mcmp>
 80068d6:	1e06      	subs	r6, r0, #0
 80068d8:	d111      	bne.n	80068fe <__mdiff+0x3a>
 80068da:	4631      	mov	r1, r6
 80068dc:	4638      	mov	r0, r7
 80068de:	f7ff fd5b 	bl	8006398 <_Balloc>
 80068e2:	4602      	mov	r2, r0
 80068e4:	b928      	cbnz	r0, 80068f2 <__mdiff+0x2e>
 80068e6:	f240 2137 	movw	r1, #567	; 0x237
 80068ea:	4b3a      	ldr	r3, [pc, #232]	; (80069d4 <__mdiff+0x110>)
 80068ec:	483a      	ldr	r0, [pc, #232]	; (80069d8 <__mdiff+0x114>)
 80068ee:	f000 f985 	bl	8006bfc <__assert_func>
 80068f2:	2301      	movs	r3, #1
 80068f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80068f8:	4610      	mov	r0, r2
 80068fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068fe:	bfa4      	itt	ge
 8006900:	4623      	movge	r3, r4
 8006902:	462c      	movge	r4, r5
 8006904:	4638      	mov	r0, r7
 8006906:	6861      	ldr	r1, [r4, #4]
 8006908:	bfa6      	itte	ge
 800690a:	461d      	movge	r5, r3
 800690c:	2600      	movge	r6, #0
 800690e:	2601      	movlt	r6, #1
 8006910:	f7ff fd42 	bl	8006398 <_Balloc>
 8006914:	4602      	mov	r2, r0
 8006916:	b918      	cbnz	r0, 8006920 <__mdiff+0x5c>
 8006918:	f240 2145 	movw	r1, #581	; 0x245
 800691c:	4b2d      	ldr	r3, [pc, #180]	; (80069d4 <__mdiff+0x110>)
 800691e:	e7e5      	b.n	80068ec <__mdiff+0x28>
 8006920:	f102 0814 	add.w	r8, r2, #20
 8006924:	46c2      	mov	sl, r8
 8006926:	f04f 0c00 	mov.w	ip, #0
 800692a:	6927      	ldr	r7, [r4, #16]
 800692c:	60c6      	str	r6, [r0, #12]
 800692e:	692e      	ldr	r6, [r5, #16]
 8006930:	f104 0014 	add.w	r0, r4, #20
 8006934:	f105 0914 	add.w	r9, r5, #20
 8006938:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800693c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006940:	3410      	adds	r4, #16
 8006942:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006946:	f859 3b04 	ldr.w	r3, [r9], #4
 800694a:	fa1f f18b 	uxth.w	r1, fp
 800694e:	4461      	add	r1, ip
 8006950:	fa1f fc83 	uxth.w	ip, r3
 8006954:	0c1b      	lsrs	r3, r3, #16
 8006956:	eba1 010c 	sub.w	r1, r1, ip
 800695a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800695e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006962:	b289      	uxth	r1, r1
 8006964:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006968:	454e      	cmp	r6, r9
 800696a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800696e:	f84a 1b04 	str.w	r1, [sl], #4
 8006972:	d8e6      	bhi.n	8006942 <__mdiff+0x7e>
 8006974:	1b73      	subs	r3, r6, r5
 8006976:	3b15      	subs	r3, #21
 8006978:	f023 0303 	bic.w	r3, r3, #3
 800697c:	3515      	adds	r5, #21
 800697e:	3304      	adds	r3, #4
 8006980:	42ae      	cmp	r6, r5
 8006982:	bf38      	it	cc
 8006984:	2304      	movcc	r3, #4
 8006986:	4418      	add	r0, r3
 8006988:	4443      	add	r3, r8
 800698a:	461e      	mov	r6, r3
 800698c:	4605      	mov	r5, r0
 800698e:	4575      	cmp	r5, lr
 8006990:	d30e      	bcc.n	80069b0 <__mdiff+0xec>
 8006992:	f10e 0103 	add.w	r1, lr, #3
 8006996:	1a09      	subs	r1, r1, r0
 8006998:	f021 0103 	bic.w	r1, r1, #3
 800699c:	3803      	subs	r0, #3
 800699e:	4586      	cmp	lr, r0
 80069a0:	bf38      	it	cc
 80069a2:	2100      	movcc	r1, #0
 80069a4:	440b      	add	r3, r1
 80069a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069aa:	b189      	cbz	r1, 80069d0 <__mdiff+0x10c>
 80069ac:	6117      	str	r7, [r2, #16]
 80069ae:	e7a3      	b.n	80068f8 <__mdiff+0x34>
 80069b0:	f855 8b04 	ldr.w	r8, [r5], #4
 80069b4:	fa1f f188 	uxth.w	r1, r8
 80069b8:	4461      	add	r1, ip
 80069ba:	140c      	asrs	r4, r1, #16
 80069bc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80069c0:	b289      	uxth	r1, r1
 80069c2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80069c6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80069ca:	f846 1b04 	str.w	r1, [r6], #4
 80069ce:	e7de      	b.n	800698e <__mdiff+0xca>
 80069d0:	3f01      	subs	r7, #1
 80069d2:	e7e8      	b.n	80069a6 <__mdiff+0xe2>
 80069d4:	08007302 	.word	0x08007302
 80069d8:	08007313 	.word	0x08007313

080069dc <__d2b>:
 80069dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069de:	2101      	movs	r1, #1
 80069e0:	4617      	mov	r7, r2
 80069e2:	461c      	mov	r4, r3
 80069e4:	9e08      	ldr	r6, [sp, #32]
 80069e6:	f7ff fcd7 	bl	8006398 <_Balloc>
 80069ea:	4605      	mov	r5, r0
 80069ec:	b930      	cbnz	r0, 80069fc <__d2b+0x20>
 80069ee:	4602      	mov	r2, r0
 80069f0:	f240 310f 	movw	r1, #783	; 0x30f
 80069f4:	4b22      	ldr	r3, [pc, #136]	; (8006a80 <__d2b+0xa4>)
 80069f6:	4823      	ldr	r0, [pc, #140]	; (8006a84 <__d2b+0xa8>)
 80069f8:	f000 f900 	bl	8006bfc <__assert_func>
 80069fc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006a00:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006a04:	bb24      	cbnz	r4, 8006a50 <__d2b+0x74>
 8006a06:	2f00      	cmp	r7, #0
 8006a08:	9301      	str	r3, [sp, #4]
 8006a0a:	d026      	beq.n	8006a5a <__d2b+0x7e>
 8006a0c:	4668      	mov	r0, sp
 8006a0e:	9700      	str	r7, [sp, #0]
 8006a10:	f7ff fd8a 	bl	8006528 <__lo0bits>
 8006a14:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a18:	b1e8      	cbz	r0, 8006a56 <__d2b+0x7a>
 8006a1a:	f1c0 0320 	rsb	r3, r0, #32
 8006a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a22:	430b      	orrs	r3, r1
 8006a24:	40c2      	lsrs	r2, r0
 8006a26:	616b      	str	r3, [r5, #20]
 8006a28:	9201      	str	r2, [sp, #4]
 8006a2a:	9b01      	ldr	r3, [sp, #4]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	bf14      	ite	ne
 8006a30:	2102      	movne	r1, #2
 8006a32:	2101      	moveq	r1, #1
 8006a34:	61ab      	str	r3, [r5, #24]
 8006a36:	6129      	str	r1, [r5, #16]
 8006a38:	b1bc      	cbz	r4, 8006a6a <__d2b+0x8e>
 8006a3a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006a3e:	4404      	add	r4, r0
 8006a40:	6034      	str	r4, [r6, #0]
 8006a42:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a48:	6018      	str	r0, [r3, #0]
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	b003      	add	sp, #12
 8006a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a54:	e7d7      	b.n	8006a06 <__d2b+0x2a>
 8006a56:	6169      	str	r1, [r5, #20]
 8006a58:	e7e7      	b.n	8006a2a <__d2b+0x4e>
 8006a5a:	a801      	add	r0, sp, #4
 8006a5c:	f7ff fd64 	bl	8006528 <__lo0bits>
 8006a60:	9b01      	ldr	r3, [sp, #4]
 8006a62:	2101      	movs	r1, #1
 8006a64:	616b      	str	r3, [r5, #20]
 8006a66:	3020      	adds	r0, #32
 8006a68:	e7e5      	b.n	8006a36 <__d2b+0x5a>
 8006a6a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a6e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8006a72:	6030      	str	r0, [r6, #0]
 8006a74:	6918      	ldr	r0, [r3, #16]
 8006a76:	f7ff fd37 	bl	80064e8 <__hi0bits>
 8006a7a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006a7e:	e7e2      	b.n	8006a46 <__d2b+0x6a>
 8006a80:	08007302 	.word	0x08007302
 8006a84:	08007313 	.word	0x08007313

08006a88 <__sflush_r>:
 8006a88:	898a      	ldrh	r2, [r1, #12]
 8006a8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8c:	4605      	mov	r5, r0
 8006a8e:	0710      	lsls	r0, r2, #28
 8006a90:	460c      	mov	r4, r1
 8006a92:	d457      	bmi.n	8006b44 <__sflush_r+0xbc>
 8006a94:	684b      	ldr	r3, [r1, #4]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	dc04      	bgt.n	8006aa4 <__sflush_r+0x1c>
 8006a9a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	dc01      	bgt.n	8006aa4 <__sflush_r+0x1c>
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aa4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006aa6:	2e00      	cmp	r6, #0
 8006aa8:	d0fa      	beq.n	8006aa0 <__sflush_r+0x18>
 8006aaa:	2300      	movs	r3, #0
 8006aac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ab0:	682f      	ldr	r7, [r5, #0]
 8006ab2:	6a21      	ldr	r1, [r4, #32]
 8006ab4:	602b      	str	r3, [r5, #0]
 8006ab6:	d032      	beq.n	8006b1e <__sflush_r+0x96>
 8006ab8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006aba:	89a3      	ldrh	r3, [r4, #12]
 8006abc:	075a      	lsls	r2, r3, #29
 8006abe:	d505      	bpl.n	8006acc <__sflush_r+0x44>
 8006ac0:	6863      	ldr	r3, [r4, #4]
 8006ac2:	1ac0      	subs	r0, r0, r3
 8006ac4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ac6:	b10b      	cbz	r3, 8006acc <__sflush_r+0x44>
 8006ac8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006aca:	1ac0      	subs	r0, r0, r3
 8006acc:	2300      	movs	r3, #0
 8006ace:	4602      	mov	r2, r0
 8006ad0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	6a21      	ldr	r1, [r4, #32]
 8006ad6:	47b0      	blx	r6
 8006ad8:	1c43      	adds	r3, r0, #1
 8006ada:	89a3      	ldrh	r3, [r4, #12]
 8006adc:	d106      	bne.n	8006aec <__sflush_r+0x64>
 8006ade:	6829      	ldr	r1, [r5, #0]
 8006ae0:	291d      	cmp	r1, #29
 8006ae2:	d82b      	bhi.n	8006b3c <__sflush_r+0xb4>
 8006ae4:	4a28      	ldr	r2, [pc, #160]	; (8006b88 <__sflush_r+0x100>)
 8006ae6:	410a      	asrs	r2, r1
 8006ae8:	07d6      	lsls	r6, r2, #31
 8006aea:	d427      	bmi.n	8006b3c <__sflush_r+0xb4>
 8006aec:	2200      	movs	r2, #0
 8006aee:	6062      	str	r2, [r4, #4]
 8006af0:	6922      	ldr	r2, [r4, #16]
 8006af2:	04d9      	lsls	r1, r3, #19
 8006af4:	6022      	str	r2, [r4, #0]
 8006af6:	d504      	bpl.n	8006b02 <__sflush_r+0x7a>
 8006af8:	1c42      	adds	r2, r0, #1
 8006afa:	d101      	bne.n	8006b00 <__sflush_r+0x78>
 8006afc:	682b      	ldr	r3, [r5, #0]
 8006afe:	b903      	cbnz	r3, 8006b02 <__sflush_r+0x7a>
 8006b00:	6560      	str	r0, [r4, #84]	; 0x54
 8006b02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b04:	602f      	str	r7, [r5, #0]
 8006b06:	2900      	cmp	r1, #0
 8006b08:	d0ca      	beq.n	8006aa0 <__sflush_r+0x18>
 8006b0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b0e:	4299      	cmp	r1, r3
 8006b10:	d002      	beq.n	8006b18 <__sflush_r+0x90>
 8006b12:	4628      	mov	r0, r5
 8006b14:	f7ff fb44 	bl	80061a0 <_free_r>
 8006b18:	2000      	movs	r0, #0
 8006b1a:	6360      	str	r0, [r4, #52]	; 0x34
 8006b1c:	e7c1      	b.n	8006aa2 <__sflush_r+0x1a>
 8006b1e:	2301      	movs	r3, #1
 8006b20:	4628      	mov	r0, r5
 8006b22:	47b0      	blx	r6
 8006b24:	1c41      	adds	r1, r0, #1
 8006b26:	d1c8      	bne.n	8006aba <__sflush_r+0x32>
 8006b28:	682b      	ldr	r3, [r5, #0]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0c5      	beq.n	8006aba <__sflush_r+0x32>
 8006b2e:	2b1d      	cmp	r3, #29
 8006b30:	d001      	beq.n	8006b36 <__sflush_r+0xae>
 8006b32:	2b16      	cmp	r3, #22
 8006b34:	d101      	bne.n	8006b3a <__sflush_r+0xb2>
 8006b36:	602f      	str	r7, [r5, #0]
 8006b38:	e7b2      	b.n	8006aa0 <__sflush_r+0x18>
 8006b3a:	89a3      	ldrh	r3, [r4, #12]
 8006b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b40:	81a3      	strh	r3, [r4, #12]
 8006b42:	e7ae      	b.n	8006aa2 <__sflush_r+0x1a>
 8006b44:	690f      	ldr	r7, [r1, #16]
 8006b46:	2f00      	cmp	r7, #0
 8006b48:	d0aa      	beq.n	8006aa0 <__sflush_r+0x18>
 8006b4a:	0793      	lsls	r3, r2, #30
 8006b4c:	bf18      	it	ne
 8006b4e:	2300      	movne	r3, #0
 8006b50:	680e      	ldr	r6, [r1, #0]
 8006b52:	bf08      	it	eq
 8006b54:	694b      	ldreq	r3, [r1, #20]
 8006b56:	1bf6      	subs	r6, r6, r7
 8006b58:	600f      	str	r7, [r1, #0]
 8006b5a:	608b      	str	r3, [r1, #8]
 8006b5c:	2e00      	cmp	r6, #0
 8006b5e:	dd9f      	ble.n	8006aa0 <__sflush_r+0x18>
 8006b60:	4633      	mov	r3, r6
 8006b62:	463a      	mov	r2, r7
 8006b64:	4628      	mov	r0, r5
 8006b66:	6a21      	ldr	r1, [r4, #32]
 8006b68:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006b6c:	47e0      	blx	ip
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	dc06      	bgt.n	8006b80 <__sflush_r+0xf8>
 8006b72:	89a3      	ldrh	r3, [r4, #12]
 8006b74:	f04f 30ff 	mov.w	r0, #4294967295
 8006b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b7c:	81a3      	strh	r3, [r4, #12]
 8006b7e:	e790      	b.n	8006aa2 <__sflush_r+0x1a>
 8006b80:	4407      	add	r7, r0
 8006b82:	1a36      	subs	r6, r6, r0
 8006b84:	e7ea      	b.n	8006b5c <__sflush_r+0xd4>
 8006b86:	bf00      	nop
 8006b88:	dfbffffe 	.word	0xdfbffffe

08006b8c <_fflush_r>:
 8006b8c:	b538      	push	{r3, r4, r5, lr}
 8006b8e:	690b      	ldr	r3, [r1, #16]
 8006b90:	4605      	mov	r5, r0
 8006b92:	460c      	mov	r4, r1
 8006b94:	b913      	cbnz	r3, 8006b9c <_fflush_r+0x10>
 8006b96:	2500      	movs	r5, #0
 8006b98:	4628      	mov	r0, r5
 8006b9a:	bd38      	pop	{r3, r4, r5, pc}
 8006b9c:	b118      	cbz	r0, 8006ba6 <_fflush_r+0x1a>
 8006b9e:	6a03      	ldr	r3, [r0, #32]
 8006ba0:	b90b      	cbnz	r3, 8006ba6 <_fflush_r+0x1a>
 8006ba2:	f7fe fb7b 	bl	800529c <__sinit>
 8006ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d0f3      	beq.n	8006b96 <_fflush_r+0xa>
 8006bae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006bb0:	07d0      	lsls	r0, r2, #31
 8006bb2:	d404      	bmi.n	8006bbe <_fflush_r+0x32>
 8006bb4:	0599      	lsls	r1, r3, #22
 8006bb6:	d402      	bmi.n	8006bbe <_fflush_r+0x32>
 8006bb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bba:	f7fe fc66 	bl	800548a <__retarget_lock_acquire_recursive>
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	4621      	mov	r1, r4
 8006bc2:	f7ff ff61 	bl	8006a88 <__sflush_r>
 8006bc6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bc8:	4605      	mov	r5, r0
 8006bca:	07da      	lsls	r2, r3, #31
 8006bcc:	d4e4      	bmi.n	8006b98 <_fflush_r+0xc>
 8006bce:	89a3      	ldrh	r3, [r4, #12]
 8006bd0:	059b      	lsls	r3, r3, #22
 8006bd2:	d4e1      	bmi.n	8006b98 <_fflush_r+0xc>
 8006bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bd6:	f7fe fc59 	bl	800548c <__retarget_lock_release_recursive>
 8006bda:	e7dd      	b.n	8006b98 <_fflush_r+0xc>

08006bdc <_sbrk_r>:
 8006bdc:	b538      	push	{r3, r4, r5, lr}
 8006bde:	2300      	movs	r3, #0
 8006be0:	4d05      	ldr	r5, [pc, #20]	; (8006bf8 <_sbrk_r+0x1c>)
 8006be2:	4604      	mov	r4, r0
 8006be4:	4608      	mov	r0, r1
 8006be6:	602b      	str	r3, [r5, #0]
 8006be8:	f7fa ffac 	bl	8001b44 <_sbrk>
 8006bec:	1c43      	adds	r3, r0, #1
 8006bee:	d102      	bne.n	8006bf6 <_sbrk_r+0x1a>
 8006bf0:	682b      	ldr	r3, [r5, #0]
 8006bf2:	b103      	cbz	r3, 8006bf6 <_sbrk_r+0x1a>
 8006bf4:	6023      	str	r3, [r4, #0]
 8006bf6:	bd38      	pop	{r3, r4, r5, pc}
 8006bf8:	200009c8 	.word	0x200009c8

08006bfc <__assert_func>:
 8006bfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006bfe:	4614      	mov	r4, r2
 8006c00:	461a      	mov	r2, r3
 8006c02:	4b09      	ldr	r3, [pc, #36]	; (8006c28 <__assert_func+0x2c>)
 8006c04:	4605      	mov	r5, r0
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68d8      	ldr	r0, [r3, #12]
 8006c0a:	b14c      	cbz	r4, 8006c20 <__assert_func+0x24>
 8006c0c:	4b07      	ldr	r3, [pc, #28]	; (8006c2c <__assert_func+0x30>)
 8006c0e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c12:	9100      	str	r1, [sp, #0]
 8006c14:	462b      	mov	r3, r5
 8006c16:	4906      	ldr	r1, [pc, #24]	; (8006c30 <__assert_func+0x34>)
 8006c18:	f000 f842 	bl	8006ca0 <fiprintf>
 8006c1c:	f000 f852 	bl	8006cc4 <abort>
 8006c20:	4b04      	ldr	r3, [pc, #16]	; (8006c34 <__assert_func+0x38>)
 8006c22:	461c      	mov	r4, r3
 8006c24:	e7f3      	b.n	8006c0e <__assert_func+0x12>
 8006c26:	bf00      	nop
 8006c28:	200000e4 	.word	0x200000e4
 8006c2c:	08007476 	.word	0x08007476
 8006c30:	08007483 	.word	0x08007483
 8006c34:	080074b1 	.word	0x080074b1

08006c38 <_calloc_r>:
 8006c38:	b570      	push	{r4, r5, r6, lr}
 8006c3a:	fba1 5402 	umull	r5, r4, r1, r2
 8006c3e:	b934      	cbnz	r4, 8006c4e <_calloc_r+0x16>
 8006c40:	4629      	mov	r1, r5
 8006c42:	f7ff fb1d 	bl	8006280 <_malloc_r>
 8006c46:	4606      	mov	r6, r0
 8006c48:	b928      	cbnz	r0, 8006c56 <_calloc_r+0x1e>
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	bd70      	pop	{r4, r5, r6, pc}
 8006c4e:	220c      	movs	r2, #12
 8006c50:	2600      	movs	r6, #0
 8006c52:	6002      	str	r2, [r0, #0]
 8006c54:	e7f9      	b.n	8006c4a <_calloc_r+0x12>
 8006c56:	462a      	mov	r2, r5
 8006c58:	4621      	mov	r1, r4
 8006c5a:	f7fe fb98 	bl	800538e <memset>
 8006c5e:	e7f4      	b.n	8006c4a <_calloc_r+0x12>

08006c60 <__ascii_mbtowc>:
 8006c60:	b082      	sub	sp, #8
 8006c62:	b901      	cbnz	r1, 8006c66 <__ascii_mbtowc+0x6>
 8006c64:	a901      	add	r1, sp, #4
 8006c66:	b142      	cbz	r2, 8006c7a <__ascii_mbtowc+0x1a>
 8006c68:	b14b      	cbz	r3, 8006c7e <__ascii_mbtowc+0x1e>
 8006c6a:	7813      	ldrb	r3, [r2, #0]
 8006c6c:	600b      	str	r3, [r1, #0]
 8006c6e:	7812      	ldrb	r2, [r2, #0]
 8006c70:	1e10      	subs	r0, r2, #0
 8006c72:	bf18      	it	ne
 8006c74:	2001      	movne	r0, #1
 8006c76:	b002      	add	sp, #8
 8006c78:	4770      	bx	lr
 8006c7a:	4610      	mov	r0, r2
 8006c7c:	e7fb      	b.n	8006c76 <__ascii_mbtowc+0x16>
 8006c7e:	f06f 0001 	mvn.w	r0, #1
 8006c82:	e7f8      	b.n	8006c76 <__ascii_mbtowc+0x16>

08006c84 <__ascii_wctomb>:
 8006c84:	4603      	mov	r3, r0
 8006c86:	4608      	mov	r0, r1
 8006c88:	b141      	cbz	r1, 8006c9c <__ascii_wctomb+0x18>
 8006c8a:	2aff      	cmp	r2, #255	; 0xff
 8006c8c:	d904      	bls.n	8006c98 <__ascii_wctomb+0x14>
 8006c8e:	228a      	movs	r2, #138	; 0x8a
 8006c90:	f04f 30ff 	mov.w	r0, #4294967295
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	4770      	bx	lr
 8006c98:	2001      	movs	r0, #1
 8006c9a:	700a      	strb	r2, [r1, #0]
 8006c9c:	4770      	bx	lr
	...

08006ca0 <fiprintf>:
 8006ca0:	b40e      	push	{r1, r2, r3}
 8006ca2:	b503      	push	{r0, r1, lr}
 8006ca4:	4601      	mov	r1, r0
 8006ca6:	ab03      	add	r3, sp, #12
 8006ca8:	4805      	ldr	r0, [pc, #20]	; (8006cc0 <fiprintf+0x20>)
 8006caa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cae:	6800      	ldr	r0, [r0, #0]
 8006cb0:	9301      	str	r3, [sp, #4]
 8006cb2:	f000 f835 	bl	8006d20 <_vfiprintf_r>
 8006cb6:	b002      	add	sp, #8
 8006cb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cbc:	b003      	add	sp, #12
 8006cbe:	4770      	bx	lr
 8006cc0:	200000e4 	.word	0x200000e4

08006cc4 <abort>:
 8006cc4:	2006      	movs	r0, #6
 8006cc6:	b508      	push	{r3, lr}
 8006cc8:	f000 fa02 	bl	80070d0 <raise>
 8006ccc:	2001      	movs	r0, #1
 8006cce:	f7fa fec6 	bl	8001a5e <_exit>

08006cd2 <__sfputc_r>:
 8006cd2:	6893      	ldr	r3, [r2, #8]
 8006cd4:	b410      	push	{r4}
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	6093      	str	r3, [r2, #8]
 8006cdc:	da07      	bge.n	8006cee <__sfputc_r+0x1c>
 8006cde:	6994      	ldr	r4, [r2, #24]
 8006ce0:	42a3      	cmp	r3, r4
 8006ce2:	db01      	blt.n	8006ce8 <__sfputc_r+0x16>
 8006ce4:	290a      	cmp	r1, #10
 8006ce6:	d102      	bne.n	8006cee <__sfputc_r+0x1c>
 8006ce8:	bc10      	pop	{r4}
 8006cea:	f000 b933 	b.w	8006f54 <__swbuf_r>
 8006cee:	6813      	ldr	r3, [r2, #0]
 8006cf0:	1c58      	adds	r0, r3, #1
 8006cf2:	6010      	str	r0, [r2, #0]
 8006cf4:	7019      	strb	r1, [r3, #0]
 8006cf6:	4608      	mov	r0, r1
 8006cf8:	bc10      	pop	{r4}
 8006cfa:	4770      	bx	lr

08006cfc <__sfputs_r>:
 8006cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cfe:	4606      	mov	r6, r0
 8006d00:	460f      	mov	r7, r1
 8006d02:	4614      	mov	r4, r2
 8006d04:	18d5      	adds	r5, r2, r3
 8006d06:	42ac      	cmp	r4, r5
 8006d08:	d101      	bne.n	8006d0e <__sfputs_r+0x12>
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	e007      	b.n	8006d1e <__sfputs_r+0x22>
 8006d0e:	463a      	mov	r2, r7
 8006d10:	4630      	mov	r0, r6
 8006d12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d16:	f7ff ffdc 	bl	8006cd2 <__sfputc_r>
 8006d1a:	1c43      	adds	r3, r0, #1
 8006d1c:	d1f3      	bne.n	8006d06 <__sfputs_r+0xa>
 8006d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d20 <_vfiprintf_r>:
 8006d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d24:	460d      	mov	r5, r1
 8006d26:	4614      	mov	r4, r2
 8006d28:	4698      	mov	r8, r3
 8006d2a:	4606      	mov	r6, r0
 8006d2c:	b09d      	sub	sp, #116	; 0x74
 8006d2e:	b118      	cbz	r0, 8006d38 <_vfiprintf_r+0x18>
 8006d30:	6a03      	ldr	r3, [r0, #32]
 8006d32:	b90b      	cbnz	r3, 8006d38 <_vfiprintf_r+0x18>
 8006d34:	f7fe fab2 	bl	800529c <__sinit>
 8006d38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d3a:	07d9      	lsls	r1, r3, #31
 8006d3c:	d405      	bmi.n	8006d4a <_vfiprintf_r+0x2a>
 8006d3e:	89ab      	ldrh	r3, [r5, #12]
 8006d40:	059a      	lsls	r2, r3, #22
 8006d42:	d402      	bmi.n	8006d4a <_vfiprintf_r+0x2a>
 8006d44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d46:	f7fe fba0 	bl	800548a <__retarget_lock_acquire_recursive>
 8006d4a:	89ab      	ldrh	r3, [r5, #12]
 8006d4c:	071b      	lsls	r3, r3, #28
 8006d4e:	d501      	bpl.n	8006d54 <_vfiprintf_r+0x34>
 8006d50:	692b      	ldr	r3, [r5, #16]
 8006d52:	b99b      	cbnz	r3, 8006d7c <_vfiprintf_r+0x5c>
 8006d54:	4629      	mov	r1, r5
 8006d56:	4630      	mov	r0, r6
 8006d58:	f000 f93a 	bl	8006fd0 <__swsetup_r>
 8006d5c:	b170      	cbz	r0, 8006d7c <_vfiprintf_r+0x5c>
 8006d5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d60:	07dc      	lsls	r4, r3, #31
 8006d62:	d504      	bpl.n	8006d6e <_vfiprintf_r+0x4e>
 8006d64:	f04f 30ff 	mov.w	r0, #4294967295
 8006d68:	b01d      	add	sp, #116	; 0x74
 8006d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6e:	89ab      	ldrh	r3, [r5, #12]
 8006d70:	0598      	lsls	r0, r3, #22
 8006d72:	d4f7      	bmi.n	8006d64 <_vfiprintf_r+0x44>
 8006d74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d76:	f7fe fb89 	bl	800548c <__retarget_lock_release_recursive>
 8006d7a:	e7f3      	b.n	8006d64 <_vfiprintf_r+0x44>
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d80:	2320      	movs	r3, #32
 8006d82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d86:	2330      	movs	r3, #48	; 0x30
 8006d88:	f04f 0901 	mov.w	r9, #1
 8006d8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d90:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8006f40 <_vfiprintf_r+0x220>
 8006d94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d98:	4623      	mov	r3, r4
 8006d9a:	469a      	mov	sl, r3
 8006d9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006da0:	b10a      	cbz	r2, 8006da6 <_vfiprintf_r+0x86>
 8006da2:	2a25      	cmp	r2, #37	; 0x25
 8006da4:	d1f9      	bne.n	8006d9a <_vfiprintf_r+0x7a>
 8006da6:	ebba 0b04 	subs.w	fp, sl, r4
 8006daa:	d00b      	beq.n	8006dc4 <_vfiprintf_r+0xa4>
 8006dac:	465b      	mov	r3, fp
 8006dae:	4622      	mov	r2, r4
 8006db0:	4629      	mov	r1, r5
 8006db2:	4630      	mov	r0, r6
 8006db4:	f7ff ffa2 	bl	8006cfc <__sfputs_r>
 8006db8:	3001      	adds	r0, #1
 8006dba:	f000 80a9 	beq.w	8006f10 <_vfiprintf_r+0x1f0>
 8006dbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dc0:	445a      	add	r2, fp
 8006dc2:	9209      	str	r2, [sp, #36]	; 0x24
 8006dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 80a1 	beq.w	8006f10 <_vfiprintf_r+0x1f0>
 8006dce:	2300      	movs	r3, #0
 8006dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dd8:	f10a 0a01 	add.w	sl, sl, #1
 8006ddc:	9304      	str	r3, [sp, #16]
 8006dde:	9307      	str	r3, [sp, #28]
 8006de0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006de4:	931a      	str	r3, [sp, #104]	; 0x68
 8006de6:	4654      	mov	r4, sl
 8006de8:	2205      	movs	r2, #5
 8006dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dee:	4854      	ldr	r0, [pc, #336]	; (8006f40 <_vfiprintf_r+0x220>)
 8006df0:	f7fe fb4d 	bl	800548e <memchr>
 8006df4:	9a04      	ldr	r2, [sp, #16]
 8006df6:	b9d8      	cbnz	r0, 8006e30 <_vfiprintf_r+0x110>
 8006df8:	06d1      	lsls	r1, r2, #27
 8006dfa:	bf44      	itt	mi
 8006dfc:	2320      	movmi	r3, #32
 8006dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e02:	0713      	lsls	r3, r2, #28
 8006e04:	bf44      	itt	mi
 8006e06:	232b      	movmi	r3, #43	; 0x2b
 8006e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006e10:	2b2a      	cmp	r3, #42	; 0x2a
 8006e12:	d015      	beq.n	8006e40 <_vfiprintf_r+0x120>
 8006e14:	4654      	mov	r4, sl
 8006e16:	2000      	movs	r0, #0
 8006e18:	f04f 0c0a 	mov.w	ip, #10
 8006e1c:	9a07      	ldr	r2, [sp, #28]
 8006e1e:	4621      	mov	r1, r4
 8006e20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e24:	3b30      	subs	r3, #48	; 0x30
 8006e26:	2b09      	cmp	r3, #9
 8006e28:	d94d      	bls.n	8006ec6 <_vfiprintf_r+0x1a6>
 8006e2a:	b1b0      	cbz	r0, 8006e5a <_vfiprintf_r+0x13a>
 8006e2c:	9207      	str	r2, [sp, #28]
 8006e2e:	e014      	b.n	8006e5a <_vfiprintf_r+0x13a>
 8006e30:	eba0 0308 	sub.w	r3, r0, r8
 8006e34:	fa09 f303 	lsl.w	r3, r9, r3
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	46a2      	mov	sl, r4
 8006e3c:	9304      	str	r3, [sp, #16]
 8006e3e:	e7d2      	b.n	8006de6 <_vfiprintf_r+0xc6>
 8006e40:	9b03      	ldr	r3, [sp, #12]
 8006e42:	1d19      	adds	r1, r3, #4
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	9103      	str	r1, [sp, #12]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	bfbb      	ittet	lt
 8006e4c:	425b      	neglt	r3, r3
 8006e4e:	f042 0202 	orrlt.w	r2, r2, #2
 8006e52:	9307      	strge	r3, [sp, #28]
 8006e54:	9307      	strlt	r3, [sp, #28]
 8006e56:	bfb8      	it	lt
 8006e58:	9204      	strlt	r2, [sp, #16]
 8006e5a:	7823      	ldrb	r3, [r4, #0]
 8006e5c:	2b2e      	cmp	r3, #46	; 0x2e
 8006e5e:	d10c      	bne.n	8006e7a <_vfiprintf_r+0x15a>
 8006e60:	7863      	ldrb	r3, [r4, #1]
 8006e62:	2b2a      	cmp	r3, #42	; 0x2a
 8006e64:	d134      	bne.n	8006ed0 <_vfiprintf_r+0x1b0>
 8006e66:	9b03      	ldr	r3, [sp, #12]
 8006e68:	3402      	adds	r4, #2
 8006e6a:	1d1a      	adds	r2, r3, #4
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	9203      	str	r2, [sp, #12]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	bfb8      	it	lt
 8006e74:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e78:	9305      	str	r3, [sp, #20]
 8006e7a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006f44 <_vfiprintf_r+0x224>
 8006e7e:	2203      	movs	r2, #3
 8006e80:	4650      	mov	r0, sl
 8006e82:	7821      	ldrb	r1, [r4, #0]
 8006e84:	f7fe fb03 	bl	800548e <memchr>
 8006e88:	b138      	cbz	r0, 8006e9a <_vfiprintf_r+0x17a>
 8006e8a:	2240      	movs	r2, #64	; 0x40
 8006e8c:	9b04      	ldr	r3, [sp, #16]
 8006e8e:	eba0 000a 	sub.w	r0, r0, sl
 8006e92:	4082      	lsls	r2, r0
 8006e94:	4313      	orrs	r3, r2
 8006e96:	3401      	adds	r4, #1
 8006e98:	9304      	str	r3, [sp, #16]
 8006e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e9e:	2206      	movs	r2, #6
 8006ea0:	4829      	ldr	r0, [pc, #164]	; (8006f48 <_vfiprintf_r+0x228>)
 8006ea2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ea6:	f7fe faf2 	bl	800548e <memchr>
 8006eaa:	2800      	cmp	r0, #0
 8006eac:	d03f      	beq.n	8006f2e <_vfiprintf_r+0x20e>
 8006eae:	4b27      	ldr	r3, [pc, #156]	; (8006f4c <_vfiprintf_r+0x22c>)
 8006eb0:	bb1b      	cbnz	r3, 8006efa <_vfiprintf_r+0x1da>
 8006eb2:	9b03      	ldr	r3, [sp, #12]
 8006eb4:	3307      	adds	r3, #7
 8006eb6:	f023 0307 	bic.w	r3, r3, #7
 8006eba:	3308      	adds	r3, #8
 8006ebc:	9303      	str	r3, [sp, #12]
 8006ebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec0:	443b      	add	r3, r7
 8006ec2:	9309      	str	r3, [sp, #36]	; 0x24
 8006ec4:	e768      	b.n	8006d98 <_vfiprintf_r+0x78>
 8006ec6:	460c      	mov	r4, r1
 8006ec8:	2001      	movs	r0, #1
 8006eca:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ece:	e7a6      	b.n	8006e1e <_vfiprintf_r+0xfe>
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	f04f 0c0a 	mov.w	ip, #10
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	3401      	adds	r4, #1
 8006eda:	9305      	str	r3, [sp, #20]
 8006edc:	4620      	mov	r0, r4
 8006ede:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ee2:	3a30      	subs	r2, #48	; 0x30
 8006ee4:	2a09      	cmp	r2, #9
 8006ee6:	d903      	bls.n	8006ef0 <_vfiprintf_r+0x1d0>
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d0c6      	beq.n	8006e7a <_vfiprintf_r+0x15a>
 8006eec:	9105      	str	r1, [sp, #20]
 8006eee:	e7c4      	b.n	8006e7a <_vfiprintf_r+0x15a>
 8006ef0:	4604      	mov	r4, r0
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ef8:	e7f0      	b.n	8006edc <_vfiprintf_r+0x1bc>
 8006efa:	ab03      	add	r3, sp, #12
 8006efc:	9300      	str	r3, [sp, #0]
 8006efe:	462a      	mov	r2, r5
 8006f00:	4630      	mov	r0, r6
 8006f02:	4b13      	ldr	r3, [pc, #76]	; (8006f50 <_vfiprintf_r+0x230>)
 8006f04:	a904      	add	r1, sp, #16
 8006f06:	f7fd fd7b 	bl	8004a00 <_printf_float>
 8006f0a:	4607      	mov	r7, r0
 8006f0c:	1c78      	adds	r0, r7, #1
 8006f0e:	d1d6      	bne.n	8006ebe <_vfiprintf_r+0x19e>
 8006f10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f12:	07d9      	lsls	r1, r3, #31
 8006f14:	d405      	bmi.n	8006f22 <_vfiprintf_r+0x202>
 8006f16:	89ab      	ldrh	r3, [r5, #12]
 8006f18:	059a      	lsls	r2, r3, #22
 8006f1a:	d402      	bmi.n	8006f22 <_vfiprintf_r+0x202>
 8006f1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f1e:	f7fe fab5 	bl	800548c <__retarget_lock_release_recursive>
 8006f22:	89ab      	ldrh	r3, [r5, #12]
 8006f24:	065b      	lsls	r3, r3, #25
 8006f26:	f53f af1d 	bmi.w	8006d64 <_vfiprintf_r+0x44>
 8006f2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f2c:	e71c      	b.n	8006d68 <_vfiprintf_r+0x48>
 8006f2e:	ab03      	add	r3, sp, #12
 8006f30:	9300      	str	r3, [sp, #0]
 8006f32:	462a      	mov	r2, r5
 8006f34:	4630      	mov	r0, r6
 8006f36:	4b06      	ldr	r3, [pc, #24]	; (8006f50 <_vfiprintf_r+0x230>)
 8006f38:	a904      	add	r1, sp, #16
 8006f3a:	f7fe f801 	bl	8004f40 <_printf_i>
 8006f3e:	e7e4      	b.n	8006f0a <_vfiprintf_r+0x1ea>
 8006f40:	080075b3 	.word	0x080075b3
 8006f44:	080075b9 	.word	0x080075b9
 8006f48:	080075bd 	.word	0x080075bd
 8006f4c:	08004a01 	.word	0x08004a01
 8006f50:	08006cfd 	.word	0x08006cfd

08006f54 <__swbuf_r>:
 8006f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f56:	460e      	mov	r6, r1
 8006f58:	4614      	mov	r4, r2
 8006f5a:	4605      	mov	r5, r0
 8006f5c:	b118      	cbz	r0, 8006f66 <__swbuf_r+0x12>
 8006f5e:	6a03      	ldr	r3, [r0, #32]
 8006f60:	b90b      	cbnz	r3, 8006f66 <__swbuf_r+0x12>
 8006f62:	f7fe f99b 	bl	800529c <__sinit>
 8006f66:	69a3      	ldr	r3, [r4, #24]
 8006f68:	60a3      	str	r3, [r4, #8]
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	071a      	lsls	r2, r3, #28
 8006f6e:	d525      	bpl.n	8006fbc <__swbuf_r+0x68>
 8006f70:	6923      	ldr	r3, [r4, #16]
 8006f72:	b31b      	cbz	r3, 8006fbc <__swbuf_r+0x68>
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	6922      	ldr	r2, [r4, #16]
 8006f78:	b2f6      	uxtb	r6, r6
 8006f7a:	1a98      	subs	r0, r3, r2
 8006f7c:	6963      	ldr	r3, [r4, #20]
 8006f7e:	4637      	mov	r7, r6
 8006f80:	4283      	cmp	r3, r0
 8006f82:	dc04      	bgt.n	8006f8e <__swbuf_r+0x3a>
 8006f84:	4621      	mov	r1, r4
 8006f86:	4628      	mov	r0, r5
 8006f88:	f7ff fe00 	bl	8006b8c <_fflush_r>
 8006f8c:	b9e0      	cbnz	r0, 8006fc8 <__swbuf_r+0x74>
 8006f8e:	68a3      	ldr	r3, [r4, #8]
 8006f90:	3b01      	subs	r3, #1
 8006f92:	60a3      	str	r3, [r4, #8]
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	1c5a      	adds	r2, r3, #1
 8006f98:	6022      	str	r2, [r4, #0]
 8006f9a:	701e      	strb	r6, [r3, #0]
 8006f9c:	6962      	ldr	r2, [r4, #20]
 8006f9e:	1c43      	adds	r3, r0, #1
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d004      	beq.n	8006fae <__swbuf_r+0x5a>
 8006fa4:	89a3      	ldrh	r3, [r4, #12]
 8006fa6:	07db      	lsls	r3, r3, #31
 8006fa8:	d506      	bpl.n	8006fb8 <__swbuf_r+0x64>
 8006faa:	2e0a      	cmp	r6, #10
 8006fac:	d104      	bne.n	8006fb8 <__swbuf_r+0x64>
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	f7ff fdeb 	bl	8006b8c <_fflush_r>
 8006fb6:	b938      	cbnz	r0, 8006fc8 <__swbuf_r+0x74>
 8006fb8:	4638      	mov	r0, r7
 8006fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fbc:	4621      	mov	r1, r4
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	f000 f806 	bl	8006fd0 <__swsetup_r>
 8006fc4:	2800      	cmp	r0, #0
 8006fc6:	d0d5      	beq.n	8006f74 <__swbuf_r+0x20>
 8006fc8:	f04f 37ff 	mov.w	r7, #4294967295
 8006fcc:	e7f4      	b.n	8006fb8 <__swbuf_r+0x64>
	...

08006fd0 <__swsetup_r>:
 8006fd0:	b538      	push	{r3, r4, r5, lr}
 8006fd2:	4b2a      	ldr	r3, [pc, #168]	; (800707c <__swsetup_r+0xac>)
 8006fd4:	4605      	mov	r5, r0
 8006fd6:	6818      	ldr	r0, [r3, #0]
 8006fd8:	460c      	mov	r4, r1
 8006fda:	b118      	cbz	r0, 8006fe4 <__swsetup_r+0x14>
 8006fdc:	6a03      	ldr	r3, [r0, #32]
 8006fde:	b90b      	cbnz	r3, 8006fe4 <__swsetup_r+0x14>
 8006fe0:	f7fe f95c 	bl	800529c <__sinit>
 8006fe4:	89a3      	ldrh	r3, [r4, #12]
 8006fe6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006fea:	0718      	lsls	r0, r3, #28
 8006fec:	d422      	bmi.n	8007034 <__swsetup_r+0x64>
 8006fee:	06d9      	lsls	r1, r3, #27
 8006ff0:	d407      	bmi.n	8007002 <__swsetup_r+0x32>
 8006ff2:	2309      	movs	r3, #9
 8006ff4:	602b      	str	r3, [r5, #0]
 8006ff6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8006ffe:	81a3      	strh	r3, [r4, #12]
 8007000:	e034      	b.n	800706c <__swsetup_r+0x9c>
 8007002:	0758      	lsls	r0, r3, #29
 8007004:	d512      	bpl.n	800702c <__swsetup_r+0x5c>
 8007006:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007008:	b141      	cbz	r1, 800701c <__swsetup_r+0x4c>
 800700a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800700e:	4299      	cmp	r1, r3
 8007010:	d002      	beq.n	8007018 <__swsetup_r+0x48>
 8007012:	4628      	mov	r0, r5
 8007014:	f7ff f8c4 	bl	80061a0 <_free_r>
 8007018:	2300      	movs	r3, #0
 800701a:	6363      	str	r3, [r4, #52]	; 0x34
 800701c:	89a3      	ldrh	r3, [r4, #12]
 800701e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007022:	81a3      	strh	r3, [r4, #12]
 8007024:	2300      	movs	r3, #0
 8007026:	6063      	str	r3, [r4, #4]
 8007028:	6923      	ldr	r3, [r4, #16]
 800702a:	6023      	str	r3, [r4, #0]
 800702c:	89a3      	ldrh	r3, [r4, #12]
 800702e:	f043 0308 	orr.w	r3, r3, #8
 8007032:	81a3      	strh	r3, [r4, #12]
 8007034:	6923      	ldr	r3, [r4, #16]
 8007036:	b94b      	cbnz	r3, 800704c <__swsetup_r+0x7c>
 8007038:	89a3      	ldrh	r3, [r4, #12]
 800703a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800703e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007042:	d003      	beq.n	800704c <__swsetup_r+0x7c>
 8007044:	4621      	mov	r1, r4
 8007046:	4628      	mov	r0, r5
 8007048:	f000 f883 	bl	8007152 <__smakebuf_r>
 800704c:	89a0      	ldrh	r0, [r4, #12]
 800704e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007052:	f010 0301 	ands.w	r3, r0, #1
 8007056:	d00a      	beq.n	800706e <__swsetup_r+0x9e>
 8007058:	2300      	movs	r3, #0
 800705a:	60a3      	str	r3, [r4, #8]
 800705c:	6963      	ldr	r3, [r4, #20]
 800705e:	425b      	negs	r3, r3
 8007060:	61a3      	str	r3, [r4, #24]
 8007062:	6923      	ldr	r3, [r4, #16]
 8007064:	b943      	cbnz	r3, 8007078 <__swsetup_r+0xa8>
 8007066:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800706a:	d1c4      	bne.n	8006ff6 <__swsetup_r+0x26>
 800706c:	bd38      	pop	{r3, r4, r5, pc}
 800706e:	0781      	lsls	r1, r0, #30
 8007070:	bf58      	it	pl
 8007072:	6963      	ldrpl	r3, [r4, #20]
 8007074:	60a3      	str	r3, [r4, #8]
 8007076:	e7f4      	b.n	8007062 <__swsetup_r+0x92>
 8007078:	2000      	movs	r0, #0
 800707a:	e7f7      	b.n	800706c <__swsetup_r+0x9c>
 800707c:	200000e4 	.word	0x200000e4

08007080 <_raise_r>:
 8007080:	291f      	cmp	r1, #31
 8007082:	b538      	push	{r3, r4, r5, lr}
 8007084:	4604      	mov	r4, r0
 8007086:	460d      	mov	r5, r1
 8007088:	d904      	bls.n	8007094 <_raise_r+0x14>
 800708a:	2316      	movs	r3, #22
 800708c:	6003      	str	r3, [r0, #0]
 800708e:	f04f 30ff 	mov.w	r0, #4294967295
 8007092:	bd38      	pop	{r3, r4, r5, pc}
 8007094:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007096:	b112      	cbz	r2, 800709e <_raise_r+0x1e>
 8007098:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800709c:	b94b      	cbnz	r3, 80070b2 <_raise_r+0x32>
 800709e:	4620      	mov	r0, r4
 80070a0:	f000 f830 	bl	8007104 <_getpid_r>
 80070a4:	462a      	mov	r2, r5
 80070a6:	4601      	mov	r1, r0
 80070a8:	4620      	mov	r0, r4
 80070aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070ae:	f000 b817 	b.w	80070e0 <_kill_r>
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d00a      	beq.n	80070cc <_raise_r+0x4c>
 80070b6:	1c59      	adds	r1, r3, #1
 80070b8:	d103      	bne.n	80070c2 <_raise_r+0x42>
 80070ba:	2316      	movs	r3, #22
 80070bc:	6003      	str	r3, [r0, #0]
 80070be:	2001      	movs	r0, #1
 80070c0:	e7e7      	b.n	8007092 <_raise_r+0x12>
 80070c2:	2400      	movs	r4, #0
 80070c4:	4628      	mov	r0, r5
 80070c6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80070ca:	4798      	blx	r3
 80070cc:	2000      	movs	r0, #0
 80070ce:	e7e0      	b.n	8007092 <_raise_r+0x12>

080070d0 <raise>:
 80070d0:	4b02      	ldr	r3, [pc, #8]	; (80070dc <raise+0xc>)
 80070d2:	4601      	mov	r1, r0
 80070d4:	6818      	ldr	r0, [r3, #0]
 80070d6:	f7ff bfd3 	b.w	8007080 <_raise_r>
 80070da:	bf00      	nop
 80070dc:	200000e4 	.word	0x200000e4

080070e0 <_kill_r>:
 80070e0:	b538      	push	{r3, r4, r5, lr}
 80070e2:	2300      	movs	r3, #0
 80070e4:	4d06      	ldr	r5, [pc, #24]	; (8007100 <_kill_r+0x20>)
 80070e6:	4604      	mov	r4, r0
 80070e8:	4608      	mov	r0, r1
 80070ea:	4611      	mov	r1, r2
 80070ec:	602b      	str	r3, [r5, #0]
 80070ee:	f7fa fca6 	bl	8001a3e <_kill>
 80070f2:	1c43      	adds	r3, r0, #1
 80070f4:	d102      	bne.n	80070fc <_kill_r+0x1c>
 80070f6:	682b      	ldr	r3, [r5, #0]
 80070f8:	b103      	cbz	r3, 80070fc <_kill_r+0x1c>
 80070fa:	6023      	str	r3, [r4, #0]
 80070fc:	bd38      	pop	{r3, r4, r5, pc}
 80070fe:	bf00      	nop
 8007100:	200009c8 	.word	0x200009c8

08007104 <_getpid_r>:
 8007104:	f7fa bc94 	b.w	8001a30 <_getpid>

08007108 <__swhatbuf_r>:
 8007108:	b570      	push	{r4, r5, r6, lr}
 800710a:	460c      	mov	r4, r1
 800710c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007110:	4615      	mov	r5, r2
 8007112:	2900      	cmp	r1, #0
 8007114:	461e      	mov	r6, r3
 8007116:	b096      	sub	sp, #88	; 0x58
 8007118:	da0c      	bge.n	8007134 <__swhatbuf_r+0x2c>
 800711a:	89a3      	ldrh	r3, [r4, #12]
 800711c:	2100      	movs	r1, #0
 800711e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007122:	bf0c      	ite	eq
 8007124:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007128:	2340      	movne	r3, #64	; 0x40
 800712a:	2000      	movs	r0, #0
 800712c:	6031      	str	r1, [r6, #0]
 800712e:	602b      	str	r3, [r5, #0]
 8007130:	b016      	add	sp, #88	; 0x58
 8007132:	bd70      	pop	{r4, r5, r6, pc}
 8007134:	466a      	mov	r2, sp
 8007136:	f000 f849 	bl	80071cc <_fstat_r>
 800713a:	2800      	cmp	r0, #0
 800713c:	dbed      	blt.n	800711a <__swhatbuf_r+0x12>
 800713e:	9901      	ldr	r1, [sp, #4]
 8007140:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007144:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007148:	4259      	negs	r1, r3
 800714a:	4159      	adcs	r1, r3
 800714c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007150:	e7eb      	b.n	800712a <__swhatbuf_r+0x22>

08007152 <__smakebuf_r>:
 8007152:	898b      	ldrh	r3, [r1, #12]
 8007154:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007156:	079d      	lsls	r5, r3, #30
 8007158:	4606      	mov	r6, r0
 800715a:	460c      	mov	r4, r1
 800715c:	d507      	bpl.n	800716e <__smakebuf_r+0x1c>
 800715e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007162:	6023      	str	r3, [r4, #0]
 8007164:	6123      	str	r3, [r4, #16]
 8007166:	2301      	movs	r3, #1
 8007168:	6163      	str	r3, [r4, #20]
 800716a:	b002      	add	sp, #8
 800716c:	bd70      	pop	{r4, r5, r6, pc}
 800716e:	466a      	mov	r2, sp
 8007170:	ab01      	add	r3, sp, #4
 8007172:	f7ff ffc9 	bl	8007108 <__swhatbuf_r>
 8007176:	9900      	ldr	r1, [sp, #0]
 8007178:	4605      	mov	r5, r0
 800717a:	4630      	mov	r0, r6
 800717c:	f7ff f880 	bl	8006280 <_malloc_r>
 8007180:	b948      	cbnz	r0, 8007196 <__smakebuf_r+0x44>
 8007182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007186:	059a      	lsls	r2, r3, #22
 8007188:	d4ef      	bmi.n	800716a <__smakebuf_r+0x18>
 800718a:	f023 0303 	bic.w	r3, r3, #3
 800718e:	f043 0302 	orr.w	r3, r3, #2
 8007192:	81a3      	strh	r3, [r4, #12]
 8007194:	e7e3      	b.n	800715e <__smakebuf_r+0xc>
 8007196:	89a3      	ldrh	r3, [r4, #12]
 8007198:	6020      	str	r0, [r4, #0]
 800719a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800719e:	81a3      	strh	r3, [r4, #12]
 80071a0:	9b00      	ldr	r3, [sp, #0]
 80071a2:	6120      	str	r0, [r4, #16]
 80071a4:	6163      	str	r3, [r4, #20]
 80071a6:	9b01      	ldr	r3, [sp, #4]
 80071a8:	b15b      	cbz	r3, 80071c2 <__smakebuf_r+0x70>
 80071aa:	4630      	mov	r0, r6
 80071ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071b0:	f000 f81e 	bl	80071f0 <_isatty_r>
 80071b4:	b128      	cbz	r0, 80071c2 <__smakebuf_r+0x70>
 80071b6:	89a3      	ldrh	r3, [r4, #12]
 80071b8:	f023 0303 	bic.w	r3, r3, #3
 80071bc:	f043 0301 	orr.w	r3, r3, #1
 80071c0:	81a3      	strh	r3, [r4, #12]
 80071c2:	89a3      	ldrh	r3, [r4, #12]
 80071c4:	431d      	orrs	r5, r3
 80071c6:	81a5      	strh	r5, [r4, #12]
 80071c8:	e7cf      	b.n	800716a <__smakebuf_r+0x18>
	...

080071cc <_fstat_r>:
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	2300      	movs	r3, #0
 80071d0:	4d06      	ldr	r5, [pc, #24]	; (80071ec <_fstat_r+0x20>)
 80071d2:	4604      	mov	r4, r0
 80071d4:	4608      	mov	r0, r1
 80071d6:	4611      	mov	r1, r2
 80071d8:	602b      	str	r3, [r5, #0]
 80071da:	f7fa fc8e 	bl	8001afa <_fstat>
 80071de:	1c43      	adds	r3, r0, #1
 80071e0:	d102      	bne.n	80071e8 <_fstat_r+0x1c>
 80071e2:	682b      	ldr	r3, [r5, #0]
 80071e4:	b103      	cbz	r3, 80071e8 <_fstat_r+0x1c>
 80071e6:	6023      	str	r3, [r4, #0]
 80071e8:	bd38      	pop	{r3, r4, r5, pc}
 80071ea:	bf00      	nop
 80071ec:	200009c8 	.word	0x200009c8

080071f0 <_isatty_r>:
 80071f0:	b538      	push	{r3, r4, r5, lr}
 80071f2:	2300      	movs	r3, #0
 80071f4:	4d05      	ldr	r5, [pc, #20]	; (800720c <_isatty_r+0x1c>)
 80071f6:	4604      	mov	r4, r0
 80071f8:	4608      	mov	r0, r1
 80071fa:	602b      	str	r3, [r5, #0]
 80071fc:	f7fa fc8c 	bl	8001b18 <_isatty>
 8007200:	1c43      	adds	r3, r0, #1
 8007202:	d102      	bne.n	800720a <_isatty_r+0x1a>
 8007204:	682b      	ldr	r3, [r5, #0]
 8007206:	b103      	cbz	r3, 800720a <_isatty_r+0x1a>
 8007208:	6023      	str	r3, [r4, #0]
 800720a:	bd38      	pop	{r3, r4, r5, pc}
 800720c:	200009c8 	.word	0x200009c8

08007210 <_init>:
 8007210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007212:	bf00      	nop
 8007214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007216:	bc08      	pop	{r3}
 8007218:	469e      	mov	lr, r3
 800721a:	4770      	bx	lr

0800721c <_fini>:
 800721c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721e:	bf00      	nop
 8007220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007222:	bc08      	pop	{r3}
 8007224:	469e      	mov	lr, r3
 8007226:	4770      	bx	lr
