<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='245' type='uint8_t'/>
<offset>48</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='430' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='451' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='471' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='526' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='528' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='174' u='r' c='_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='277' u='r' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='322' u='r' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='326' u='r' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='228' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='231' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='233' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='235' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='237' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='247' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='248' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='296' u='r' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
