GowinSynthesis start
Running parser ...
Analyzing Verilog file '/media/sf_riscv-ss/src/CPU.v'
Analyzing included file '/media/sf_riscv-ss/src/MinimalSS.v'("/media/sf_riscv-ss/src/CPU.v":2)
Analyzing included file '/media/sf_riscv-ss/src/ALUFull.v'("/media/sf_riscv-ss/src/MinimalSS.v":1)
Analyzing included file '/media/sf_riscv-ss/src/status.v'("/media/sf_riscv-ss/src/ALUFull.v":4)
Back to file '/media/sf_riscv-ss/src/ALUFull.v'("/media/sf_riscv-ss/src/ALUFull.v":4)
Analyzing included file '/media/sf_riscv-ss/src/Shift.v'("/media/sf_riscv-ss/src/ALUFull.v":5)
Back to file '/media/sf_riscv-ss/src/ALUFull.v'("/media/sf_riscv-ss/src/ALUFull.v":5)
Back to file '/media/sf_riscv-ss/src/MinimalSS.v'("/media/sf_riscv-ss/src/MinimalSS.v":1)
Analyzing included file '/media/sf_riscv-ss/src/Control.v'("/media/sf_riscv-ss/src/MinimalSS.v":2)
Analyzing included file '/media/sf_riscv-ss/src/opcodes.v'("/media/sf_riscv-ss/src/Control.v":1)
Back to file '/media/sf_riscv-ss/src/Control.v'("/media/sf_riscv-ss/src/Control.v":1)
Back to file '/media/sf_riscv-ss/src/MinimalSS.v'("/media/sf_riscv-ss/src/MinimalSS.v":2)
Analyzing included file '/media/sf_riscv-ss/src/ALUControl.v'("/media/sf_riscv-ss/src/MinimalSS.v":3)
Analyzing included file '/media/sf_riscv-ss/src/ALUFull.v'("/media/sf_riscv-ss/src/ALUControl.v":1)
Back to file '/media/sf_riscv-ss/src/ALUControl.v'("/media/sf_riscv-ss/src/ALUControl.v":1)
Analyzing included file '/media/sf_riscv-ss/src/opcodes.v'("/media/sf_riscv-ss/src/ALUControl.v":2)
Back to file '/media/sf_riscv-ss/src/ALUControl.v'("/media/sf_riscv-ss/src/ALUControl.v":2)
Back to file '/media/sf_riscv-ss/src/MinimalSS.v'("/media/sf_riscv-ss/src/MinimalSS.v":3)
Back to file '/media/sf_riscv-ss/src/CPU.v'("/media/sf_riscv-ss/src/CPU.v":2)
Undeclared symbol 'ledEn', assumed default net type 'wire'("/media/sf_riscv-ss/src/CPU.v":29)
Compiling module 'CPU'("/media/sf_riscv-ss/src/CPU.v":4)
Extracting RAM for identifier 'rom'("/media/sf_riscv-ss/src/CPU.v":11)
Extracting RAM for identifier 'ram'("/media/sf_riscv-ss/src/CPU.v":12)
Compiling module 'MinimalSS'("/media/sf_riscv-ss/src/MinimalSS.v":5)
WARN  (EX3780) : Using initial value of 'instruction' since it is never assigned("/media/sf_riscv-ss/src/MinimalSS.v":61)
Compiling module 'Control'("/media/sf_riscv-ss/src/Control.v":97)
Compiling module 'ALUFull'("/media/sf_riscv-ss/src/ALUFull.v":20)
Compiling module 'Shift'("/media/sf_riscv-ss/src/Shift.v":26)
Compiling module 'RightShifter'("/media/sf_riscv-ss/src/Shift.v":1)
Compiling module 'RightShifter(SHIFT_AMT=2)'("/media/sf_riscv-ss/src/Shift.v":1)
Compiling module 'RightShifter(SHIFT_AMT=4)'("/media/sf_riscv-ss/src/Shift.v":1)
Compiling module 'RightShifter(SHIFT_AMT=8)'("/media/sf_riscv-ss/src/Shift.v":1)
Compiling module 'RightShifter(SHIFT_AMT=16)'("/media/sf_riscv-ss/src/Shift.v":1)
Compiling module 'Shift(LEFT=1)'("/media/sf_riscv-ss/src/Shift.v":26)
Compiling module 'ALUControl'("/media/sf_riscv-ss/src/ALUControl.v":9)
NOTE  (EX0101) : Current top module is "CPU"
WARN  (EX0211) : The output port "instruction_address[31]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[30]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[29]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[28]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[27]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[26]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[25]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[24]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[23]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[22]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[21]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[20]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[19]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[18]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[17]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[16]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[15]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[14]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[13]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[12]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[11]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[10]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[9]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[8]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[7]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[6]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[5]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[4]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[3]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[2]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[1]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "instruction_address[0]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":8)
WARN  (EX0211) : The output port "ram_address[31]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[30]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[29]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[28]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[27]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[26]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[25]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[24]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[23]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[22]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[21]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[20]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[19]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[18]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[17]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[16]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[15]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[14]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[13]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[12]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[11]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[10]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[9]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[8]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[7]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[6]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[5]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[4]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[3]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[2]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[1]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
WARN  (EX0211) : The output port "ram_address[0]" of module "MinimalSS" has no driver, assigning undriven bits to Z, simulation mismatch possible("/media/sf_riscv-ss/src/MinimalSS.v":10)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sys_clk is unused("/media/sf_riscv-ss/src/CPU.v":5)
WARN  (CV0016) : Input sys_rst_n is unused("/media/sf_riscv-ss/src/CPU.v":6)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "MinimalSS" instantiated to "ss" is swept in optimizing("/media/sf_riscv-ss/src/CPU.v":24)
WARN  (NL0002) : The module "ALUControl" instantiated to "aluControl" is swept in optimizing("/media/sf_riscv-ss/src/MinimalSS.v":37)
WARN  (NL0002) : The module "ALUFull" instantiated to "aluFull" is swept in optimizing("/media/sf_riscv-ss/src/MinimalSS.v":36)
WARN  (NL0002) : The module "Shift" instantiated to "ls" is swept in optimizing("/media/sf_riscv-ss/src/ALUFull.v":37)
WARN  (NL0002) : The module "Shift" instantiated to "rs" is swept in optimizing("/media/sf_riscv-ss/src/ALUFull.v":36)
WARN  (NL0002) : The module "RightShifter" instantiated to "shifters[0].rs" is swept in optimizing("/media/sf_riscv-ss/src/Shift.v":57)
WARN  (NL0002) : The module "RightShifter" instantiated to "shifters[1].rs" is swept in optimizing("/media/sf_riscv-ss/src/Shift.v":57)
WARN  (NL0002) : The module "RightShifter" instantiated to "shifters[2].rs" is swept in optimizing("/media/sf_riscv-ss/src/Shift.v":57)
WARN  (NL0002) : The module "RightShifter" instantiated to "shifters[3].rs" is swept in optimizing("/media/sf_riscv-ss/src/Shift.v":57)
WARN  (NL0002) : The module "RightShifter" instantiated to "shifters[4].rs" is swept in optimizing("/media/sf_riscv-ss/src/Shift.v":57)
WARN  (NL0002) : The module "Control" instantiated to "con" is swept in optimizing("/media/sf_riscv-ss/src/MinimalSS.v":35)
[95%] Generate netlist file "/media/sf_riscv-ss/src/riscv-ss/impl/gwsynthesis/riscv-ss.vg" completed
[100%] Generate report file "/media/sf_riscv-ss/src/riscv-ss/impl/gwsynthesis/riscv-ss_syn.rpt.html" completed
GowinSynthesis finish
