digraph {
label="";
labelloc="t";
fontsize=60;
size="8.5;11";
ratio="fill";
margin=0;
pad=1;
rankdir="TB";
concentrate=true;
splines=polyline;
center=true;
nodesep=1.2;
ranksep=0.8;
constraints [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \nconstraints\n\n | { <o_constraints_tcl> constraints.tcl } }", color=black ];
gen_saif_rtl [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ { <i_run_vcd> run.vcd } | \ngen-saif-rtl\n\n | { <o_run_saif> run.saif } }", color=black ];
info [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \ninfo\n\n | {  } }", color=black ];
rtl [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \nrtl\n\n | { <o_design_v> design.v | <o_design_vcs_v> design.vcs.v } }", color=black ];
skywater_130nm [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \nskywater-130nm\n\n | { <o_adk> adk } }", color=black ];
sram [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \nsram\n\n | { <o_sram_gds> sram.gds | <o_sram_lef> sram.lef | <o_sram_sp> sram.sp | <o_sram_v> sram.v | <o_sram_tt_1p8V_25C_db> sram_tt_1p8V_25C.db | <o_sram_tt_1p8V_25C_lib> sram_tt_1p8V_25C.lib } }", color=black ];
synopsys_dc_synthesis [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ { <i_adk> adk | <i_constraints_tcl> constraints.tcl | <i_design_upf> design.upf | <i_design_v> design.v | <i_run_saif> run.saif | <i_sram_tt_1p8V_25C_db> sram_tt_1p8V_25C.db } | \nsynopsys-dc-synthesis\n\n | { <o_design_namemap> design.namemap | <o_design_sdc> design.sdc | <o_design_svf> design.svf | <o_design_upf> design.upf | <o_design_v> design.v } }", color=black ];
synopsys_vcs_sim [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ { <i_adk> adk | <i_design_args> design.args | <i_design_sdf> design.sdf | <i_design_vcs_v> design.vcs.v | <i_sram_v> sram.v | <i_testbench_sv> testbench.sv } | \nsynopsys-vcs-sim\n\n | { <o_run_vcd> run.vcd } }", color=black ];
testbench [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \ntestbench\n\n | { <o_design_args> design.args | <o_testbench_sv> testbench.sv } }", color=black ];
synopsys_vcs_sim:o_run_vcd:s -> gen_saif_rtl:i_run_vcd:n [ arrowsize=2, penwidth=2 ];
skywater_130nm:o_adk:s -> synopsys_dc_synthesis:i_adk:n [ arrowsize=2, penwidth=2 ];
constraints:o_constraints_tcl:s -> synopsys_dc_synthesis:i_constraints_tcl:n [ arrowsize=2, penwidth=2 ];
rtl:o_design_v:s -> synopsys_dc_synthesis:i_design_v:n [ arrowsize=2, penwidth=2 ];
gen_saif_rtl:o_run_saif:s -> synopsys_dc_synthesis:i_run_saif:n [ arrowsize=2, penwidth=2 ];
sram:o_sram_tt_1p8V_25C_db:s -> synopsys_dc_synthesis:i_sram_tt_1p8V_25C_db:n [ arrowsize=2, penwidth=2 ];
testbench:o_design_args:s -> synopsys_vcs_sim:i_design_args:n [ arrowsize=2, penwidth=2 ];
rtl:o_design_vcs_v:s -> synopsys_vcs_sim:i_design_vcs_v:n [ arrowsize=2, penwidth=2 ];
sram:o_sram_v:s -> synopsys_vcs_sim:i_sram_v:n [ arrowsize=2, penwidth=2 ];
testbench:o_testbench_sv:s -> synopsys_vcs_sim:i_testbench_sv:n [ arrowsize=2, penwidth=2 ];
}