<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  7386, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 24749, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 16476, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 15560, user inline pragmas are applied</column>
            <column name="">(4) simplification, 15293, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 84936, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 42324, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 46464, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 46407, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 46379, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 42603, loop and instruction simplification</column>
            <column name="">(2) parallelization, 42600, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 42600, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 42585, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 42946, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 42425, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="Cnn" col1="__merlinkernel_Cnn.c:152" col2="7386" col3="15293" col4="46379" col5="42585" col6="42425">
                    <row id="11" col0="merlin_memcpy_0" col1="__merlinkernel_Cnn.c:133" col2="47" col3="16" col4="198" col5="199" col6="203"/>
                    <row id="3" col0="mars_kernel_0_1" col1="__merlinkernel_Cnn.c:125" col2="7266" col2_disp="7,266 (3 calls)" col3="15237" col3_disp="15,237 (3 calls)" col4="46005" col4_disp="46,005 (3 calls)" col5="42210" col5_disp="42,210 (3 calls)" col6="42039" col6_disp="42,039 (3 calls)">
                        <row id="10" col0="mars_kernel_0_1_bus" col1="__merlinkernel_Cnn.c:110" col2="7254" col2_disp="7,254 (3 calls)" col3="15231" col3_disp="15,231 (3 calls)" col4="45999" col4_disp="45,999 (3 calls)" col5="42204" col5_disp="42,204 (3 calls)" col6="42030" col6_disp="42,030 (3 calls)">
                            <row id="6" col0="mars_kernel_0_1_node_0_stage_0" col1="__merlinkernel_Cnn.c:26" col2="2286" col2_disp="2,286 (3 calls)" col3="4503" col3_disp="4,503 (3 calls)" col4="6252" col4_disp="6,252 (3 calls)" col5="5436" col5_disp="5,436 (3 calls)" col6="5604" col6_disp="5,604 (3 calls)">
                                <row id="1" col0="memcpy_wide_bus_read_float_3d_14_16_512" col1="mars_wide_bus_3d.h:1648" col2="2262" col2_disp="2,262 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="8" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="1170" col2_disp="1,170 (15 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="4" col0="mars_kernel_0_1_node_1_stage_1" col1="__merlinkernel_Cnn.c:35" col2="1989" col2_disp="1,989 (3 calls)" col3="3762" col3_disp="3,762 (3 calls)" col4="23991" col4_disp="23,991 (3 calls)" col5="23898" col5_disp="23,898 (3 calls)" col6="23067" col6_disp="23,067 (3 calls)">
                                <row id="7" col0="memcpy_wide_bus_read_float_2d_228_128" col1="mars_wide_bus_2d.h:1326" col2="1686" col2_disp="1,686 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="2" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="936" col2_disp=" 936 (12 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="13" col0="mars_kernel_0_1_node_2_stage_2" col1="__merlinkernel_Cnn.c:101" col2="2895" col2_disp="2,895 (3 calls)" col3="6918" col3_disp="6,918 (3 calls)" col4="15708" col4_disp="15,708 (3 calls)" col5="12822" col5_disp="12,822 (3 calls)" col6="13308" col6_disp="13,308 (3 calls)">
                                <row id="12" col0="memcpy_wide_bus_write_float_3d_14_16_512" col1="mars_wide_bus_3d.h:1769" col2="2871" col2_disp="2,871 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="5" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="1617" col2_disp="1,617 (21 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                        </row>
                        <row id="9" col0="mars_kernel_0_1_comp" col1="__merlinkernel_Cnn.c:119" col2="3" col2_disp="   3 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

