// Seed: 878059608
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output logic id_3
);
  reg id_5;
  ;
  logic ["" : -1] id_6;
  wire id_7;
  ;
  nor primCall (id_3, id_0, id_2, id_1, id_7, id_5, id_6);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7
  );
  always @(posedge -1 | id_5 or id_1) begin : LABEL_0
    $clog2(85);
    ;
    if (1 && 1) for (id_5 = id_5; id_2 * -1 * 1'b0 - -1'b0; id_5 = {1{1 == id_5}}) id_3 <= 1'b0;
  end
endmodule
