#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 7 6.1.7600
#Hostname: admin
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Feb 23 22:03:05 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/device_map/test_ddr.pcf(line number: 12)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/device_map/test_ddr.pcf(line number: 14)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/device_map/test_ddr.pcf(line number: 17)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {ddr_init_done} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {err_flag_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {err_flag_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {heart_beat_led} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pll_lock} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {pll_lock} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {uart_txd} LOC=R9 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_txd} LOC=R9 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ref_clk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ref_clk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {rst_board} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/device_map/test_ddr.pcf(line number: 80)] | Port rst_board has been placed at location K18, whose type is share pin.
Executing : def_port {rst_board} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {uart_rxd} LOC=R8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {uart_rxd} LOC=R8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_224.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_276.
Phase 1.1 1st GP placement started.
Design Utilization : 21%.
Wirelength after clock region global placement is 85727.
1st GP placement takes 13.23 sec.

Phase 1.2 Clock placement started.
Mapping instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_111.
Mapping instance clkgate_1/gopclkgate to IOCKGATE_6_322.
Mapping instance free_clk_ibufg/gopclkbufg to USCM_84_108.
Mapping instance I_ipsxb_ddr_top/u_clkbufg/gopclkbufg to USCM_84_109.
Mapping instance I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg to USCM_84_110.
Clock placement takes 0.45 sec.

Pre global placement takes 15.88 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_233.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_238.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_241.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_218.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_234.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_217.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_242.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_214.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_229.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_237.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_285.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_270.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_289.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_269.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_286.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_262.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_261.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_265.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_273.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_266.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst err_flag_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst pll_lock_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst ref_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst rst_board_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst uart_rxd_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_txd_obuf/opit_1 on IOL_43_6.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance I_ipsxb_ddr_top/u_clkbufg/gopclkbufg on USCM_84_109.
Placed fixed instance I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg on USCM_84_110.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_224.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_276.
Placed fixed instance I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_111.
Placed fixed instance clkgate_1/gopclkgate on IOCKGATE_6_322.
Placed fixed instance free_clk_ibufg/gopclkbufg on USCM_84_108.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_224.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_276.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.06 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -5731.
	13 iterations finished.
	Final slack 68.
Super clustering done.
Design Utilization : 21%.
2nd GP placement takes 13.70 sec.

Wirelength after global placement is 80040.
Global placement takes 13.78 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 80040.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -5731.
	13 iterations finished.
	Final slack 68.
Super clustering done.
Design Utilization : 21%.
3rd GP placement takes 13.75 sec.

Wirelength after post global placement is 80040.
Post global placement takes 13.78 sec.

Phase 4 Legalization started.
The average distance in LP is 3.204015.
Wirelength after legalization is 132394.
Legalization takes 3.09 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -1428.
Replication placement takes 0.95 sec.

Wirelength after replication placement is 132394.
Phase 5.2 DP placement started.
Legalized cost -1428.000000.
The detailed placement ends at 3th iteration.
DP placement takes 3.23 sec.

Wirelength after detailed placement is 146003.
Timing-driven detailed placement takes 4.22 sec.

Worst slack is 1306, TNS after placement is 0.
Placement done.
Total placement takes 54.45 sec.
Finished placement. (CPU time elapsed 0h:00m:54s)
Executing : def_route -prior_net I_ipsxb_ddr_top/ddrphy_ioclk_gate -load {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll:CLKOUT0_SYN; I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll:CLKOUT0_SYN; }
Executing : def_route -prior_net I_ipsxb_ddr_top/ddrphy_ioclk_gate -load {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll:CLKOUT0_SYN; I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll:CLKOUT0_SYN; } successfully.

Routing started.
Building routing graph takes 2.48 sec.
Worst slack is 1306, TNS before global route is 0.
Processing design graph takes 1.12 sec.
Total memory for routing:
	124.958426 M.
Total nets for routing : 15313.
Unrouted nets 0 at the end of iteration 0.
Rcf routing step 1 processed 1 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 78 nets, it takes 0.05 sec.
Unrouted nets 97 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 64 at the end of iteration 2.
Unrouted nets 52 at the end of iteration 3.
Unrouted nets 40 at the end of iteration 4.
Unrouted nets 36 at the end of iteration 5.
Unrouted nets 30 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 18 at the end of iteration 8.
Unrouted nets 19 at the end of iteration 9.
Unrouted nets 17 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 11 at the end of iteration 12.
Unrouted nets 9 at the end of iteration 13.
Unrouted nets 7 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 3 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 0 at the end of iteration 38.
Global Routing step 2 processed 251 nets, it takes 2.67 sec.
Unrouted nets 158 at the end of iteration 0.
Unrouted nets 89 at the end of iteration 1.
Unrouted nets 67 at the end of iteration 2.
Unrouted nets 48 at the end of iteration 3.
Unrouted nets 33 at the end of iteration 4.
Unrouted nets 25 at the end of iteration 5.
Unrouted nets 12 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 6 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 0 at the end of iteration 45.
Global Routing step 3 processed 325 nets, it takes 5.39 sec.
Global routing takes 8.16 sec.
Total 17514 subnets.
    forward max bucket size 1169 , backward 329.
        Unrouted nets 13045 at the end of iteration 0.
    route iteration 0, CPU time elapsed 4.296875 sec.
    forward max bucket size 1159 , backward 345.
        Unrouted nets 11357 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.000000 sec.
    forward max bucket size 1101 , backward 465.
        Unrouted nets 9895 at the end of iteration 2.
    route iteration 2, CPU time elapsed 3.078125 sec.
    forward max bucket size 1105 , backward 802.
        Unrouted nets 8757 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.859375 sec.
    forward max bucket size 1137 , backward 830.
        Unrouted nets 7727 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.000000 sec.
    forward max bucket size 2233 , backward 951.
        Unrouted nets 6894 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.781250 sec.
    forward max bucket size 1782 , backward 1147.
        Unrouted nets 6455 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.421875 sec.
    forward max bucket size 2016 , backward 2179.
        Unrouted nets 5657 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.359375 sec.
    forward max bucket size 1596 , backward 2172.
        Unrouted nets 4905 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.703125 sec.
    forward max bucket size 1527 , backward 2128.
        Unrouted nets 4335 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.453125 sec.
    forward max bucket size 1390 , backward 2122.
        Unrouted nets 3739 at the end of iteration 10.
    route iteration 10, CPU time elapsed 2.656250 sec.
    forward max bucket size 1149 , backward 2047.
        Unrouted nets 3184 at the end of iteration 11.
    route iteration 11, CPU time elapsed 2.265625 sec.
    forward max bucket size 931 , backward 2378.
        Unrouted nets 2714 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.093750 sec.
    forward max bucket size 1287 , backward 1848.
        Unrouted nets 2385 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.796875 sec.
    forward max bucket size 1127 , backward 2152.
        Unrouted nets 2075 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.546875 sec.
    forward max bucket size 1308 , backward 1935.
        Unrouted nets 1764 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.468750 sec.
    forward max bucket size 2543 , backward 515.
        Unrouted nets 1473 at the end of iteration 16.
    route iteration 16, CPU time elapsed 1.234375 sec.
    forward max bucket size 1794 , backward 2321.
        Unrouted nets 1346 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.093750 sec.
    forward max bucket size 689 , backward 2065.
        Unrouted nets 1181 at the end of iteration 18.
    route iteration 18, CPU time elapsed 1.125000 sec.
    forward max bucket size 563 , backward 1124.
        Unrouted nets 983 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.843750 sec.
    forward max bucket size 629 , backward 2292.
        Unrouted nets 797 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.796875 sec.
    forward max bucket size 655 , backward 532.
        Unrouted nets 622 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.625000 sec.
    forward max bucket size 499 , backward 672.
        Unrouted nets 521 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.593750 sec.
    forward max bucket size 325 , backward 577.
        Unrouted nets 447 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.500000 sec.
    forward max bucket size 1786 , backward 894.
        Unrouted nets 410 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.531250 sec.
    forward max bucket size 346 , backward 412.
        Unrouted nets 351 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.406250 sec.
    forward max bucket size 326 , backward 622.
        Unrouted nets 296 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.375000 sec.
    forward max bucket size 662 , backward 528.
        Unrouted nets 264 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.296875 sec.
    forward max bucket size 428 , backward 447.
        Unrouted nets 255 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.328125 sec.
    forward max bucket size 796 , backward 290.
        Unrouted nets 244 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.359375 sec.
    forward max bucket size 254 , backward 548.
        Unrouted nets 202 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.328125 sec.
    forward max bucket size 167 , backward 149.
        Unrouted nets 189 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.296875 sec.
    forward max bucket size 192 , backward 171.
        Unrouted nets 131 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.250000 sec.
    forward max bucket size 221 , backward 574.
        Unrouted nets 118 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.265625 sec.
    forward max bucket size 176 , backward 250.
        Unrouted nets 112 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.265625 sec.
    forward max bucket size 346 , backward 234.
        Unrouted nets 115 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.265625 sec.
    forward max bucket size 242 , backward 199.
        Unrouted nets 84 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.234375 sec.
    forward max bucket size 318 , backward 142.
        Unrouted nets 86 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.218750 sec.
    forward max bucket size 165 , backward 158.
        Unrouted nets 93 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.218750 sec.
    forward max bucket size 216 , backward 116.
        Unrouted nets 74 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.250000 sec.
    forward max bucket size 279 , backward 298.
        Unrouted nets 67 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.218750 sec.
    forward max bucket size 456 , backward 336.
        Unrouted nets 52 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.218750 sec.
    forward max bucket size 233 , backward 971.
        Unrouted nets 41 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.218750 sec.
    forward max bucket size 223 , backward 253.
        Unrouted nets 44 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.218750 sec.
    forward max bucket size 187 , backward 110.
        Unrouted nets 27 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.171875 sec.
    forward max bucket size 252 , backward 144.
        Unrouted nets 20 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.187500 sec.
    forward max bucket size 846 , backward 874.
        Unrouted nets 20 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.187500 sec.
    forward max bucket size 34 , backward 69.
        Unrouted nets 14 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.187500 sec.
    forward max bucket size 74 , backward 56.
        Unrouted nets 7 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.187500 sec.
    forward max bucket size 14 , backward 11.
        Unrouted nets 6 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.140625 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 2 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.171875 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.171875 sec.
    forward max bucket size 15 , backward 18.
        Unrouted nets 0 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.171875 sec.
Detailed routing takes 52 iterations
Detailed routing takes 60.98 sec.
Start fix hold violation.
Build tmp routing results takes 0.22 sec.
Timing analysis takes 1.80 sec.
Hold violation fix iter 0 takes 0.16 sec, total_step_forward 8112.
Incremental timing analysis takes 1.66 sec.
Hold violation fix iter 1 takes 0.02 sec, total_step_forward 341.
Incremental timing analysis takes 1.33 sec.
Hold violation fix iter 2 takes 0.02 sec, total_step_forward 31.
Incremental timing analysis takes 1.61 sec.
Hold violation fix iter 3 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 4 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 7.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.50 sec.
No timing paths have hold violation.
Hold fix iterated 1 times
Hold violation fix takes 2.33 sec.
Used SRB routing arc is 157507.
Cleanup routing takes 0.16 sec.
Routing done.
Total routing takes 84.81 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1670     | 6450          | 26                 
|   FF                     | 5573     | 38700         | 15                 
|   LUT                    | 5093     | 25800         | 20                 
|   LUT-FF pairs           | 2880     | 25800         | 12                 
| Use of CLMS              | 1146     | 4250          | 27                 
|   FF                     | 3848     | 25500         | 16                 
|   LUT                    | 3481     | 17000         | 21                 
|   LUT-FF pairs           | 1881     | 17000         | 12                 
|   Distributed RAM        | 70       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 0        | 134           | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 330      | 6672          | 5                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 79       | 296           | 27                 
|   IOBD                   | 3        | 64            | 5                  
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 72       | 161           | 45                 
|   IOBS_TB                | 3        | 56            | 6                  
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 4        | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 79       | 400           | 20                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 2        | 5             | 40                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:01m:24s)
Design 'test_ddr' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:02m:47s)
Action pnr: Real time elapsed is 0h:2m:57s
Action pnr: CPU time elapsed is 0h:2m:49s
Action pnr: Process CPU time elapsed is 0h:2m:49s
Current time: Thu Feb 23 22:06:00 2023
Action pnr: Peak memory pool usage is 1,373 MB
