<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>fwphyreg.h source code [netbsd/sys/dev/ieee1394/fwphyreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="phyreg_base,phyreg_page0,phyreg_page1 "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ieee1394/fwphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ieee1394</a>/<a href='fwphyreg.h.html'>fwphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: fwphyreg.h,v 1.3 2010/03/29 03:05:28 kiyohara Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*-</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (C) 2003</i></td></tr>
<tr><th id="4">4</th><td><i> * 	Hidetoshi Shimokawa. All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="15">15</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> *	This product includes software developed by Hidetoshi Shimokawa.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * 4. Neither the name of the author nor the names of its contributors</i></td></tr>
<tr><th id="20">20</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="21">21</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="24">24</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="25">25</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="26">26</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="27">27</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="28">28</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="29">29</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="30">30</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="31">31</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="32">32</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="33">33</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="34">34</th><td><i> *</i></td></tr>
<tr><th id="35">35</th><td><i> * $FreeBSD: src/sys/dev/firewire/fwphyreg.h,v 1.4 2009/02/12 03:05:42 sbruno Exp $</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/_FWPHYREG_H_">_FWPHYREG_H_</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/_FWPHYREG_H_" data-ref="_M/_FWPHYREG_H_">_FWPHYREG_H_</dfn></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * IEEE 1394a</i></td></tr>
<tr><th id="43">43</th><td><i> * Figure 5B - 1</i></td></tr>
<tr><th id="44">44</th><td><i> */</i></td></tr>
<tr><th id="45">45</th><td><b>struct</b> <dfn class="type def" id="phyreg_base" title='phyreg_base' data-ref="phyreg_base" data-ref-filename="phyreg_base">phyreg_base</dfn> {</td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="46">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="47">47</th><td>	uint8_t	phy_id:<var>6</var>,</td></tr>
<tr><th id="48">48</th><td>		r:<var>1</var>,</td></tr>
<tr><th id="49">49</th><td>		cps:<var>1</var>;</td></tr>
<tr><th id="50">50</th><td>	uint8_t	rhb:<var>1</var>,</td></tr>
<tr><th id="51">51</th><td>		ibr:<var>1</var>,</td></tr>
<tr><th id="52">52</th><td>		gap_count:<var>6</var>;</td></tr>
<tr><th id="53">53</th><td>	uint8_t	extended:<var>3</var>,</td></tr>
<tr><th id="54">54</th><td>		num_ports:<var>5</var>;</td></tr>
<tr><th id="55">55</th><td>	uint8_t	phy_speed:<var>3</var>,</td></tr>
<tr><th id="56">56</th><td>		:<var>1</var>,</td></tr>
<tr><th id="57">57</th><td>		delay:<var>4</var>;</td></tr>
<tr><th id="58">58</th><td>	uint8_t	lctrl:<var>1</var>,</td></tr>
<tr><th id="59">59</th><td>		c:<var>1</var>,</td></tr>
<tr><th id="60">60</th><td>		jitter:<var>3</var>,</td></tr>
<tr><th id="61">61</th><td>		pwr_class:<var>3</var>;</td></tr>
<tr><th id="62">62</th><td>	uint8_t	wdie:<var>1</var>,</td></tr>
<tr><th id="63">63</th><td>		isbr:<var>1</var>,</td></tr>
<tr><th id="64">64</th><td>		ctoi:<var>1</var>,</td></tr>
<tr><th id="65">65</th><td>		cpsi:<var>1</var>,</td></tr>
<tr><th id="66">66</th><td>		stoi:<var>1</var>,</td></tr>
<tr><th id="67">67</th><td>		pei:<var>1</var>,</td></tr>
<tr><th id="68">68</th><td>		eaa:<var>1</var>,</td></tr>
<tr><th id="69">69</th><td>		emc:<var>1</var>;</td></tr>
<tr><th id="70">70</th><td>	uint8_t	legacy_spd:<var>3</var>,</td></tr>
<tr><th id="71">71</th><td>		blink:<var>1</var>,</td></tr>
<tr><th id="72">72</th><td>		bridge:<var>2</var>,</td></tr>
<tr><th id="73">73</th><td>		:<var>2</var>;</td></tr>
<tr><th id="74">74</th><td>	uint8_t	page_select:<var>3</var>,</td></tr>
<tr><th id="75">75</th><td>		:<var>1</var>,</td></tr>
<tr><th id="76">76</th><td>		port_select:<var>4</var>;</td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="46">else</span></u></td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_base::cps" title='phyreg_base::cps' data-ref="phyreg_base::cps" data-ref-filename="phyreg_base..cps">cps</dfn>:<var>1</var>,</td></tr>
<tr><th id="79">79</th><td>		<dfn class="decl field" id="phyreg_base::r" title='phyreg_base::r' data-ref="phyreg_base::r" data-ref-filename="phyreg_base..r">r</dfn>:<var>1</var>,</td></tr>
<tr><th id="80">80</th><td>		<dfn class="decl field" id="phyreg_base::phy_id" title='phyreg_base::phy_id' data-ref="phyreg_base::phy_id" data-ref-filename="phyreg_base..phy_id">phy_id</dfn>:<var>6</var>;</td></tr>
<tr><th id="81">81</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_base::gap_count" title='phyreg_base::gap_count' data-ref="phyreg_base::gap_count" data-ref-filename="phyreg_base..gap_count">gap_count</dfn>:<var>6</var>,</td></tr>
<tr><th id="82">82</th><td>		<dfn class="decl field" id="phyreg_base::ibr" title='phyreg_base::ibr' data-ref="phyreg_base::ibr" data-ref-filename="phyreg_base..ibr">ibr</dfn>:<var>1</var>,</td></tr>
<tr><th id="83">83</th><td>		<dfn class="decl field" id="phyreg_base::rhb" title='phyreg_base::rhb' data-ref="phyreg_base::rhb" data-ref-filename="phyreg_base..rhb">rhb</dfn>:<var>1</var>;</td></tr>
<tr><th id="84">84</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_base::num_ports" title='phyreg_base::num_ports' data-ref="phyreg_base::num_ports" data-ref-filename="phyreg_base..num_ports">num_ports</dfn>:<var>5</var>,</td></tr>
<tr><th id="85">85</th><td>		<dfn class="decl field" id="phyreg_base::extended" title='phyreg_base::extended' data-ref="phyreg_base::extended" data-ref-filename="phyreg_base..extended">extended</dfn>:<var>3</var>;</td></tr>
<tr><th id="86">86</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_base::delay" title='phyreg_base::delay' data-ref="phyreg_base::delay" data-ref-filename="phyreg_base..delay">delay</dfn>:<var>4</var>,</td></tr>
<tr><th id="87">87</th><td>		:<var>1</var>,</td></tr>
<tr><th id="88">88</th><td>		<dfn class="decl field" id="phyreg_base::phy_speed" title='phyreg_base::phy_speed' data-ref="phyreg_base::phy_speed" data-ref-filename="phyreg_base..phy_speed">phy_speed</dfn>:<var>3</var>;</td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_base::pwr_class" title='phyreg_base::pwr_class' data-ref="phyreg_base::pwr_class" data-ref-filename="phyreg_base..pwr_class">pwr_class</dfn>:<var>3</var>,</td></tr>
<tr><th id="90">90</th><td>		<dfn class="decl field" id="phyreg_base::jitter" title='phyreg_base::jitter' data-ref="phyreg_base::jitter" data-ref-filename="phyreg_base..jitter">jitter</dfn>:<var>3</var>,</td></tr>
<tr><th id="91">91</th><td>		<dfn class="decl field" id="phyreg_base::c" title='phyreg_base::c' data-ref="phyreg_base::c" data-ref-filename="phyreg_base..c">c</dfn>:<var>1</var>,</td></tr>
<tr><th id="92">92</th><td>		<dfn class="decl field" id="phyreg_base::lctrl" title='phyreg_base::lctrl' data-ref="phyreg_base::lctrl" data-ref-filename="phyreg_base..lctrl">lctrl</dfn>:<var>1</var>;</td></tr>
<tr><th id="93">93</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_base::emc" title='phyreg_base::emc' data-ref="phyreg_base::emc" data-ref-filename="phyreg_base..emc">emc</dfn>:<var>1</var>,</td></tr>
<tr><th id="94">94</th><td>		<dfn class="decl field" id="phyreg_base::eaa" title='phyreg_base::eaa' data-ref="phyreg_base::eaa" data-ref-filename="phyreg_base..eaa">eaa</dfn>:<var>1</var>,</td></tr>
<tr><th id="95">95</th><td>		<dfn class="decl field" id="phyreg_base::pei" title='phyreg_base::pei' data-ref="phyreg_base::pei" data-ref-filename="phyreg_base..pei">pei</dfn>:<var>1</var>,</td></tr>
<tr><th id="96">96</th><td>		<dfn class="decl field" id="phyreg_base::stoi" title='phyreg_base::stoi' data-ref="phyreg_base::stoi" data-ref-filename="phyreg_base..stoi">stoi</dfn>:<var>1</var>,</td></tr>
<tr><th id="97">97</th><td>		<dfn class="decl field" id="phyreg_base::cpsi" title='phyreg_base::cpsi' data-ref="phyreg_base::cpsi" data-ref-filename="phyreg_base..cpsi">cpsi</dfn>:<var>1</var>,</td></tr>
<tr><th id="98">98</th><td>		<dfn class="decl field" id="phyreg_base::ctoi" title='phyreg_base::ctoi' data-ref="phyreg_base::ctoi" data-ref-filename="phyreg_base..ctoi">ctoi</dfn>:<var>1</var>,</td></tr>
<tr><th id="99">99</th><td>		<dfn class="decl field" id="phyreg_base::isbr" title='phyreg_base::isbr' data-ref="phyreg_base::isbr" data-ref-filename="phyreg_base..isbr">isbr</dfn>:<var>1</var>,</td></tr>
<tr><th id="100">100</th><td>		<dfn class="decl field" id="phyreg_base::wdie" title='phyreg_base::wdie' data-ref="phyreg_base::wdie" data-ref-filename="phyreg_base..wdie">wdie</dfn>:<var>1</var>;</td></tr>
<tr><th id="101">101</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	:<var>2</var>,</td></tr>
<tr><th id="102">102</th><td>		<dfn class="decl field" id="phyreg_base::bridge" title='phyreg_base::bridge' data-ref="phyreg_base::bridge" data-ref-filename="phyreg_base..bridge">bridge</dfn>:<var>2</var>,</td></tr>
<tr><th id="103">103</th><td>		<dfn class="decl field" id="phyreg_base::blink" title='phyreg_base::blink' data-ref="phyreg_base::blink" data-ref-filename="phyreg_base..blink">blink</dfn>:<var>1</var>,</td></tr>
<tr><th id="104">104</th><td>		<dfn class="decl field" id="phyreg_base::legacy_spd" title='phyreg_base::legacy_spd' data-ref="phyreg_base::legacy_spd" data-ref-filename="phyreg_base..legacy_spd">legacy_spd</dfn>:<var>3</var>;</td></tr>
<tr><th id="105">105</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_base::port_select" title='phyreg_base::port_select' data-ref="phyreg_base::port_select" data-ref-filename="phyreg_base..port_select">port_select</dfn>:<var>4</var>,</td></tr>
<tr><th id="106">106</th><td>		:<var>1</var>,</td></tr>
<tr><th id="107">107</th><td>		<dfn class="decl field" id="phyreg_base::page_select" title='phyreg_base::page_select' data-ref="phyreg_base::page_select" data-ref-filename="phyreg_base..page_select">page_select</dfn>:<var>3</var>;</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="46">endif</span></u></td></tr>
<tr><th id="109">109</th><td>};</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/*</i></td></tr>
<tr><th id="112">112</th><td><i> * IEEE 1394a</i></td></tr>
<tr><th id="113">113</th><td><i> * Figure 5B - 2</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><b>struct</b> <dfn class="type def" id="phyreg_page0" title='phyreg_page0' data-ref="phyreg_page0" data-ref-filename="phyreg_page0">phyreg_page0</dfn> {</td></tr>
<tr><th id="116">116</th><td><u>#<span data-ppcond="116">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="117">117</th><td>	uint8_t	astat:<var>2</var>,</td></tr>
<tr><th id="118">118</th><td>		bstat:<var>2</var>,</td></tr>
<tr><th id="119">119</th><td>		ch:<var>1</var>,</td></tr>
<tr><th id="120">120</th><td>		con:<var>1</var>,</td></tr>
<tr><th id="121">121</th><td>		rxok:<var>1</var>,</td></tr>
<tr><th id="122">122</th><td>		dis:<var>1</var>;</td></tr>
<tr><th id="123">123</th><td>	uint8_t	negotiated_speed:<var>3</var>,</td></tr>
<tr><th id="124">124</th><td>		pie:<var>1</var>,</td></tr>
<tr><th id="125">125</th><td>		fault:<var>1</var>,</td></tr>
<tr><th id="126">126</th><td>		stanby_fault:<var>1</var>,</td></tr>
<tr><th id="127">127</th><td>		disscrm:<var>1</var>,</td></tr>
<tr><th id="128">128</th><td>		b_only:<var>1</var>;</td></tr>
<tr><th id="129">129</th><td>	uint8_t	dc_connected:<var>1</var>,</td></tr>
<tr><th id="130">130</th><td>		max_port_speed:<var>3</var>,</td></tr>
<tr><th id="131">131</th><td>		lpp:<var>1</var>,</td></tr>
<tr><th id="132">132</th><td>		cable_speed:<var>3</var>;</td></tr>
<tr><th id="133">133</th><td>	uint8_t	connection_unreliable:<var>1</var>,</td></tr>
<tr><th id="134">134</th><td>		:<var>3</var>,</td></tr>
<tr><th id="135">135</th><td>		beta_mode:<var>1</var>,</td></tr>
<tr><th id="136">136</th><td>		:<var>3</var>;</td></tr>
<tr><th id="137">137</th><td>	uint8_t	port_error;</td></tr>
<tr><th id="138">138</th><td>	uint8_t	:<var>5</var>,</td></tr>
<tr><th id="139">139</th><td>		loop_disable:<var>1</var>,</td></tr>
<tr><th id="140">140</th><td>		in_standby:<var>1</var>,</td></tr>
<tr><th id="141">141</th><td>		hard_disable:<var>1</var>;</td></tr>
<tr><th id="142">142</th><td>	uint8_t	:<var>8</var>;</td></tr>
<tr><th id="143">143</th><td>	uint8_t	:<var>8</var>;</td></tr>
<tr><th id="144">144</th><td><u>#<span data-ppcond="116">else</span></u></td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_page0::dis" title='phyreg_page0::dis' data-ref="phyreg_page0::dis" data-ref-filename="phyreg_page0..dis">dis</dfn>:<var>1</var>,</td></tr>
<tr><th id="146">146</th><td>		<dfn class="decl field" id="phyreg_page0::rxok" title='phyreg_page0::rxok' data-ref="phyreg_page0::rxok" data-ref-filename="phyreg_page0..rxok">rxok</dfn>:<var>1</var>,</td></tr>
<tr><th id="147">147</th><td>		<dfn class="decl field" id="phyreg_page0::con" title='phyreg_page0::con' data-ref="phyreg_page0::con" data-ref-filename="phyreg_page0..con">con</dfn>:<var>1</var>,</td></tr>
<tr><th id="148">148</th><td>		<dfn class="decl field" id="phyreg_page0::ch" title='phyreg_page0::ch' data-ref="phyreg_page0::ch" data-ref-filename="phyreg_page0..ch">ch</dfn>:<var>1</var>,</td></tr>
<tr><th id="149">149</th><td>		<dfn class="decl field" id="phyreg_page0::bstat" title='phyreg_page0::bstat' data-ref="phyreg_page0::bstat" data-ref-filename="phyreg_page0..bstat">bstat</dfn>:<var>2</var>,</td></tr>
<tr><th id="150">150</th><td>		<dfn class="decl field" id="phyreg_page0::astat" title='phyreg_page0::astat' data-ref="phyreg_page0::astat" data-ref-filename="phyreg_page0..astat">astat</dfn>:<var>2</var>;</td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_page0::b_only" title='phyreg_page0::b_only' data-ref="phyreg_page0::b_only" data-ref-filename="phyreg_page0..b_only">b_only</dfn>:<var>1</var>,</td></tr>
<tr><th id="152">152</th><td>		<dfn class="decl field" id="phyreg_page0::disscrm" title='phyreg_page0::disscrm' data-ref="phyreg_page0::disscrm" data-ref-filename="phyreg_page0..disscrm">disscrm</dfn>:<var>1</var>,</td></tr>
<tr><th id="153">153</th><td>		<dfn class="decl field" id="phyreg_page0::stanby_fault" title='phyreg_page0::stanby_fault' data-ref="phyreg_page0::stanby_fault" data-ref-filename="phyreg_page0..stanby_fault">stanby_fault</dfn>:<var>1</var>,</td></tr>
<tr><th id="154">154</th><td>		<dfn class="decl field" id="phyreg_page0::fault" title='phyreg_page0::fault' data-ref="phyreg_page0::fault" data-ref-filename="phyreg_page0..fault">fault</dfn>:<var>1</var>,</td></tr>
<tr><th id="155">155</th><td>		<dfn class="decl field" id="phyreg_page0::pie" title='phyreg_page0::pie' data-ref="phyreg_page0::pie" data-ref-filename="phyreg_page0..pie">pie</dfn>:<var>1</var>,</td></tr>
<tr><th id="156">156</th><td>		<dfn class="decl field" id="phyreg_page0::negotiated_speed" title='phyreg_page0::negotiated_speed' data-ref="phyreg_page0::negotiated_speed" data-ref-filename="phyreg_page0..negotiated_speed">negotiated_speed</dfn>:<var>3</var>;</td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_page0::cable_speed" title='phyreg_page0::cable_speed' data-ref="phyreg_page0::cable_speed" data-ref-filename="phyreg_page0..cable_speed">cable_speed</dfn>:<var>3</var>,</td></tr>
<tr><th id="158">158</th><td>		<dfn class="decl field" id="phyreg_page0::lpp" title='phyreg_page0::lpp' data-ref="phyreg_page0::lpp" data-ref-filename="phyreg_page0..lpp">lpp</dfn>:<var>1</var>,</td></tr>
<tr><th id="159">159</th><td>		<dfn class="decl field" id="phyreg_page0::max_port_speed" title='phyreg_page0::max_port_speed' data-ref="phyreg_page0::max_port_speed" data-ref-filename="phyreg_page0..max_port_speed">max_port_speed</dfn>:<var>3</var>,</td></tr>
<tr><th id="160">160</th><td>		<dfn class="decl field" id="phyreg_page0::dc_connected" title='phyreg_page0::dc_connected' data-ref="phyreg_page0::dc_connected" data-ref-filename="phyreg_page0..dc_connected">dc_connected</dfn>:<var>1</var>;</td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	:<var>3</var>,</td></tr>
<tr><th id="162">162</th><td>		<dfn class="decl field" id="phyreg_page0::beta_mode" title='phyreg_page0::beta_mode' data-ref="phyreg_page0::beta_mode" data-ref-filename="phyreg_page0..beta_mode">beta_mode</dfn>:<var>1</var>,</td></tr>
<tr><th id="163">163</th><td>		:<var>3</var>,</td></tr>
<tr><th id="164">164</th><td>		<dfn class="decl field" id="phyreg_page0::connection_unreliable" title='phyreg_page0::connection_unreliable' data-ref="phyreg_page0::connection_unreliable" data-ref-filename="phyreg_page0..connection_unreliable">connection_unreliable</dfn>:<var>1</var>;</td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_page0::port_error" title='phyreg_page0::port_error' data-ref="phyreg_page0::port_error" data-ref-filename="phyreg_page0..port_error">port_error</dfn>;</td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_page0::hard_disable" title='phyreg_page0::hard_disable' data-ref="phyreg_page0::hard_disable" data-ref-filename="phyreg_page0..hard_disable">hard_disable</dfn>:<var>1</var>,</td></tr>
<tr><th id="167">167</th><td>		<dfn class="decl field" id="phyreg_page0::in_standby" title='phyreg_page0::in_standby' data-ref="phyreg_page0::in_standby" data-ref-filename="phyreg_page0..in_standby">in_standby</dfn>:<var>1</var>,</td></tr>
<tr><th id="168">168</th><td>		<dfn class="decl field" id="phyreg_page0::loop_disable" title='phyreg_page0::loop_disable' data-ref="phyreg_page0::loop_disable" data-ref-filename="phyreg_page0..loop_disable">loop_disable</dfn>:<var>1</var>,</td></tr>
<tr><th id="169">169</th><td>		:<var>5</var>;</td></tr>
<tr><th id="170">170</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	:<var>8</var>;</td></tr>
<tr><th id="171">171</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	:<var>8</var>;</td></tr>
<tr><th id="172">172</th><td><u>#<span data-ppcond="116">endif</span></u></td></tr>
<tr><th id="173">173</th><td>};</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/*</i></td></tr>
<tr><th id="176">176</th><td><i> * IEEE 1394a</i></td></tr>
<tr><th id="177">177</th><td><i> * Figure 5B - 3</i></td></tr>
<tr><th id="178">178</th><td><i> */</i></td></tr>
<tr><th id="179">179</th><td><b>struct</b> <dfn class="type def" id="phyreg_page1" title='phyreg_page1' data-ref="phyreg_page1" data-ref-filename="phyreg_page1">phyreg_page1</dfn> {</td></tr>
<tr><th id="180">180</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_page1::compliance" title='phyreg_page1::compliance' data-ref="phyreg_page1::compliance" data-ref-filename="phyreg_page1..compliance">compliance</dfn>;</td></tr>
<tr><th id="181">181</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	:<var>8</var>;</td></tr>
<tr><th id="182">182</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_page1::vendor_id" title='phyreg_page1::vendor_id' data-ref="phyreg_page1::vendor_id" data-ref-filename="phyreg_page1..vendor_id">vendor_id</dfn>[<var>3</var>];</td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="phyreg_page1::product_id" title='phyreg_page1::product_id' data-ref="phyreg_page1::product_id" data-ref-filename="phyreg_page1..product_id">product_id</dfn>[<var>3</var>];</td></tr>
<tr><th id="184">184</th><td>};</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#<span data-ppcond="38">endif</span>	/* _FWPHYREG_H_ */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../usr.sbin/fwctl/fwcontrol.c.html'>netbsd/usr.sbin/fwctl/fwcontrol.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
