{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583105892081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583105892086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 18:38:11 2020 " "Processing started: Sun Mar 01 18:38:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583105892086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105892086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105892086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583105892646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583105892646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xilinx_dual_port_ram_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file xilinx_dual_port_ram_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 xilinx_dual_port_ram_sync " "Found entity 1: xilinx_dual_port_ram_sync" {  } { { "xilinx_dual_port_ram_sync.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/xilinx_dual_port_ram_sync.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/vga_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/vga_sync.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_screen_top.v 1 1 " "Found 1 design units, including 1 entities, in source file text_screen_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_screen_top " "Found entity 1: text_screen_top" {  } { { "text_screen_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/text_screen_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_screen_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file text_screen_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_screen_gen " "Found entity 1: text_screen_gen" {  } { { "text_screen_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/text_screen_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_top " "Found entity 1: pong_top" {  } { { "pong_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_text.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_text " "Found entity 1: pong_text" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_graph.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_graph.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_graph " "Found entity 1: pong_graph" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900676 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "pong_graph pong_graph.v(2) " "Verilog HDL error at pong_graph.v(2): module \"pong_graph\" cannot be declared more than once" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1583105900703 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pong_graph pong_graph.v(2) " "HDL info at pong_graph.v(2): see declaration for object \"pong_graph\"" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105900704 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pong_text pong_text.v(2) " "Ignored design unit \"pong_text\" at pong_text.v(2) due to previous errors" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900706 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pong_top pong_top.v(2) " "Ignored design unit \"pong_top\" at pong_top.v(2) due to previous errors" {  } { { "pong_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900706 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "text_screen_gen text_screen_gen.v(2) " "Ignored design unit \"text_screen_gen\" at text_screen_gen.v(2) due to previous errors" {  } { { "text_screen_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/text_screen_gen.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900707 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "text_screen_top text_screen_top.v(2) " "Ignored design unit \"text_screen_top\" at text_screen_top.v(2) due to previous errors" {  } { { "text_screen_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/text_screen_top.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900708 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "timer timer.v(2) " "Ignored design unit \"timer\" at timer.v(2) due to previous errors" {  } { { "timer.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/timer.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900709 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bitmap_gen bitmap_gen.v(2) " "Ignored design unit \"bitmap_gen\" at bitmap_gen.v(2) due to previous errors" {  } { { "bitmap_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/bitmap_gen.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900710 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dot_top dot_top.v(2) " "Ignored design unit \"dot_top\" at dot_top.v(2) due to previous errors" {  } { { "dot_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/dot_top.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900711 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_sync vga_sync.v(2) " "Ignored design unit \"vga_sync\" at vga_sync.v(2) due to previous errors" {  } { { "vga_sync.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/vga_sync.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900711 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_test vga_test.v(2) " "Ignored design unit \"vga_test\" at vga_test.v(2) due to previous errors" {  } { { "vga_test.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/vga_test.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900712 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "xilinx_dual_port_ram_sync xilinx_dual_port_ram_sync.v(5) " "Ignored design unit \"xilinx_dual_port_ram_sync\" at xilinx_dual_port_ram_sync.v(5) due to previous errors" {  } { { "xilinx_dual_port_ram_sync.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/xilinx_dual_port_ram_sync.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "debounce debounce.v(2) " "Ignored design unit \"debounce\" at debounce.v(2) due to previous errors" {  } { { "debounce.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/debounce.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pong pong.v(18) " "Ignored design unit \"pong\" at pong.v(18) due to previous errors" {  } { { "pong.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong.v" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1583105900717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 0 0 " "Found 0 design units, including 0 entities, in source file pong.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900718 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "m100_counter m100_counter.v(2) " "Verilog HDL error at m100_counter.v(2): module \"m100_counter\" cannot be declared more than once" {  } { { "m100_counter.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/m100_counter.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1583105900720 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m100_counter m100_counter.v(2) " "HDL info at m100_counter.v(2): see declaration for object \"m100_counter\"" {  } { { "m100_counter.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/m100_counter.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105900721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m100_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file m100_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900721 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "font_test_top font_test_top.v(2) " "Verilog HDL error at font_test_top.v(2): module \"font_test_top\" cannot be declared more than once" {  } { { "font_test_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_test_top.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1583105900724 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "font_test_top font_test_top.v(2) " "HDL info at font_test_top.v(2): see declaration for object \"font_test_top\"" {  } { { "font_test_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_test_top.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105900724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_test_top.v 0 0 " "Found 0 design units, including 0 entities, in source file font_test_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900725 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "font_test_gen font_test_gen.v(2) " "Verilog HDL error at font_test_gen.v(2): module \"font_test_gen\" cannot be declared more than once" {  } { { "font_test_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_test_gen.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1583105900727 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "font_test_gen font_test_gen.v(2) " "HDL info at font_test_gen.v(2): see declaration for object \"font_test_gen\"" {  } { { "font_test_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_test_gen.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105900728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_test_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file font_test_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900728 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "font_rom font_rom.v(8) " "Verilog HDL error at font_rom.v(8): module \"font_rom\" cannot be declared more than once" {  } { { "font_rom.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_rom.v" 8 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1583105900735 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "font_rom font_rom.v(8) " "HDL info at font_rom.v(8): see declaration for object \"font_rom\"" {  } { { "font_rom.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_rom.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105900736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.v 0 0 " "Found 0 design units, including 0 entities, in source file font_rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_top " "Found entity 1: dot_top" {  } { { "dot_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/dot_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitmap_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bitmap_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitmap_gen " "Found entity 1: bitmap_gen" {  } { { "bitmap_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/bitmap_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105900749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900749 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583105900833 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 01 18:38:20 2020 " "Processing ended: Sun Mar 01 18:38:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583105900833 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583105900833 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583105900833 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105900833 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 1  " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105901428 ""}
