(function() {var type_impls = {
"esp32c6":[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c6/generic.rs.html#297-313\">source</a><a href=\"#impl-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; <a class=\"type\" href=\"esp32c6/generic/type.BitReader.html\" title=\"type esp32c6::generic::BitReader\">BitReader</a>&lt;FI&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c6/generic.rs.html#300-302\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32c6/generic/type.BitReader.html#tymethod.bit\" class=\"fn\">bit</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Value of the field as raw bits.</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_clear\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c6/generic.rs.html#305-307\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32c6/generic/type.BitReader.html#tymethod.bit_is_clear\" class=\"fn\">bit_is_clear</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is clear (0).</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_set\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c6/generic.rs.html#310-312\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32c6/generic/type.BitReader.html#tymethod.bit_is_set\" class=\"fn\">bit_is_set</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is set (1).</p>\n</div></details></div></details>",0,"esp32c6::aes::dma_enable::DMA_ENABLE_R","esp32c6::aes::inc_sel::INC_SEL_R","esp32c6::aes::int_ena::INT_ENA_R","esp32c6::apb_saradc::ctrl::SARADC_START_FORCE_R","esp32c6::apb_saradc::ctrl::SARADC_START_R","esp32c6::apb_saradc::ctrl::SARADC_SAR_CLK_GATED_R","esp32c6::apb_saradc::ctrl::SARADC_SAR_PATT_P_CLEAR_R","esp32c6::apb_saradc::ctrl::SARADC2_PWDET_DRV_R","esp32c6::apb_saradc::ctrl2::SARADC_MEAS_NUM_LIMIT_R","esp32c6::apb_saradc::ctrl2::SARADC_SAR1_INV_R","esp32c6::apb_saradc::ctrl2::SARADC_SAR2_INV_R","esp32c6::apb_saradc::ctrl2::SARADC_TIMER_EN_R","esp32c6::apb_saradc::onetime_sample::SARADC_ONETIME_START_R","esp32c6::apb_saradc::onetime_sample::SARADC2_ONETIME_SAMPLE_R","esp32c6::apb_saradc::onetime_sample::SARADC1_ONETIME_SAMPLE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_APB_FORCE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_RTC_FORCE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_WIFI_FORCE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_GRANT_FORCE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_FIX_PRIORITY_R","esp32c6::apb_saradc::filter_ctrl0::APB_SARADC_FILTER_RESET_R","esp32c6::apb_saradc::thres_ctrl::APB_SARADC_THRES_ALL_EN_R","esp32c6::apb_saradc::thres_ctrl::APB_SARADC_THRES1_EN_R","esp32c6::apb_saradc::thres_ctrl::APB_SARADC_THRES0_EN_R","esp32c6::apb_saradc::int_ena::APB_SARADC_TSENS_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC_THRES1_LOW_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC_THRES0_LOW_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC_THRES1_HIGH_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC_THRES0_HIGH_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC2_DONE_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC1_DONE_INT_ENA_R","esp32c6::apb_saradc::int_raw::APB_SARADC_TSENS_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC_THRES1_LOW_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC_THRES0_LOW_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC_THRES1_HIGH_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC_THRES0_HIGH_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC2_DONE_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC1_DONE_INT_RAW_R","esp32c6::apb_saradc::int_st::APB_SARADC_TSENS_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC_THRES1_LOW_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC_THRES0_LOW_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC_THRES1_HIGH_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC_THRES0_HIGH_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC2_DONE_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC1_DONE_INT_ST_R","esp32c6::apb_saradc::dma_conf::APB_ADC_RESET_FSM_R","esp32c6::apb_saradc::dma_conf::APB_ADC_TRANS_R","esp32c6::apb_saradc::clkm_conf::CLK_EN_R","esp32c6::apb_saradc::apb_tsens_ctrl::TSENS_IN_INV_R","esp32c6::apb_saradc::apb_tsens_ctrl::TSENS_PU_R","esp32c6::apb_saradc::tsens_ctrl2::TSENS_CLK_INV_R","esp32c6::apb_saradc::tsens_ctrl2::TSENS_CLK_SEL_R","esp32c6::apb_saradc::apb_tsens_wake::WAKEUP_OVER_UPPER_TH_R","esp32c6::apb_saradc::apb_tsens_wake::WAKEUP_MODE_R","esp32c6::apb_saradc::apb_tsens_wake::WAKEUP_EN_R","esp32c6::apb_saradc::apb_tsens_sample::TSENS_SAMPLE_EN_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_DRAM0_0_RD_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_DRAM0_0_WR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_DRAM0_1_RD_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_DRAM0_1_WR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_PIF_0_RD_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_PIF_0_WR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_PIF_1_RD_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_PIF_1_WR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_SP_SPILL_MIN_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_SP_SPILL_MAX_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_0_RD_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_0_WR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_1_RD_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_1_WR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_0_RD_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_0_WR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_1_RD_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_1_WR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MIN_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MAX_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_0_RD_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_0_WR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_1_RD_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_1_WR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_0_RD_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_0_WR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_1_RD_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_1_WR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MIN_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MAX_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_IRAM0_EXCEPTION_MONITOR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_DRAM0_EXCEPTION_MONITOR_INTR_ENA_R","esp32c6::assist_debug::core_0_rcd_en::CORE_0_RCD_RECORDEN_R","esp32c6::assist_debug::core_0_rcd_en::CORE_0_RCD_PDEBUGEN_R","esp32c6::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_WR_0_R","esp32c6::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_LOADSTORE_0_R","esp32c6::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_WR_1_R","esp32c6::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_LOADSTORE_1_R","esp32c6::assist_debug::core_0_dram0_exception_monitor_0::CORE_0_DRAM0_RECORDING_WR_0_R","esp32c6::assist_debug::core_0_dram0_exception_monitor_2::CORE_0_DRAM0_RECORDING_WR_1_R","esp32c6::assist_debug::c0re_0_debug_mode::CORE_0_DEBUG_MODE_R","esp32c6::assist_debug::c0re_0_debug_mode::CORE_0_DEBUG_MODULE_ACTIVE_R","esp32c6::assist_debug::clock_gate::CLK_EN_R","esp32c6::dma::in_int_raw_ch::IN_DONE_R","esp32c6::dma::in_int_raw_ch::IN_SUC_EOF_R","esp32c6::dma::in_int_raw_ch::IN_ERR_EOF_R","esp32c6::dma::in_int_raw_ch::IN_DSCR_ERR_R","esp32c6::dma::in_int_raw_ch::IN_DSCR_EMPTY_R","esp32c6::dma::in_int_raw_ch::INFIFO_OVF_R","esp32c6::dma::in_int_raw_ch::INFIFO_UDF_R","esp32c6::dma::in_int_st_ch::IN_DONE_R","esp32c6::dma::in_int_st_ch::IN_SUC_EOF_R","esp32c6::dma::in_int_st_ch::IN_ERR_EOF_R","esp32c6::dma::in_int_st_ch::IN_DSCR_ERR_R","esp32c6::dma::in_int_st_ch::IN_DSCR_EMPTY_R","esp32c6::dma::in_int_st_ch::INFIFO_OVF_R","esp32c6::dma::in_int_st_ch::INFIFO_UDF_R","esp32c6::dma::in_int_ena_ch::IN_DONE_R","esp32c6::dma::in_int_ena_ch::IN_SUC_EOF_R","esp32c6::dma::in_int_ena_ch::IN_ERR_EOF_R","esp32c6::dma::in_int_ena_ch::IN_DSCR_ERR_R","esp32c6::dma::in_int_ena_ch::IN_DSCR_EMPTY_R","esp32c6::dma::in_int_ena_ch::INFIFO_OVF_R","esp32c6::dma::in_int_ena_ch::INFIFO_UDF_R","esp32c6::dma::out_int_raw_ch::OUT_DONE_R","esp32c6::dma::out_int_raw_ch::OUT_EOF_R","esp32c6::dma::out_int_raw_ch::OUT_DSCR_ERR_R","esp32c6::dma::out_int_raw_ch::OUT_TOTAL_EOF_R","esp32c6::dma::out_int_raw_ch::OUTFIFO_OVF_R","esp32c6::dma::out_int_raw_ch::OUTFIFO_UDF_R","esp32c6::dma::out_int_st_ch::OUT_DONE_R","esp32c6::dma::out_int_st_ch::OUT_EOF_R","esp32c6::dma::out_int_st_ch::OUT_DSCR_ERR_R","esp32c6::dma::out_int_st_ch::OUT_TOTAL_EOF_R","esp32c6::dma::out_int_st_ch::OUTFIFO_OVF_R","esp32c6::dma::out_int_st_ch::OUTFIFO_UDF_R","esp32c6::dma::out_int_ena_ch::OUT_DONE_R","esp32c6::dma::out_int_ena_ch::OUT_EOF_R","esp32c6::dma::out_int_ena_ch::OUT_DSCR_ERR_R","esp32c6::dma::out_int_ena_ch::OUT_TOTAL_EOF_R","esp32c6::dma::out_int_ena_ch::OUTFIFO_OVF_R","esp32c6::dma::out_int_ena_ch::OUTFIFO_UDF_R","esp32c6::dma::misc_conf::AHBM_RST_INTER_R","esp32c6::dma::misc_conf::ARB_PRI_DIS_R","esp32c6::dma::misc_conf::CLK_EN_R","esp32c6::dma::in_conf0_ch::IN_RST_R","esp32c6::dma::in_conf0_ch::IN_LOOP_TEST_R","esp32c6::dma::in_conf0_ch::INDSCR_BURST_EN_R","esp32c6::dma::in_conf0_ch::IN_DATA_BURST_EN_R","esp32c6::dma::in_conf0_ch::MEM_TRANS_EN_R","esp32c6::dma::in_conf0_ch::IN_ETM_EN_R","esp32c6::dma::in_conf1_ch::IN_CHECK_OWNER_R","esp32c6::dma::infifo_status_ch::INFIFO_FULL_R","esp32c6::dma::infifo_status_ch::INFIFO_EMPTY_R","esp32c6::dma::infifo_status_ch::IN_REMAIN_UNDER_1B_R","esp32c6::dma::infifo_status_ch::IN_REMAIN_UNDER_2B_R","esp32c6::dma::infifo_status_ch::IN_REMAIN_UNDER_3B_R","esp32c6::dma::infifo_status_ch::IN_REMAIN_UNDER_4B_R","esp32c6::dma::infifo_status_ch::IN_BUF_HUNGRY_R","esp32c6::dma::in_link_ch::INLINK_AUTO_RET_R","esp32c6::dma::in_link_ch::INLINK_PARK_R","esp32c6::dma::out_conf1_ch::OUT_CHECK_OWNER_R","esp32c6::dma::outfifo_status_ch::OUTFIFO_FULL_R","esp32c6::dma::outfifo_status_ch::OUTFIFO_EMPTY_R","esp32c6::dma::outfifo_status_ch::OUT_REMAIN_UNDER_1B_R","esp32c6::dma::outfifo_status_ch::OUT_REMAIN_UNDER_2B_R","esp32c6::dma::outfifo_status_ch::OUT_REMAIN_UNDER_3B_R","esp32c6::dma::outfifo_status_ch::OUT_REMAIN_UNDER_4B_R","esp32c6::dma::out_link_ch::OUTLINK_PARK_R","esp32c6::dma::out_conf0_ch::OUT_RST_R","esp32c6::dma::out_conf0_ch::OUT_LOOP_TEST_R","esp32c6::dma::out_conf0_ch::OUT_AUTO_WRBACK_R","esp32c6::dma::out_conf0_ch::OUT_EOF_MODE_R","esp32c6::dma::out_conf0_ch::OUTDSCR_BURST_EN_R","esp32c6::dma::out_conf0_ch::OUT_DATA_BURST_EN_R","esp32c6::dma::out_conf0_ch::OUT_ETM_EN_R","esp32c6::ds::query_busy::QUERY_BUSY_R","esp32c6::ds::query_check::MD_ERROR_R","esp32c6::ds::query_check::PADDING_BAD_R","esp32c6::ecc::mult_int_raw::CALC_DONE_INT_RAW_R","esp32c6::ecc::mult_int_st::CALC_DONE_INT_ST_R","esp32c6::ecc::mult_int_ena::CALC_DONE_INT_ENA_R","esp32c6::ecc::mult_conf::START_R","esp32c6::ecc::mult_conf::KEY_LENGTH_R","esp32c6::ecc::mult_conf::SECURITY_MODE_R","esp32c6::ecc::mult_conf::CLK_EN_R","esp32c6::ecc::mult_conf::VERIFICATION_RESULT_R","esp32c6::ecc::mult_conf::MEM_CLOCK_GATE_FORCE_ON_R","esp32c6::efuse::rd_repeat_data0::SWAP_UART_SDIO_EN_R","esp32c6::efuse::rd_repeat_data0::DIS_ICACHE_R","esp32c6::efuse::rd_repeat_data0::DIS_USB_JTAG_R","esp32c6::efuse::rd_repeat_data0::DIS_DOWNLOAD_ICACHE_R","esp32c6::efuse::rd_repeat_data0::DIS_USB_SERIAL_JTAG_R","esp32c6::efuse::rd_repeat_data0::DIS_FORCE_DOWNLOAD_R","esp32c6::efuse::rd_repeat_data0::SPI_DOWNLOAD_MSPI_DIS_R","esp32c6::efuse::rd_repeat_data0::DIS_CAN_R","esp32c6::efuse::rd_repeat_data0::JTAG_SEL_ENABLE_R","esp32c6::efuse::rd_repeat_data0::DIS_PAD_JTAG_R","esp32c6::efuse::rd_repeat_data0::DIS_DOWNLOAD_MANUAL_ENCRYPT_R","esp32c6::efuse::rd_repeat_data0::USB_EXCHG_PINS_R","esp32c6::efuse::rd_repeat_data0::VDD_SPI_AS_GPIO_R","esp32c6::efuse::rd_repeat_data0::RPT4_RESERVED0_1_R","esp32c6::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE0_R","esp32c6::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE1_R","esp32c6::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE2_R","esp32c6::efuse::rd_repeat_data2::RPT4_RESERVED2_1_R","esp32c6::efuse::rd_repeat_data2::CRYPT_DPA_ENABLE_R","esp32c6::efuse::rd_repeat_data2::SECURE_BOOT_EN_R","esp32c6::efuse::rd_repeat_data2::SECURE_BOOT_AGGRESSIVE_REVOKE_R","esp32c6::efuse::rd_repeat_data3::DIS_DOWNLOAD_MODE_R","esp32c6::efuse::rd_repeat_data3::DIS_DIRECT_BOOT_R","esp32c6::efuse::rd_repeat_data3::DIS_USB_PRINT_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_5_R","esp32c6::efuse::rd_repeat_data3::DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_R","esp32c6::efuse::rd_repeat_data3::ENABLE_SECURITY_DOWNLOAD_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_4_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_3_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_1_R","esp32c6::efuse::rd_repeat_data3::FORCE_SEND_RESUME_R","esp32c6::efuse::rd_repeat_data3::SECURE_BOOT_DISABLE_FAST_WAKE_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_0_R","esp32c6::efuse::rd_repeat_err0::SWAP_UART_SDIO_EN_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_ICACHE_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_USB_JTAG_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_DOWNLOAD_ICACHE_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_USB_SERIAL_JTAG_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_FORCE_DOWNLOAD_ERR_R","esp32c6::efuse::rd_repeat_err0::SPI_DOWNLOAD_MSPI_DIS_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_TWAI_ERR_R","esp32c6::efuse::rd_repeat_err0::JTAG_SEL_ENABLE_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_PAD_JTAG_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","esp32c6::efuse::rd_repeat_err0::USB_EXCHG_PINS_ERR_R","esp32c6::efuse::rd_repeat_err0::VDD_SPI_AS_GPIO_ERR_R","esp32c6::efuse::rd_repeat_err0::RPT4_RESERVED0_ERR_1_R","esp32c6::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE0_ERR_R","esp32c6::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE1_ERR_R","esp32c6::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE2_ERR_R","esp32c6::efuse::rd_repeat_err2::RPT4_RESERVED2_ERR_1_R","esp32c6::efuse::rd_repeat_err2::CRYPT_DPA_ENABLE_ERR_R","esp32c6::efuse::rd_repeat_err2::SECURE_BOOT_EN_ERR_R","esp32c6::efuse::rd_repeat_err2::SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_R","esp32c6::efuse::rd_repeat_err3::DIS_DOWNLOAD_MODE_ERR_R","esp32c6::efuse::rd_repeat_err3::DIS_DIRECT_BOOT_ERR_R","esp32c6::efuse::rd_repeat_err3::USB_PRINT_ERR_R","esp32c6::efuse::rd_repeat_err3::RPT4_RESERVED3_ERR_5_R","esp32c6::efuse::rd_repeat_err3::DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_R","esp32c6::efuse::rd_repeat_err3::ENABLE_SECURITY_DOWNLOAD_ERR_R","esp32c6::efuse::rd_repeat_err3::RPT4_RESERVED3_ERR_4_R","esp32c6::efuse::rd_repeat_err3::RPT4_RESERVED3_ERR_3_R","esp32c6::efuse::rd_repeat_err3::RPT4_RESERVED3_ERR_1_R","esp32c6::efuse::rd_repeat_err3::FORCE_SEND_RESUME_ERR_R","esp32c6::efuse::rd_rs_err0::MAC_SPI_8M_FAIL_R","esp32c6::efuse::rd_rs_err0::SYS_PART1_FAIL_R","esp32c6::efuse::rd_rs_err0::USR_DATA_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY0_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY1_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY2_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY3_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY4_FAIL_R","esp32c6::efuse::rd_rs_err1::KEY5_FAIL_R","esp32c6::efuse::rd_rs_err1::SYS_PART2_FAIL_R","esp32c6::efuse::clk::MEM_FORCE_PD_R","esp32c6::efuse::clk::MEM_CLK_FORCE_ON_R","esp32c6::efuse::clk::MEM_FORCE_PU_R","esp32c6::efuse::clk::EN_R","esp32c6::efuse::status::OTP_LOAD_SW_R","esp32c6::efuse::status::OTP_VDDQ_C_SYNC2_R","esp32c6::efuse::status::OTP_STROBE_SW_R","esp32c6::efuse::status::OTP_CSB_SW_R","esp32c6::efuse::status::OTP_PGENB_SW_R","esp32c6::efuse::status::OTP_VDDQ_IS_SW_R","esp32c6::efuse::cmd::READ_CMD_R","esp32c6::efuse::cmd::PGM_CMD_R","esp32c6::efuse::int_raw::READ_DONE_INT_RAW_R","esp32c6::efuse::int_raw::PGM_DONE_INT_RAW_R","esp32c6::efuse::int_st::READ_DONE_INT_ST_R","esp32c6::efuse::int_st::PGM_DONE_INT_ST_R","esp32c6::efuse::int_ena::READ_DONE_INT_ENA_R","esp32c6::efuse::int_ena::PGM_DONE_INT_ENA_R","esp32c6::efuse::dac_conf::DAC_CLK_PAD_SEL_R","esp32c6::efuse::dac_conf::OE_CLR_R","esp32c6::efuse::wr_tim_conf0_rs_bypass::BYPASS_RS_CORRECTION_R","esp32c6::extmem::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS0_R","esp32c6::extmem::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS1_R","esp32c6::extmem::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS2_R","esp32c6::extmem::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS3_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_BUS0_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_BUS1_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_DBUS2_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_DBUS3_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_DMA_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_ICACHE0_EN_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_ICACHE1_EN_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_ICACHE2_EN_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_ICACHE3_EN_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_DCACHE_EN_R","esp32c6::extmem::l1_cache_atomic_conf::L1_CACHE_ATOMIC_EN_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_1K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_2K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_4K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_8K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_16K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_32K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_64K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_128K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_256K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_512K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_1024K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_2048K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_4096K_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_8_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_16_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_32_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_64_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_128_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_256_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_1K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_2K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_4K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_8K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_16K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_32K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_64K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_128K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_256K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_512K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_1024K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_2048K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_4096K_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_8_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_16_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_32_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_64_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_128_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_256_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_ICACHE0_WRAP_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_ICACHE1_WRAP_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_ICACHE2_WRAP_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_ICACHE3_WRAP_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_CACHE_WRAP_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_CACHE_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_CACHE_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_CACHE_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_CACHE_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_CACHE_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_CACHE_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_DONE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_DONE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_DONE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_DONE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_CACHE_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_CACHE_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_CACHE_FREEZE_DONE_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE0_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE0_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE1_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE1_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE2_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE2_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE3_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE3_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_CACHE_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_CACHE_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE0_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE0_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE1_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE1_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE2_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE2_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE3_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE3_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_CACHE_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_CACHE_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_SCT1_EN_R","esp32c6::extmem::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_SCT1_EN_R","esp32c6::extmem::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_SCT1_EN_R","esp32c6::extmem::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_SCT1_EN_R","esp32c6::extmem::l1_cache_prelock_conf::L1_CACHE_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_cache_prelock_conf::L1_CACHE_PRELOCK_SCT1_EN_R","esp32c6::extmem::cache_lock_ctrl::CACHE_LOCK_ENA_R","esp32c6::extmem::cache_lock_ctrl::CACHE_UNLOCK_ENA_R","esp32c6::extmem::cache_lock_ctrl::CACHE_LOCK_DONE_R","esp32c6::extmem::cache_sync_ctrl::CACHE_INVALIDATE_ENA_R","esp32c6::extmem::cache_sync_ctrl::CACHE_CLEAN_ENA_R","esp32c6::extmem::cache_sync_ctrl::CACHE_WRITEBACK_ENA_R","esp32c6::extmem::cache_sync_ctrl::CACHE_WRITEBACK_INVALIDATE_ENA_R","esp32c6::extmem::cache_sync_ctrl::CACHE_SYNC_DONE_R","esp32c6::extmem::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_ENA_R","esp32c6::extmem::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_DONE_R","esp32c6::extmem::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_ORDER_R","esp32c6::extmem::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_ENA_R","esp32c6::extmem::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_DONE_R","esp32c6::extmem::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_ORDER_R","esp32c6::extmem::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_ENA_R","esp32c6::extmem::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_DONE_R","esp32c6::extmem::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_ORDER_R","esp32c6::extmem::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_ENA_R","esp32c6::extmem::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_DONE_R","esp32c6::extmem::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_ORDER_R","esp32c6::extmem::l1_cache_preload_ctrl::L1_CACHE_PRELOAD_ENA_R","esp32c6::extmem::l1_cache_preload_ctrl::L1_CACHE_PRELOAD_DONE_R","esp32c6::extmem::l1_cache_preload_ctrl::L1_CACHE_PRELOAD_ORDER_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_ENA_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_DONE_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_ENA_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_DONE_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_ENA_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_DONE_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_ENA_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_DONE_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_DONE_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_SCT2_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_SCT3_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_IBUS0_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_IBUS1_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_IBUS2_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_IBUS3_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_BUS0_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_BUS1_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_DBUS2_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_DBUS3_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_IBUS0_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_IBUS1_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_IBUS2_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_IBUS3_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_DBUS2_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_DBUS3_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_IBUS0_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_IBUS1_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_IBUS2_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_IBUS3_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_BUS0_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_BUS1_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_DBUS2_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_DBUS3_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_IBUS0_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_IBUS1_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_IBUS2_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_IBUS3_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_BUS0_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_BUS1_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_DBUS2_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_DBUS3_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_ICACHE0_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_ICACHE1_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_ICACHE2_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_ICACHE3_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_CACHE_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_clr::L1_ICACHE0_FAIL_INT_CLR_R","esp32c6::extmem::l1_cache_acs_fail_int_clr::L1_ICACHE1_FAIL_INT_CLR_R","esp32c6::extmem::l1_cache_acs_fail_int_clr::L1_ICACHE2_FAIL_INT_CLR_R","esp32c6::extmem::l1_cache_acs_fail_int_clr::L1_ICACHE3_FAIL_INT_CLR_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_ICACHE0_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_ICACHE1_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_ICACHE2_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_ICACHE3_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_CACHE_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_ICACHE0_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_ICACHE1_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_ICACHE2_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_ICACHE3_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_CACHE_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS0_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS1_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS2_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS3_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_BUS0_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_BUS1_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_DBUS2_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_DBUS3_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS0_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS1_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS2_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS3_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_DBUS2_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_DBUS3_CNT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE0_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE1_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE2_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE3_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_CACHE_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::CACHE_SYNC_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE0_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE1_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE2_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE3_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_CACHE_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::CACHE_SYNC_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE0_PLD_DONE_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE1_PLD_DONE_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE2_PLD_DONE_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE3_PLD_DONE_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE0_PLD_ERR_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE1_PLD_ERR_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE2_PLD_ERR_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE3_PLD_ERR_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE0_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE1_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE2_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE3_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_CACHE_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::CACHE_SYNC_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE0_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE1_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE2_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE3_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_CACHE_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::CACHE_SYNC_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE0_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE1_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE2_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE3_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_CACHE_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::CACHE_SYNC_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE0_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE1_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE2_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE3_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_CACHE_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::CACHE_SYNC_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_ICACHE0_SYNC_RST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_ICACHE1_SYNC_RST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_ICACHE2_SYNC_RST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_ICACHE3_SYNC_RST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_CACHE_SYNC_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_ICACHE0_PLD_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_ICACHE1_PLD_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_ICACHE2_PLD_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_ICACHE3_PLD_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_CACHE_PLD_RST_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE0_ALD_BUF_CLR_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE1_ALD_BUF_CLR_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE2_ALD_BUF_CLR_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE3_ALD_BUF_CLR_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_CACHE_ALD_BUF_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_ICACHE0_UNALLOC_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_ICACHE1_UNALLOC_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_ICACHE2_UNALLOC_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_ICACHE3_UNALLOC_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_CACHE_UNALLOC_CLR_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE0_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE1_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE2_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE3_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_CACHE_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE0_MEM_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE1_MEM_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE2_MEM_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE3_MEM_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_CACHE_MEM_OBJECT_R","esp32c6::extmem::l2_cache_ctrl::L2_CACHE_SHUT_DMA_R","esp32c6::extmem::l2_bypass_cache_conf::BYPASS_L2_CACHE_EN_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_1K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_2K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_4K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_8K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_16K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_32K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_64K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_128K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_256K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_512K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_1024K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_2048K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_4096K_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_8_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_16_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_32_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_64_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_128_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_256_R","esp32c6::extmem::l2_cache_wrap_around_ctrl::L2_CACHE_WRAP_R","esp32c6::extmem::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_EN_R","esp32c6::extmem::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_MODE_R","esp32c6::extmem::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_DONE_R","esp32c6::extmem::l2_cache_data_mem_acs_conf::L2_CACHE_DATA_MEM_RD_EN_R","esp32c6::extmem::l2_cache_data_mem_acs_conf::L2_CACHE_DATA_MEM_WR_EN_R","esp32c6::extmem::l2_cache_tag_mem_acs_conf::L2_CACHE_TAG_MEM_RD_EN_R","esp32c6::extmem::l2_cache_tag_mem_acs_conf::L2_CACHE_TAG_MEM_WR_EN_R","esp32c6::extmem::l2_cache_prelock_conf::L2_CACHE_PRELOCK_SCT0_EN_R","esp32c6::extmem::l2_cache_prelock_conf::L2_CACHE_PRELOCK_SCT1_EN_R","esp32c6::extmem::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_ENA_R","esp32c6::extmem::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_DONE_R","esp32c6::extmem::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_ORDER_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_ENA_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_DONE_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_ORDER_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT2_ENA_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT3_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_IBUS0_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_IBUS1_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_IBUS2_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_IBUS3_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_DBUS0_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_DBUS1_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_DBUS2_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_DBUS3_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_IBUS0_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_IBUS1_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_IBUS2_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_IBUS3_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_DBUS0_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_DBUS1_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_DBUS2_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_DBUS3_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_IBUS0_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_IBUS1_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_IBUS2_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_IBUS3_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_DBUS0_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_DBUS1_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_DBUS2_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_DBUS3_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_IBUS0_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_IBUS1_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_IBUS2_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_IBUS3_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_DBUS0_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_DBUS1_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_DBUS2_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_DBUS3_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_fail_int_ena::L2_CACHE_FAIL_INT_ENA_R","esp32c6::extmem::l2_cache_acs_fail_int_clr::L2_CACHE_FAIL_INT_CLR_R","esp32c6::extmem::l2_cache_acs_fail_int_raw::L2_CACHE_FAIL_INT_RAW_R","esp32c6::extmem::l2_cache_acs_fail_int_st::L2_CACHE_FAIL_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS0_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS1_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS2_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS3_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS0_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS1_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS2_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS3_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS0_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS1_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS2_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS3_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS0_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS1_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS2_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS3_CNT_CLR_R","esp32c6::extmem::l2_cache_sync_preload_int_ena::L2_CACHE_PLD_DONE_INT_ENA_R","esp32c6::extmem::l2_cache_sync_preload_int_ena::L2_CACHE_PLD_ERR_INT_ENA_R","esp32c6::extmem::l2_cache_sync_preload_int_clr::L2_CACHE_PLD_DONE_INT_CLR_R","esp32c6::extmem::l2_cache_sync_preload_int_clr::L2_CACHE_PLD_ERR_INT_CLR_R","esp32c6::extmem::l2_cache_sync_preload_int_raw::L2_CACHE_PLD_DONE_INT_RAW_R","esp32c6::extmem::l2_cache_sync_preload_int_raw::L2_CACHE_PLD_ERR_INT_RAW_R","esp32c6::extmem::l2_cache_sync_preload_int_st::L2_CACHE_PLD_DONE_INT_ST_R","esp32c6::extmem::l2_cache_sync_preload_int_st::L2_CACHE_PLD_ERR_INT_ST_R","esp32c6::extmem::l2_cache_sync_rst_ctrl::L2_CACHE_SYNC_RST_R","esp32c6::extmem::l2_cache_preload_rst_ctrl::L2_CACHE_PLD_RST_R","esp32c6::extmem::l2_cache_autoload_buf_clr_ctrl::L2_CACHE_ALD_BUF_CLR_R","esp32c6::extmem::l2_unallocate_buffer_clear::L2_CACHE_UNALLOC_CLR_R","esp32c6::extmem::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_CC_R","esp32c6::extmem::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_WB_R","esp32c6::extmem::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_WMA_R","esp32c6::extmem::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_RMA_R","esp32c6::extmem::l2_cache_object_ctrl::L2_CACHE_TAG_OBJECT_R","esp32c6::extmem::l2_cache_object_ctrl::L2_CACHE_MEM_OBJECT_R","esp32c6::extmem::clock_gate::CLK_EN_R","esp32c6::gpio::pin::PAD_DRIVER_R","esp32c6::gpio::pin::WAKEUP_ENABLE_R","esp32c6::gpio::func_in_sel_cfg::IN_INV_SEL_R","esp32c6::gpio::func_in_sel_cfg::SEL_R","esp32c6::gpio::func_out_sel_cfg::INV_SEL_R","esp32c6::gpio::func_out_sel_cfg::OEN_SEL_R","esp32c6::gpio::func_out_sel_cfg::OEN_INV_SEL_R","esp32c6::gpio::clock_gate::CLK_EN_R","esp32c6::gpio_sd::clock_gate::CLK_EN_R","esp32c6::gpio_sd::sigmadelta_misc::FUNCTION_CLK_EN_R","esp32c6::gpio_sd::sigmadelta_misc::SPI_SWAP_R","esp32c6::gpio_sd::glitch_filter_ch::FILTER_CH0_EN_R","esp32c6::gpio_sd::etm_event_ch_cfg::ETM_CH0_EVENT_EN_R","esp32c6::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO0_EN_R","esp32c6::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO1_EN_R","esp32c6::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO2_EN_R","esp32c6::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO3_EN_R","esp32c6::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO4_EN_R","esp32c6::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO5_EN_R","esp32c6::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO6_EN_R","esp32c6::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO7_EN_R","esp32c6::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO8_EN_R","esp32c6::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO9_EN_R","esp32c6::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO10_EN_R","esp32c6::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO11_EN_R","esp32c6::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO12_EN_R","esp32c6::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO13_EN_R","esp32c6::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO14_EN_R","esp32c6::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO15_EN_R","esp32c6::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO16_EN_R","esp32c6::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO17_EN_R","esp32c6::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO18_EN_R","esp32c6::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO19_EN_R","esp32c6::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO20_EN_R","esp32c6::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO21_EN_R","esp32c6::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO22_EN_R","esp32c6::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO23_EN_R","esp32c6::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO24_EN_R","esp32c6::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO25_EN_R","esp32c6::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO26_EN_R","esp32c6::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO27_EN_R","esp32c6::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO28_EN_R","esp32c6::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO29_EN_R","esp32c6::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO30_EN_R","esp32c6::hinf::cfg_data1::SDIO_ENABLE_R","esp32c6::hinf::cfg_data1::SDIO_IOREADY1_R","esp32c6::hinf::cfg_data1::HIGHSPEED_ENABLE_R","esp32c6::hinf::cfg_data1::HIGHSPEED_MODE_R","esp32c6::hinf::cfg_data1::SDIO_CD_ENABLE_R","esp32c6::hinf::cfg_data1::SDIO_IOREADY2_R","esp32c6::hinf::cfg_data1::SDIO_INT_MASK_R","esp32c6::hinf::cfg_data1::IOENABLE2_R","esp32c6::hinf::cfg_data1::CD_DISABLE_R","esp32c6::hinf::cfg_data1::FUNC1_EPS_R","esp32c6::hinf::cfg_data1::EMP_R","esp32c6::hinf::cfg_data1::IOENABLE1_R","esp32c6::hinf::cfg_data1::FUNC2_EPS_R","esp32c6::hinf::cfg_data7::SDIO_RST_R","esp32c6::hinf::cfg_data7::SDIO_IOREADY0_R","esp32c6::hinf::cfg_data7::SDIO_MEM_PD_R","esp32c6::hinf::cfg_data7::ESDIO_DATA1_INT_EN_R","esp32c6::hinf::cfg_data7::SDIO_SWITCH_VOLT_SW_R","esp32c6::hinf::cfg_data7::DDR50_BLK_LEN_FIX_EN_R","esp32c6::hinf::cfg_data7::CLK_EN_R","esp32c6::hinf::cfg_data7::SDDR50_R","esp32c6::hinf::cfg_data7::SSDR104_R","esp32c6::hinf::cfg_data7::SSDR50_R","esp32c6::hinf::cfg_data7::SDTD_R","esp32c6::hinf::cfg_data7::SDTA_R","esp32c6::hinf::cfg_data7::SDTC_R","esp32c6::hinf::cfg_data7::SAI_R","esp32c6::hinf::conf_status::SDR25_ST_R","esp32c6::hinf::conf_status::SDR50_ST_R","esp32c6::hinf::conf_status::SDR104_ST_R","esp32c6::hinf::conf_status::DDR50_ST_R","esp32c6::hinf::conf_status::SDIO_SWITCH_VOLT_ST_R","esp32c6::hinf::conf_status::SDIO_SWITCH_END_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_RDN_RESULT_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_RDN_ENA_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_SDIO_CLK_RDN_RESULT_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_SDIO_CLK_RDN_ENA_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_SDCLK_PAD_RDN_RESULT_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_SDCLK_PAD_RDN_ENA_R","esp32c6::hinf::sdio_slave_ldo_conf::LDO_READY_CTL_IN_EN_R","esp32c6::hinf::sdio_slave_ldo_conf::LDO_READY_IGNORE_EN_R","esp32c6::hmac::query_error::QUERY_CHECK_R","esp32c6::hmac::query_busy::BUSY_STATE_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R0_PMS_X_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R0_PMS_W_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R0_PMS_R_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R1_PMS_X_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R1_PMS_W_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R1_PMS_R_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R2_PMS_X_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R2_PMS_W_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R2_PMS_R_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R0_PMS_X_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R0_PMS_W_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R0_PMS_R_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R1_PMS_X_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R1_PMS_W_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R1_PMS_R_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R2_PMS_X_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R2_PMS_W_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R2_PMS_R_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R0_PMS_X_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R0_PMS_W_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R0_PMS_R_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R1_PMS_X_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R1_PMS_W_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R1_PMS_R_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R2_PMS_X_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R2_PMS_W_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R2_PMS_R_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R0_PMS_X_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R0_PMS_W_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R0_PMS_R_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R1_PMS_X_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R1_PMS_W_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R1_PMS_R_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R2_PMS_X_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R2_PMS_W_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R2_PMS_R_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R0_PMS_X_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R0_PMS_W_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R0_PMS_R_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R1_PMS_X_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R1_PMS_W_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R1_PMS_R_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R2_PMS_X_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R2_PMS_W_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R2_PMS_R_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R0_PMS_X_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R0_PMS_W_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R0_PMS_R_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R1_PMS_X_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R1_PMS_W_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R1_PMS_R_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R2_PMS_X_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R2_PMS_W_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R2_PMS_R_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R0_PMS_X_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R0_PMS_W_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R0_PMS_R_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R1_PMS_X_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R1_PMS_W_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R1_PMS_R_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R2_PMS_X_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R2_PMS_W_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R2_PMS_R_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R0_PMS_X_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R0_PMS_W_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R0_PMS_R_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R1_PMS_X_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R1_PMS_W_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R1_PMS_R_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R2_PMS_X_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R2_PMS_W_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R2_PMS_R_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R0_PMS_X_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R0_PMS_W_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R0_PMS_R_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R1_PMS_X_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R1_PMS_W_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R1_PMS_R_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R2_PMS_X_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R2_PMS_W_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R2_PMS_R_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R0_PMS_X_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R0_PMS_W_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R0_PMS_R_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R1_PMS_X_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R1_PMS_W_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R1_PMS_R_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R2_PMS_X_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R2_PMS_W_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R2_PMS_R_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R0_PMS_X_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R0_PMS_W_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R0_PMS_R_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R1_PMS_X_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R1_PMS_W_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R1_PMS_R_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R2_PMS_X_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R2_PMS_W_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R2_PMS_R_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R0_PMS_X_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R0_PMS_W_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R0_PMS_R_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R1_PMS_X_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R1_PMS_W_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R1_PMS_R_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R2_PMS_X_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R2_PMS_W_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R2_PMS_R_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R0_PMS_X_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R0_PMS_W_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R0_PMS_R_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R1_PMS_X_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R1_PMS_W_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R1_PMS_R_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R2_PMS_X_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R2_PMS_W_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R2_PMS_R_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R0_PMS_X_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R0_PMS_W_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R0_PMS_R_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R1_PMS_X_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R1_PMS_W_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R1_PMS_R_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R2_PMS_X_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R2_PMS_W_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R2_PMS_R_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R0_PMS_X_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R0_PMS_W_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R0_PMS_R_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R1_PMS_X_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R1_PMS_W_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R1_PMS_R_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R2_PMS_X_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R2_PMS_W_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R2_PMS_R_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R0_PMS_X_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R0_PMS_W_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R0_PMS_R_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R1_PMS_X_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R1_PMS_W_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R1_PMS_R_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R2_PMS_X_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R2_PMS_W_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R2_PMS_R_R","esp32c6::hp_apm::func_ctrl::M0_PMS_FUNC_EN_R","esp32c6::hp_apm::func_ctrl::M1_PMS_FUNC_EN_R","esp32c6::hp_apm::func_ctrl::M2_PMS_FUNC_EN_R","esp32c6::hp_apm::func_ctrl::M3_PMS_FUNC_EN_R","esp32c6::hp_apm::int_en::M0_APM_INT_EN_R","esp32c6::hp_apm::int_en::M1_APM_INT_EN_R","esp32c6::hp_apm::int_en::M2_APM_INT_EN_R","esp32c6::hp_apm::int_en::M3_APM_INT_EN_R","esp32c6::hp_apm::clock_gate::CLK_EN_R","esp32c6::hp_sys::external_device_encrypt_decrypt_control::ENABLE_SPI_MANUAL_ENCRYPT_R","esp32c6::hp_sys::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_DB_ENCRYPT_R","esp32c6::hp_sys::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_G0CB_DECRYPT_R","esp32c6::hp_sys::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","esp32c6::hp_sys::sram_usage_conf::CACHE_USAGE_R","esp32c6::hp_sys::sram_usage_conf::MAC_DUMP_ALLOC_R","esp32c6::hp_sys::sec_dpa_conf::SEC_DPA_CFG_SEL_R","esp32c6::hp_sys::cpu_peri_timeout_conf::CPU_PERI_TIMEOUT_PROTECT_EN_R","esp32c6::hp_sys::hp_peri_timeout_conf::HP_PERI_TIMEOUT_PROTECT_EN_R","esp32c6::hp_sys::modem_peri_timeout_conf::MODEM_PERI_TIMEOUT_PROTECT_EN_R","esp32c6::hp_sys::sdio_ctrl::DIS_SDIO_PROB_R","esp32c6::hp_sys::sdio_ctrl::SDIO_WIN_ACCESS_EN_R","esp32c6::hp_sys::retention_conf::RETENTION_DISABLE_R","esp32c6::hp_sys::rom_table_lock::ROM_TABLE_LOCK_R","esp32c6::hp_sys::core_debug_runstall_conf::CORE_DEBUG_RUNSTALL_ENABLE_R","esp32c6::hp_sys::rnd_eco::REDCY_ENA_R","esp32c6::hp_sys::rnd_eco::REDCY_RESULT_R","esp32c6::hp_sys::clock_gate::CLK_EN_R","esp32c6::i2c0::ctr::SDA_FORCE_OUT_R","esp32c6::i2c0::ctr::SCL_FORCE_OUT_R","esp32c6::i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32c6::i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32c6::i2c0::ctr::MS_MODE_R","esp32c6::i2c0::ctr::TX_LSB_FIRST_R","esp32c6::i2c0::ctr::RX_LSB_FIRST_R","esp32c6::i2c0::ctr::CLK_EN_R","esp32c6::i2c0::ctr::ARBITRATION_EN_R","esp32c6::i2c0::ctr::SLV_TX_AUTO_START_EN_R","esp32c6::i2c0::ctr::ADDR_10BIT_RW_CHECK_EN_R","esp32c6::i2c0::ctr::ADDR_BROADCASTING_EN_R","esp32c6::i2c0::sr::RESP_REC_R","esp32c6::i2c0::sr::SLAVE_RW_R","esp32c6::i2c0::sr::ARB_LOST_R","esp32c6::i2c0::sr::BUS_BUSY_R","esp32c6::i2c0::sr::SLAVE_ADDRESSED_R","esp32c6::i2c0::to::TIME_OUT_EN_R","esp32c6::i2c0::slave_addr::ADDR_10BIT_EN_R","esp32c6::i2c0::fifo_conf::NONFIFO_EN_R","esp32c6::i2c0::fifo_conf::FIFO_ADDR_CFG_EN_R","esp32c6::i2c0::fifo_conf::RX_FIFO_RST_R","esp32c6::i2c0::fifo_conf::TX_FIFO_RST_R","esp32c6::i2c0::fifo_conf::FIFO_PRT_EN_R","esp32c6::i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32c6::i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32c6::i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c6::i2c0::int_raw::END_DETECT_INT_RAW_R","esp32c6::i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32c6::i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32c6::i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32c6::i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32c6::i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32c6::i2c0::int_raw::TRANS_START_INT_RAW_R","esp32c6::i2c0::int_raw::NACK_INT_RAW_R","esp32c6::i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32c6::i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32c6::i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32c6::i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32c6::i2c0::int_raw::DET_START_INT_RAW_R","esp32c6::i2c0::int_raw::SLAVE_STRETCH_INT_RAW_R","esp32c6::i2c0::int_raw::GENERAL_CALL_INT_RAW_R","esp32c6::i2c0::int_raw::SLAVE_ADDR_UNMATCH_INT_RAW_R","esp32c6::i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32c6::i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32c6::i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c6::i2c0::int_ena::END_DETECT_INT_ENA_R","esp32c6::i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32c6::i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32c6::i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32c6::i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32c6::i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32c6::i2c0::int_ena::TRANS_START_INT_ENA_R","esp32c6::i2c0::int_ena::NACK_INT_ENA_R","esp32c6::i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32c6::i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32c6::i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32c6::i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32c6::i2c0::int_ena::DET_START_INT_ENA_R","esp32c6::i2c0::int_ena::SLAVE_STRETCH_INT_ENA_R","esp32c6::i2c0::int_ena::GENERAL_CALL_INT_ENA_R","esp32c6::i2c0::int_ena::SLAVE_ADDR_UNMATCH_INT_ENA_R","esp32c6::i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32c6::i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32c6::i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32c6::i2c0::int_status::END_DETECT_INT_ST_R","esp32c6::i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32c6::i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32c6::i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32c6::i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32c6::i2c0::int_status::TIME_OUT_INT_ST_R","esp32c6::i2c0::int_status::TRANS_START_INT_ST_R","esp32c6::i2c0::int_status::NACK_INT_ST_R","esp32c6::i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32c6::i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32c6::i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32c6::i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32c6::i2c0::int_status::DET_START_INT_ST_R","esp32c6::i2c0::int_status::SLAVE_STRETCH_INT_ST_R","esp32c6::i2c0::int_status::GENERAL_CALL_INT_ST_R","esp32c6::i2c0::int_status::SLAVE_ADDR_UNMATCH_INT_ST_R","esp32c6::i2c0::filter_cfg::SCL_FILTER_EN_R","esp32c6::i2c0::filter_cfg::SDA_FILTER_EN_R","esp32c6::i2c0::clk_conf::SCLK_SEL_R","esp32c6::i2c0::clk_conf::SCLK_ACTIVE_R","esp32c6::i2c0::comd::COMMAND_DONE_R","esp32c6::i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32c6::i2c0::scl_sp_conf::SCL_PD_EN_R","esp32c6::i2c0::scl_sp_conf::SDA_PD_EN_R","esp32c6::i2c0::scl_stretch_conf::SLAVE_SCL_STRETCH_EN_R","esp32c6::i2c0::scl_stretch_conf::SLAVE_BYTE_ACK_CTL_EN_R","esp32c6::i2c0::scl_stretch_conf::SLAVE_BYTE_ACK_LVL_R","esp32c6::i2s0::int_raw::RX_DONE_INT_RAW_R","esp32c6::i2s0::int_raw::TX_DONE_INT_RAW_R","esp32c6::i2s0::int_raw::RX_HUNG_INT_RAW_R","esp32c6::i2s0::int_raw::TX_HUNG_INT_RAW_R","esp32c6::i2s0::int_st::RX_DONE_INT_ST_R","esp32c6::i2s0::int_st::TX_DONE_INT_ST_R","esp32c6::i2s0::int_st::RX_HUNG_INT_ST_R","esp32c6::i2s0::int_st::TX_HUNG_INT_ST_R","esp32c6::i2s0::int_ena::RX_DONE_INT_ENA_R","esp32c6::i2s0::int_ena::TX_DONE_INT_ENA_R","esp32c6::i2s0::int_ena::RX_HUNG_INT_ENA_R","esp32c6::i2s0::int_ena::TX_HUNG_INT_ENA_R","esp32c6::i2s0::rx_conf::RX_START_R","esp32c6::i2s0::rx_conf::RX_SLAVE_MOD_R","esp32c6::i2s0::rx_conf::RX_MONO_R","esp32c6::i2s0::rx_conf::RX_BIG_ENDIAN_R","esp32c6::i2s0::rx_conf::RX_UPDATE_R","esp32c6::i2s0::rx_conf::RX_MONO_FST_VLD_R","esp32c6::i2s0::rx_conf::RX_PCM_BYPASS_R","esp32c6::i2s0::rx_conf::RX_LEFT_ALIGN_R","esp32c6::i2s0::rx_conf::RX_24_FILL_EN_R","esp32c6::i2s0::rx_conf::RX_WS_IDLE_POL_R","esp32c6::i2s0::rx_conf::RX_BIT_ORDER_R","esp32c6::i2s0::rx_conf::RX_TDM_EN_R","esp32c6::i2s0::rx_conf::RX_PDM_EN_R","esp32c6::i2s0::tx_conf::TX_START_R","esp32c6::i2s0::tx_conf::TX_SLAVE_MOD_R","esp32c6::i2s0::tx_conf::TX_MONO_R","esp32c6::i2s0::tx_conf::TX_CHAN_EQUAL_R","esp32c6::i2s0::tx_conf::TX_BIG_ENDIAN_R","esp32c6::i2s0::tx_conf::TX_UPDATE_R","esp32c6::i2s0::tx_conf::TX_MONO_FST_VLD_R","esp32c6::i2s0::tx_conf::TX_PCM_BYPASS_R","esp32c6::i2s0::tx_conf::TX_STOP_EN_R","esp32c6::i2s0::tx_conf::TX_LEFT_ALIGN_R","esp32c6::i2s0::tx_conf::TX_24_FILL_EN_R","esp32c6::i2s0::tx_conf::TX_WS_IDLE_POL_R","esp32c6::i2s0::tx_conf::TX_BIT_ORDER_R","esp32c6::i2s0::tx_conf::TX_TDM_EN_R","esp32c6::i2s0::tx_conf::TX_PDM_EN_R","esp32c6::i2s0::tx_conf::SIG_LOOPBACK_R","esp32c6::i2s0::rx_conf1::RX_MSB_SHIFT_R","esp32c6::i2s0::tx_conf1::TX_MSB_SHIFT_R","esp32c6::i2s0::tx_conf1::TX_BCK_NO_DLY_R","esp32c6::i2s0::rx_clkm_conf::RX_CLK_ACTIVE_R","esp32c6::i2s0::rx_clkm_conf::MCLK_SEL_R","esp32c6::i2s0::tx_clkm_conf::TX_CLK_ACTIVE_R","esp32c6::i2s0::tx_clkm_conf::CLK_EN_R","esp32c6::i2s0::rx_clkm_div_conf::RX_CLKM_DIV_YN1_R","esp32c6::i2s0::tx_clkm_div_conf::TX_CLKM_DIV_YN1_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_HP_BYPASS_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_DITHER2_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_DITHER_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_DAC_2OUT_EN_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_DAC_MODE_EN_R","esp32c6::i2s0::tx_pcm2pdm_conf::PCM2PDM_CONV_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN0_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN1_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN2_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN3_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN4_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN5_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN6_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN7_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN8_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN9_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN10_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN11_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN12_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN13_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN14_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN15_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN0_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN1_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN2_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN3_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN4_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN5_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN6_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN7_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN8_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN9_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN10_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN11_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN12_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN13_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN14_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN15_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_SKIP_MSK_EN_R","esp32c6::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_ENA_R","esp32c6::i2s0::state::TX_IDLE_R","esp32c6::interrupt_core0::clock_gate::REG_CLK_EN_R","esp32c6::intpri::cpu_intr_from_cpu_0::CPU_INTR_FROM_CPU_0_R","esp32c6::intpri::cpu_intr_from_cpu_1::CPU_INTR_FROM_CPU_1_R","esp32c6::intpri::cpu_intr_from_cpu_2::CPU_INTR_FROM_CPU_2_R","esp32c6::intpri::cpu_intr_from_cpu_3::CPU_INTR_FROM_CPU_3_R","esp32c6::intpri::clock_gate::CLK_EN_R","esp32c6::intpri::rnd_eco::REDCY_ENA_R","esp32c6::intpri::rnd_eco::REDCY_RESULT_R","esp32c6::io_mux::gpio::MCU_OE_R","esp32c6::io_mux::gpio::SLP_SEL_R","esp32c6::io_mux::gpio::MCU_WPD_R","esp32c6::io_mux::gpio::MCU_WPU_R","esp32c6::io_mux::gpio::MCU_IE_R","esp32c6::io_mux::gpio::FUN_WPD_R","esp32c6::io_mux::gpio::FUN_WPU_R","esp32c6::io_mux::gpio::FUN_IE_R","esp32c6::io_mux::gpio::FILTER_EN_R","esp32c6::ledc::ch_conf0::SIG_OUT_EN_R","esp32c6::ledc::ch_conf0::IDLE_LV_R","esp32c6::ledc::ch_conf0::OVF_CNT_EN_R","esp32c6::ledc::ch_conf1::DUTY_START_R","esp32c6::ledc::timer_conf::PAUSE_R","esp32c6::ledc::timer_conf::RST_R","esp32c6::ledc::timer_conf::TICK_SEL_R","esp32c6::ledc::int_raw::TIMER0_OVF_INT_RAW_R","esp32c6::ledc::int_raw::TIMER1_OVF_INT_RAW_R","esp32c6::ledc::int_raw::TIMER2_OVF_INT_RAW_R","esp32c6::ledc::int_raw::TIMER3_OVF_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH0_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH1_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH2_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH3_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH4_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH5_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH0_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH1_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH2_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH3_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH4_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH5_INT_RAW_R","esp32c6::ledc::int_st::TIMER0_OVF_INT_ST_R","esp32c6::ledc::int_st::TIMER1_OVF_INT_ST_R","esp32c6::ledc::int_st::TIMER2_OVF_INT_ST_R","esp32c6::ledc::int_st::TIMER3_OVF_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH0_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH1_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH2_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH3_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH4_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH5_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH0_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH1_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH2_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH3_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH4_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH5_INT_ST_R","esp32c6::ledc::int_ena::TIMER0_OVF_INT_ENA_R","esp32c6::ledc::int_ena::TIMER1_OVF_INT_ENA_R","esp32c6::ledc::int_ena::TIMER2_OVF_INT_ENA_R","esp32c6::ledc::int_ena::TIMER3_OVF_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH0_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH1_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH2_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH3_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH4_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH5_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH0_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH1_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH2_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH3_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH4_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH5_INT_ENA_R","esp32c6::ledc::ch_gamma_wr::CH_GAMMA_DUTY_INC_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH0_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH1_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH2_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH3_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH4_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH5_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH0_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH1_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH2_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH3_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH4_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH5_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME_OVF_TIMER0_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME_OVF_TIMER1_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME_OVF_TIMER2_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME_OVF_TIMER3_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME0_CMP_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME1_CMP_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME2_CMP_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME3_CMP_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH0_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH1_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH2_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH3_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH4_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH5_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER0_RES_UPDATE_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER1_RES_UPDATE_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER2_RES_UPDATE_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER3_RES_UPDATE_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER0_CAP_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER1_CAP_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER2_CAP_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER3_CAP_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH0_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH1_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH2_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH3_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH4_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH5_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH0_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH1_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH2_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH3_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH4_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH5_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER0_RST_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER1_RST_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER2_RST_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER3_RST_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER0_PAUSE_RESUME_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER1_PAUSE_RESUME_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER2_PAUSE_RESUME_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER3_PAUSE_RESUME_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH0_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH1_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH2_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH3_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH4_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH5_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH0_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH1_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH2_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH3_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH4_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH5_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH0_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH1_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH2_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH3_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH4_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH5_EN_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH0_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH1_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH2_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH3_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH4_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH5_R","esp32c6::ledc::conf::CLK_EN_R","esp32c6::lp_peri::clk_en::LP_TOUCH_CK_EN_R","esp32c6::lp_peri::clk_en::RNG_CK_EN_R","esp32c6::lp_peri::clk_en::OTP_DBG_CK_EN_R","esp32c6::lp_peri::clk_en::LP_UART_CK_EN_R","esp32c6::lp_peri::clk_en::LP_IO_CK_EN_R","esp32c6::lp_peri::clk_en::LP_EXT_I2C_CK_EN_R","esp32c6::lp_peri::clk_en::LP_ANA_I2C_CK_EN_R","esp32c6::lp_peri::clk_en::EFUSE_CK_EN_R","esp32c6::lp_peri::clk_en::LP_CPU_CK_EN_R","esp32c6::lp_peri::reset_en::LP_TOUCH_RESET_EN_R","esp32c6::lp_peri::reset_en::OTP_DBG_RESET_EN_R","esp32c6::lp_peri::reset_en::LP_UART_RESET_EN_R","esp32c6::lp_peri::reset_en::LP_IO_RESET_EN_R","esp32c6::lp_peri::reset_en::LP_EXT_I2C_RESET_EN_R","esp32c6::lp_peri::reset_en::LP_ANA_I2C_RESET_EN_R","esp32c6::lp_peri::reset_en::EFUSE_RESET_EN_R","esp32c6::lp_peri::cpu::LPCORE_DBGM_UNAVALIABLE_R","esp32c6::lp_peri::bus_timeout::LP_PERI_TIMEOUT_PROTECT_EN_R","esp32c6::lp_peri::mem_ctrl::UART_WAKEUP_FLAG_R","esp32c6::lp_peri::mem_ctrl::UART_WAKEUP_EN_R","esp32c6::lp_peri::mem_ctrl::UART_MEM_FORCE_PD_R","esp32c6::lp_peri::mem_ctrl::UART_MEM_FORCE_PU_R","esp32c6::lp_peri::date::CLK_EN_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_CLOSE_FLASH_ENA_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_PD_RF_ENA_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_CNT_CLR_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_INTR_ENA_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_RESET_SEL_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_RESET_ENA_R","esp32c6::lp_ana::bod_mode1_cntl::BOD_MODE1_RESET_ENA_R","esp32c6::lp_ana::ck_glitch_cntl::CK_GLITCH_RESET_ENA_R","esp32c6::lp_ana::int_raw::BOD_MODE0_INT_RAW_R","esp32c6::lp_ana::int_st::BOD_MODE0_INT_ST_R","esp32c6::lp_ana::int_ena::BOD_MODE0_INT_ENA_R","esp32c6::lp_ana::lp_int_raw::BOD_MODE0_LP_INT_RAW_R","esp32c6::lp_ana::lp_int_st::BOD_MODE0_LP_INT_ST_R","esp32c6::lp_ana::lp_int_ena::BOD_MODE0_LP_INT_ENA_R","esp32c6::lp_ana::date::CLK_EN_R","esp32c6::lp_aon::sys_cfg::FORCE_DOWNLOAD_BOOT_R","esp32c6::lp_aon::cpucore0_cfg::CPU_CORE0_OCD_HALT_ON_RESET_R","esp32c6::lp_aon::cpucore0_cfg::CPU_CORE0_STAT_VECTOR_SEL_R","esp32c6::lp_aon::cpucore0_cfg::CPU_CORE0_DRESET_MASK_R","esp32c6::lp_aon::io_mux::RESET_DISABLE_R","esp32c6::lp_aon::ext_wakeup_cntl::EXT_WAKEUP_FILTER_R","esp32c6::lp_aon::usb::RESET_DISABLE_R","esp32c6::lp_aon::lpbus::FAST_MEM_MUX_FSM_IDLE_R","esp32c6::lp_aon::lpbus::FAST_MEM_MUX_SEL_STATUS_R","esp32c6::lp_aon::lpbus::FAST_MEM_MUX_SEL_R","esp32c6::lp_aon::lpcore::ETM_WAKEUP_FLAG_R","esp32c6::lp_aon::lpcore::DISABLE_R","esp32c6::lp_aon::date::CLK_EN_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R0_PMS_X_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R0_PMS_W_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R0_PMS_R_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R1_PMS_X_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R1_PMS_W_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R1_PMS_R_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R2_PMS_X_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R2_PMS_W_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R2_PMS_R_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R0_PMS_X_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R0_PMS_W_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R0_PMS_R_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R1_PMS_X_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R1_PMS_W_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R1_PMS_R_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R2_PMS_X_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R2_PMS_W_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R2_PMS_R_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R0_PMS_X_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R0_PMS_W_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R0_PMS_R_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R1_PMS_X_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R1_PMS_W_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R1_PMS_R_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R2_PMS_X_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R2_PMS_W_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R2_PMS_R_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R0_PMS_X_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R0_PMS_W_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R0_PMS_R_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R1_PMS_X_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R1_PMS_W_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R1_PMS_R_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R2_PMS_X_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R2_PMS_W_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R2_PMS_R_R","esp32c6::lp_apm::func_ctrl::M0_PMS_FUNC_EN_R","esp32c6::lp_apm::func_ctrl::M1_PMS_FUNC_EN_R","esp32c6::lp_apm::int_en::M0_APM_INT_EN_R","esp32c6::lp_apm::int_en::M1_APM_INT_EN_R","esp32c6::lp_apm::clock_gate::CLK_EN_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R0_PMS_X_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R0_PMS_W_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R0_PMS_R_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R1_PMS_X_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R1_PMS_W_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R1_PMS_R_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R2_PMS_X_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R2_PMS_W_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R2_PMS_R_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R0_PMS_X_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R0_PMS_W_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R0_PMS_R_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R1_PMS_X_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R1_PMS_W_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R1_PMS_R_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R2_PMS_X_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R2_PMS_W_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R2_PMS_R_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R0_PMS_X_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R0_PMS_W_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R0_PMS_R_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R1_PMS_X_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R1_PMS_W_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R1_PMS_R_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R2_PMS_X_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R2_PMS_W_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R2_PMS_R_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R0_PMS_X_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R0_PMS_W_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R0_PMS_R_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R1_PMS_X_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R1_PMS_W_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R1_PMS_R_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R2_PMS_X_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R2_PMS_W_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R2_PMS_R_R","esp32c6::lp_apm0::func_ctrl::M0_PMS_FUNC_EN_R","esp32c6::lp_apm0::int_en::M0_APM_INT_EN_R","esp32c6::lp_apm0::clock_gate::CLK_EN_R","esp32c6::lp_clkrst::lp_clk_conf::FAST_CLK_SEL_R","esp32c6::lp_clkrst::lp_clk_po_en::AON_SLOW_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::AON_FAST_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::SOSC_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::FOSC_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::OSC32K_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::XTAL32K_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::CORE_EFUSE_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::SLOW_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::FAST_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::RNG_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::LPBUS_OEN_R","esp32c6::lp_clkrst::lp_clk_en::FAST_ORI_GATE_R","esp32c6::lp_clkrst::lp_rst_en::AON_EFUSE_CORE_RESET_EN_R","esp32c6::lp_clkrst::lp_rst_en::LP_TIMER_RESET_EN_R","esp32c6::lp_clkrst::lp_rst_en::WDT_RESET_EN_R","esp32c6::lp_clkrst::lp_rst_en::ANA_PERI_RESET_EN_R","esp32c6::lp_clkrst::reset_cause::CORE0_RESET_FLAG_R","esp32c6::lp_clkrst::cpu_reset::RTC_WDT_CPU_RESET_EN_R","esp32c6::lp_clkrst::cpu_reset::CPU_STALL_EN_R","esp32c6::lp_clkrst::clk_to_hp::ICG_HP_XTAL32K_R","esp32c6::lp_clkrst::clk_to_hp::ICG_HP_SOSC_R","esp32c6::lp_clkrst::clk_to_hp::ICG_HP_OSC32K_R","esp32c6::lp_clkrst::clk_to_hp::ICG_HP_FOSC_R","esp32c6::lp_clkrst::lpmem_force::LPMEM_CLK_FORCE_ON_R","esp32c6::lp_clkrst::lpperi::LP_I2C_CLK_SEL_R","esp32c6::lp_clkrst::lpperi::LP_UART_CLK_SEL_R","esp32c6::lp_clkrst::xtal32k::DBUF_XTAL32K_R","esp32c6::lp_clkrst::date::CLK_EN_R","esp32c6::lp_i2c0::ctr::SDA_FORCE_OUT_R","esp32c6::lp_i2c0::ctr::SCL_FORCE_OUT_R","esp32c6::lp_i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32c6::lp_i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32c6::lp_i2c0::ctr::TX_LSB_FIRST_R","esp32c6::lp_i2c0::ctr::RX_LSB_FIRST_R","esp32c6::lp_i2c0::ctr::CLK_EN_R","esp32c6::lp_i2c0::ctr::ARBITRATION_EN_R","esp32c6::lp_i2c0::sr::RESP_REC_R","esp32c6::lp_i2c0::sr::ARB_LOST_R","esp32c6::lp_i2c0::sr::BUS_BUSY_R","esp32c6::lp_i2c0::to::TIME_OUT_EN_R","esp32c6::lp_i2c0::fifo_conf::NONFIFO_EN_R","esp32c6::lp_i2c0::fifo_conf::RX_FIFO_RST_R","esp32c6::lp_i2c0::fifo_conf::TX_FIFO_RST_R","esp32c6::lp_i2c0::fifo_conf::FIFO_PRT_EN_R","esp32c6::lp_i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32c6::lp_i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c6::lp_i2c0::int_raw::END_DETECT_INT_RAW_R","esp32c6::lp_i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32c6::lp_i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32c6::lp_i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TRANS_START_INT_RAW_R","esp32c6::lp_i2c0::int_raw::NACK_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32c6::lp_i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32c6::lp_i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32c6::lp_i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32c6::lp_i2c0::int_raw::DET_START_INT_RAW_R","esp32c6::lp_i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32c6::lp_i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c6::lp_i2c0::int_ena::END_DETECT_INT_ENA_R","esp32c6::lp_i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32c6::lp_i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32c6::lp_i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TRANS_START_INT_ENA_R","esp32c6::lp_i2c0::int_ena::NACK_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32c6::lp_i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32c6::lp_i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32c6::lp_i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32c6::lp_i2c0::int_ena::DET_START_INT_ENA_R","esp32c6::lp_i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32c6::lp_i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32c6::lp_i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32c6::lp_i2c0::int_status::END_DETECT_INT_ST_R","esp32c6::lp_i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32c6::lp_i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32c6::lp_i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32c6::lp_i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32c6::lp_i2c0::int_status::TIME_OUT_INT_ST_R","esp32c6::lp_i2c0::int_status::TRANS_START_INT_ST_R","esp32c6::lp_i2c0::int_status::NACK_INT_ST_R","esp32c6::lp_i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32c6::lp_i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32c6::lp_i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32c6::lp_i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32c6::lp_i2c0::int_status::DET_START_INT_ST_R","esp32c6::lp_i2c0::filter_cfg::SCL_FILTER_EN_R","esp32c6::lp_i2c0::filter_cfg::SDA_FILTER_EN_R","esp32c6::lp_i2c0::clk_conf::SCLK_SEL_R","esp32c6::lp_i2c0::clk_conf::SCLK_ACTIVE_R","esp32c6::lp_i2c0::comd0::COMMAND0_DONE_R","esp32c6::lp_i2c0::comd1::COMMAND1_DONE_R","esp32c6::lp_i2c0::comd2::COMMAND2_DONE_R","esp32c6::lp_i2c0::comd3::COMMAND3_DONE_R","esp32c6::lp_i2c0::comd4::COMMAND4_DONE_R","esp32c6::lp_i2c0::comd5::COMMAND5_DONE_R","esp32c6::lp_i2c0::comd6::COMMAND6_DONE_R","esp32c6::lp_i2c0::comd7::COMMAND7_DONE_R","esp32c6::lp_i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32c6::lp_i2c0::scl_sp_conf::SCL_PD_EN_R","esp32c6::lp_i2c0::scl_sp_conf::SDA_PD_EN_R","esp32c6::lp_i2c_ana_mst::i2c0_ctrl::LP_I2C_ANA_MAST_I2C0_BUSY_R","esp32c6::lp_i2c_ana_mst::i2c0_data::LP_I2C_ANA_MAST_I2C_MST_SEL_R","esp32c6::lp_i2c_ana_mst::date::LP_I2C_ANA_MAST_I2C_MAT_CLK_EN_R","esp32c6::lp_io::pin0::PAD_DRIVER_R","esp32c6::lp_io::pin0::WAKEUP_ENABLE_R","esp32c6::lp_io::pin0::FILTER_EN_R","esp32c6::lp_io::pin1::PAD_DRIVER_R","esp32c6::lp_io::pin1::WAKEUP_ENABLE_R","esp32c6::lp_io::pin1::FILTER_EN_R","esp32c6::lp_io::pin2::PAD_DRIVER_R","esp32c6::lp_io::pin2::WAKEUP_ENABLE_R","esp32c6::lp_io::pin2::FILTER_EN_R","esp32c6::lp_io::pin3::PAD_DRIVER_R","esp32c6::lp_io::pin3::WAKEUP_ENABLE_R","esp32c6::lp_io::pin3::FILTER_EN_R","esp32c6::lp_io::pin4::PAD_DRIVER_R","esp32c6::lp_io::pin4::WAKEUP_ENABLE_R","esp32c6::lp_io::pin4::FILTER_EN_R","esp32c6::lp_io::pin5::PAD_DRIVER_R","esp32c6::lp_io::pin5::WAKEUP_ENABLE_R","esp32c6::lp_io::pin5::FILTER_EN_R","esp32c6::lp_io::pin6::PAD_DRIVER_R","esp32c6::lp_io::pin6::WAKEUP_ENABLE_R","esp32c6::lp_io::pin6::FILTER_EN_R","esp32c6::lp_io::pin7::PAD_DRIVER_R","esp32c6::lp_io::pin7::WAKEUP_ENABLE_R","esp32c6::lp_io::pin7::FILTER_EN_R","esp32c6::lp_io::gpio0::MCU_OE_R","esp32c6::lp_io::gpio0::SLP_SEL_R","esp32c6::lp_io::gpio0::MCU_WPD_R","esp32c6::lp_io::gpio0::MCU_WPU_R","esp32c6::lp_io::gpio0::MCU_IE_R","esp32c6::lp_io::gpio0::FUN_WPD_R","esp32c6::lp_io::gpio0::FUN_WPU_R","esp32c6::lp_io::gpio0::FUN_IE_R","esp32c6::lp_io::gpio1::MCU_OE_R","esp32c6::lp_io::gpio1::SLP_SEL_R","esp32c6::lp_io::gpio1::MCU_WPD_R","esp32c6::lp_io::gpio1::MCU_WPU_R","esp32c6::lp_io::gpio1::MCU_IE_R","esp32c6::lp_io::gpio1::FUN_WPD_R","esp32c6::lp_io::gpio1::FUN_WPU_R","esp32c6::lp_io::gpio1::FUN_IE_R","esp32c6::lp_io::gpio2::MCU_OE_R","esp32c6::lp_io::gpio2::SLP_SEL_R","esp32c6::lp_io::gpio2::MCU_WPD_R","esp32c6::lp_io::gpio2::MCU_WPU_R","esp32c6::lp_io::gpio2::MCU_IE_R","esp32c6::lp_io::gpio2::FUN_WPD_R","esp32c6::lp_io::gpio2::FUN_WPU_R","esp32c6::lp_io::gpio2::FUN_IE_R","esp32c6::lp_io::gpio3::MCU_OE_R","esp32c6::lp_io::gpio3::SLP_SEL_R","esp32c6::lp_io::gpio3::MCU_WPD_R","esp32c6::lp_io::gpio3::MCU_WPU_R","esp32c6::lp_io::gpio3::MCU_IE_R","esp32c6::lp_io::gpio3::FUN_WPD_R","esp32c6::lp_io::gpio3::FUN_WPU_R","esp32c6::lp_io::gpio3::FUN_IE_R","esp32c6::lp_io::gpio4::MCU_OE_R","esp32c6::lp_io::gpio4::SLP_SEL_R","esp32c6::lp_io::gpio4::MCU_WPD_R","esp32c6::lp_io::gpio4::MCU_WPU_R","esp32c6::lp_io::gpio4::MCU_IE_R","esp32c6::lp_io::gpio4::FUN_WPD_R","esp32c6::lp_io::gpio4::FUN_WPU_R","esp32c6::lp_io::gpio4::FUN_IE_R","esp32c6::lp_io::gpio5::MCU_OE_R","esp32c6::lp_io::gpio5::SLP_SEL_R","esp32c6::lp_io::gpio5::MCU_WPD_R","esp32c6::lp_io::gpio5::MCU_WPU_R","esp32c6::lp_io::gpio5::MCU_IE_R","esp32c6::lp_io::gpio5::FUN_WPD_R","esp32c6::lp_io::gpio5::FUN_WPU_R","esp32c6::lp_io::gpio5::FUN_IE_R","esp32c6::lp_io::gpio6::MCU_OE_R","esp32c6::lp_io::gpio6::SLP_SEL_R","esp32c6::lp_io::gpio6::MCU_WPD_R","esp32c6::lp_io::gpio6::MCU_WPU_R","esp32c6::lp_io::gpio6::MCU_IE_R","esp32c6::lp_io::gpio6::FUN_WPD_R","esp32c6::lp_io::gpio6::FUN_WPU_R","esp32c6::lp_io::gpio6::FUN_IE_R","esp32c6::lp_io::gpio7::MCU_OE_R","esp32c6::lp_io::gpio7::SLP_SEL_R","esp32c6::lp_io::gpio7::MCU_WPD_R","esp32c6::lp_io::gpio7::MCU_WPU_R","esp32c6::lp_io::gpio7::MCU_IE_R","esp32c6::lp_io::gpio7::FUN_WPD_R","esp32c6::lp_io::gpio7::FUN_WPU_R","esp32c6::lp_io::gpio7::FUN_IE_R","esp32c6::lp_io::lpi2c::LP_I2C_SDA_IE_R","esp32c6::lp_io::lpi2c::LP_I2C_SCL_IE_R","esp32c6::lp_io::date::CLK_EN_R","esp32c6::lp_tee::clock_gate::CLK_EN_R","esp32c6::lp_tee::force_acc_hp::LP_AON_FORCE_ACC_HPMEM_EN_R","esp32c6::lp_timer::update::MAIN_TIMER_XTAL_OFF_R","esp32c6::lp_timer::update::MAIN_TIMER_SYS_STALL_R","esp32c6::lp_timer::update::MAIN_TIMER_SYS_RST_R","esp32c6::lp_timer::int_raw::OVERFLOW_RAW_R","esp32c6::lp_timer::int_raw::SOC_WAKEUP_INT_RAW_R","esp32c6::lp_timer::int_st::OVERFLOW_ST_R","esp32c6::lp_timer::int_st::SOC_WAKEUP_INT_ST_R","esp32c6::lp_timer::int_ena::OVERFLOW_ENA_R","esp32c6::lp_timer::int_ena::SOC_WAKEUP_INT_ENA_R","esp32c6::lp_timer::lp_int_raw::MAIN_TIMER_OVERFLOW_LP_INT_RAW_R","esp32c6::lp_timer::lp_int_raw::MAIN_TIMER_LP_INT_RAW_R","esp32c6::lp_timer::lp_int_st::MAIN_TIMER_OVERFLOW_LP_INT_ST_R","esp32c6::lp_timer::lp_int_st::MAIN_TIMER_LP_INT_ST_R","esp32c6::lp_timer::lp_int_ena::MAIN_TIMER_OVERFLOW_LP_INT_ENA_R","esp32c6::lp_timer::lp_int_ena::MAIN_TIMER_LP_INT_ENA_R","esp32c6::lp_timer::date::CLK_EN_R","esp32c6::lp_uart::int_raw::RXFIFO_FULL_INT_RAW_R","esp32c6::lp_uart::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32c6::lp_uart::int_raw::PARITY_ERR_INT_RAW_R","esp32c6::lp_uart::int_raw::FRM_ERR_INT_RAW_R","esp32c6::lp_uart::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c6::lp_uart::int_raw::DSR_CHG_INT_RAW_R","esp32c6::lp_uart::int_raw::CTS_CHG_INT_RAW_R","esp32c6::lp_uart::int_raw::BRK_DET_INT_RAW_R","esp32c6::lp_uart::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32c6::lp_uart::int_raw::SW_XON_INT_RAW_R","esp32c6::lp_uart::int_raw::SW_XOFF_INT_RAW_R","esp32c6::lp_uart::int_raw::GLITCH_DET_INT_RAW_R","esp32c6::lp_uart::int_raw::TX_BRK_DONE_INT_RAW_R","esp32c6::lp_uart::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32c6::lp_uart::int_raw::TX_DONE_INT_RAW_R","esp32c6::lp_uart::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32c6::lp_uart::int_raw::WAKEUP_INT_RAW_R","esp32c6::lp_uart::int_st::RXFIFO_FULL_INT_ST_R","esp32c6::lp_uart::int_st::TXFIFO_EMPTY_INT_ST_R","esp32c6::lp_uart::int_st::PARITY_ERR_INT_ST_R","esp32c6::lp_uart::int_st::FRM_ERR_INT_ST_R","esp32c6::lp_uart::int_st::RXFIFO_OVF_INT_ST_R","esp32c6::lp_uart::int_st::DSR_CHG_INT_ST_R","esp32c6::lp_uart::int_st::CTS_CHG_INT_ST_R","esp32c6::lp_uart::int_st::BRK_DET_INT_ST_R","esp32c6::lp_uart::int_st::RXFIFO_TOUT_INT_ST_R","esp32c6::lp_uart::int_st::SW_XON_INT_ST_R","esp32c6::lp_uart::int_st::SW_XOFF_INT_ST_R","esp32c6::lp_uart::int_st::GLITCH_DET_INT_ST_R","esp32c6::lp_uart::int_st::TX_BRK_DONE_INT_ST_R","esp32c6::lp_uart::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32c6::lp_uart::int_st::TX_DONE_INT_ST_R","esp32c6::lp_uart::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32c6::lp_uart::int_st::WAKEUP_INT_ST_R","esp32c6::lp_uart::int_ena::RXFIFO_FULL_INT_ENA_R","esp32c6::lp_uart::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32c6::lp_uart::int_ena::PARITY_ERR_INT_ENA_R","esp32c6::lp_uart::int_ena::FRM_ERR_INT_ENA_R","esp32c6::lp_uart::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c6::lp_uart::int_ena::DSR_CHG_INT_ENA_R","esp32c6::lp_uart::int_ena::CTS_CHG_INT_ENA_R","esp32c6::lp_uart::int_ena::BRK_DET_INT_ENA_R","esp32c6::lp_uart::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32c6::lp_uart::int_ena::SW_XON_INT_ENA_R","esp32c6::lp_uart::int_ena::SW_XOFF_INT_ENA_R","esp32c6::lp_uart::int_ena::GLITCH_DET_INT_ENA_R","esp32c6::lp_uart::int_ena::TX_BRK_DONE_INT_ENA_R","esp32c6::lp_uart::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32c6::lp_uart::int_ena::TX_DONE_INT_ENA_R","esp32c6::lp_uart::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32c6::lp_uart::int_ena::WAKEUP_INT_ENA_R","esp32c6::lp_uart::rx_filt::GLITCH_FILT_EN_R","esp32c6::lp_uart::status::DSRN_R","esp32c6::lp_uart::status::CTSN_R","esp32c6::lp_uart::status::RXD_R","esp32c6::lp_uart::status::DTRN_R","esp32c6::lp_uart::status::RTSN_R","esp32c6::lp_uart::status::TXD_R","esp32c6::lp_uart::conf0::PARITY_R","esp32c6::lp_uart::conf0::PARITY_EN_R","esp32c6::lp_uart::conf0::TXD_BRK_R","esp32c6::lp_uart::conf0::LOOPBACK_R","esp32c6::lp_uart::conf0::TX_FLOW_EN_R","esp32c6::lp_uart::conf0::RXD_INV_R","esp32c6::lp_uart::conf0::TXD_INV_R","esp32c6::lp_uart::conf0::DIS_RX_DAT_OVF_R","esp32c6::lp_uart::conf0::ERR_WR_MASK_R","esp32c6::lp_uart::conf0::MEM_CLK_EN_R","esp32c6::lp_uart::conf0::SW_RTS_R","esp32c6::lp_uart::conf0::RXFIFO_RST_R","esp32c6::lp_uart::conf0::TXFIFO_RST_R","esp32c6::lp_uart::conf1::CTS_INV_R","esp32c6::lp_uart::conf1::DSR_INV_R","esp32c6::lp_uart::conf1::RTS_INV_R","esp32c6::lp_uart::conf1::DTR_INV_R","esp32c6::lp_uart::conf1::SW_DTR_R","esp32c6::lp_uart::conf1::CLK_EN_R","esp32c6::lp_uart::hwfc_conf::RX_FLOW_EN_R","esp32c6::lp_uart::swfc_conf0::XON_XOFF_STILL_SEND_R","esp32c6::lp_uart::swfc_conf0::SW_FLOW_CON_EN_R","esp32c6::lp_uart::swfc_conf0::XONOFF_DEL_R","esp32c6::lp_uart::swfc_conf0::FORCE_XON_R","esp32c6::lp_uart::swfc_conf0::FORCE_XOFF_R","esp32c6::lp_uart::swfc_conf0::SEND_XON_R","esp32c6::lp_uart::swfc_conf0::SEND_XOFF_R","esp32c6::lp_uart::rs485_conf::DL0_EN_R","esp32c6::lp_uart::rs485_conf::DL1_EN_R","esp32c6::lp_uart::mem_conf::MEM_FORCE_PD_R","esp32c6::lp_uart::mem_conf::MEM_FORCE_PU_R","esp32c6::lp_uart::tout_conf::RX_TOUT_EN_R","esp32c6::lp_uart::tout_conf::RX_TOUT_FLOW_DIS_R","esp32c6::lp_uart::clk_conf::SCLK_EN_R","esp32c6::lp_uart::clk_conf::RST_CORE_R","esp32c6::lp_uart::clk_conf::TX_SCLK_EN_R","esp32c6::lp_uart::clk_conf::RX_SCLK_EN_R","esp32c6::lp_uart::clk_conf::TX_RST_CORE_R","esp32c6::lp_uart::clk_conf::RX_RST_CORE_R","esp32c6::lp_uart::afifo_status::TX_AFIFO_FULL_R","esp32c6::lp_uart::afifo_status::TX_AFIFO_EMPTY_R","esp32c6::lp_uart::afifo_status::RX_AFIFO_FULL_R","esp32c6::lp_uart::afifo_status::RX_AFIFO_EMPTY_R","esp32c6::lp_uart::reg_update::REG_UPDATE_R","esp32c6::lp_wdt::wdtconfig0::WDT_CHIP_RESET_EN_R","esp32c6::lp_wdt::wdtconfig0::WDT_PAUSE_IN_SLP_R","esp32c6::lp_wdt::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32c6::lp_wdt::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32c6::lp_wdt::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32c6::lp_wdt::wdtconfig0::WDT_EN_R","esp32c6::lp_wdt::swd_conf::SWD_RESET_FLAG_R","esp32c6::lp_wdt::swd_conf::SWD_AUTO_FEED_EN_R","esp32c6::lp_wdt::swd_conf::SWD_DISABLE_R","esp32c6::lp_wdt::int_raw::SUPER_WDT_INT_RAW_R","esp32c6::lp_wdt::int_raw::LP_WDT_INT_RAW_R","esp32c6::lp_wdt::int_st_rtc::SUPER_WDT_INT_ST_R","esp32c6::lp_wdt::int_st_rtc::WDT_INT_ST_R","esp32c6::lp_wdt::int_ena_rtc::SUPER_WDT_INT_ENA_R","esp32c6::lp_wdt::int_ena_rtc::WDT_INT_ENA_R","esp32c6::lp_wdt::date::CLK_EN_R","esp32c6::mcpwm0::timer0_sync::TIMER0_SYNCI_EN_R","esp32c6::mcpwm0::timer0_sync::SW_R","esp32c6::mcpwm0::timer0_sync::TIMER0_PHASE_DIRECTION_R","esp32c6::mcpwm0::timer0_status::TIMER0_DIRECTION_R","esp32c6::mcpwm0::timer1_sync::TIMER1_SYNCI_EN_R","esp32c6::mcpwm0::timer1_sync::SW_R","esp32c6::mcpwm0::timer1_sync::TIMER1_PHASE_DIRECTION_R","esp32c6::mcpwm0::timer1_status::TIMER1_DIRECTION_R","esp32c6::mcpwm0::timer2_sync::TIMER2_SYNCI_EN_R","esp32c6::mcpwm0::timer2_sync::SW_R","esp32c6::mcpwm0::timer2_sync::TIMER2_PHASE_DIRECTION_R","esp32c6::mcpwm0::timer2_status::TIMER2_DIRECTION_R","esp32c6::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI0_INVERT_R","esp32c6::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI1_INVERT_R","esp32c6::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI2_INVERT_R","esp32c6::mcpwm0::gen0_stmp_cfg::CMPR0_A_SHDW_FULL_R","esp32c6::mcpwm0::gen0_stmp_cfg::CMPR0_B_SHDW_FULL_R","esp32c6::mcpwm0::gen0_force::GEN0_A_NCIFORCE_R","esp32c6::mcpwm0::gen0_force::GEN0_B_NCIFORCE_R","esp32c6::mcpwm0::dt0_cfg::DB0_DEB_MODE_R","esp32c6::mcpwm0::dt0_cfg::DB0_A_OUTSWAP_R","esp32c6::mcpwm0::dt0_cfg::DB0_B_OUTSWAP_R","esp32c6::mcpwm0::dt0_cfg::DB0_RED_INSEL_R","esp32c6::mcpwm0::dt0_cfg::DB0_FED_INSEL_R","esp32c6::mcpwm0::dt0_cfg::DB0_RED_OUTINVERT_R","esp32c6::mcpwm0::dt0_cfg::DB0_FED_OUTINVERT_R","esp32c6::mcpwm0::dt0_cfg::DB0_A_OUTBYPASS_R","esp32c6::mcpwm0::dt0_cfg::DB0_B_OUTBYPASS_R","esp32c6::mcpwm0::dt0_cfg::DB0_CLK_SEL_R","esp32c6::mcpwm0::carrier0_cfg::CHOPPER0_EN_R","esp32c6::mcpwm0::carrier0_cfg::CHOPPER0_OUT_INVERT_R","esp32c6::mcpwm0::carrier0_cfg::CHOPPER0_IN_INVERT_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_SW_CBC_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F2_CBC_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F1_CBC_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F0_CBC_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_SW_OST_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F2_OST_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F1_OST_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F0_OST_R","esp32c6::mcpwm0::fh0_cfg1::TZ0_CLR_OST_R","esp32c6::mcpwm0::fh0_cfg1::TZ0_FORCE_CBC_R","esp32c6::mcpwm0::fh0_cfg1::TZ0_FORCE_OST_R","esp32c6::mcpwm0::fh0_status::TZ0_CBC_ON_R","esp32c6::mcpwm0::fh0_status::TZ0_OST_ON_R","esp32c6::mcpwm0::gen1_stmp_cfg::CMPR1_A_SHDW_FULL_R","esp32c6::mcpwm0::gen1_stmp_cfg::CMPR1_B_SHDW_FULL_R","esp32c6::mcpwm0::gen1_force::GEN1_A_NCIFORCE_R","esp32c6::mcpwm0::gen1_force::GEN1_B_NCIFORCE_R","esp32c6::mcpwm0::dt1_cfg::DB1_DEB_MODE_R","esp32c6::mcpwm0::dt1_cfg::DB1_A_OUTSWAP_R","esp32c6::mcpwm0::dt1_cfg::DB1_B_OUTSWAP_R","esp32c6::mcpwm0::dt1_cfg::DB1_RED_INSEL_R","esp32c6::mcpwm0::dt1_cfg::DB1_FED_INSEL_R","esp32c6::mcpwm0::dt1_cfg::DB1_RED_OUTINVERT_R","esp32c6::mcpwm0::dt1_cfg::DB1_FED_OUTINVERT_R","esp32c6::mcpwm0::dt1_cfg::DB1_A_OUTBYPASS_R","esp32c6::mcpwm0::dt1_cfg::DB1_B_OUTBYPASS_R","esp32c6::mcpwm0::dt1_cfg::DB1_CLK_SEL_R","esp32c6::mcpwm0::carrier1_cfg::CHOPPER1_EN_R","esp32c6::mcpwm0::carrier1_cfg::CHOPPER1_OUT_INVERT_R","esp32c6::mcpwm0::carrier1_cfg::CHOPPER1_IN_INVERT_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_SW_CBC_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F2_CBC_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F1_CBC_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F0_CBC_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_SW_OST_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F2_OST_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F1_OST_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F0_OST_R","esp32c6::mcpwm0::fh1_cfg1::TZ1_CLR_OST_R","esp32c6::mcpwm0::fh1_cfg1::TZ1_FORCE_CBC_R","esp32c6::mcpwm0::fh1_cfg1::TZ1_FORCE_OST_R","esp32c6::mcpwm0::fh1_status::TZ1_CBC_ON_R","esp32c6::mcpwm0::fh1_status::TZ1_OST_ON_R","esp32c6::mcpwm0::gen2_stmp_cfg::CMPR2_A_SHDW_FULL_R","esp32c6::mcpwm0::gen2_stmp_cfg::CMPR2_B_SHDW_FULL_R","esp32c6::mcpwm0::gen2_force::GEN2_A_NCIFORCE_R","esp32c6::mcpwm0::gen2_force::GEN2_B_NCIFORCE_R","esp32c6::mcpwm0::dt2_cfg::DB2_DEB_MODE_R","esp32c6::mcpwm0::dt2_cfg::DB2_A_OUTSWAP_R","esp32c6::mcpwm0::dt2_cfg::DB2_B_OUTSWAP_R","esp32c6::mcpwm0::dt2_cfg::DB2_RED_INSEL_R","esp32c6::mcpwm0::dt2_cfg::DB2_FED_INSEL_R","esp32c6::mcpwm0::dt2_cfg::DB2_RED_OUTINVERT_R","esp32c6::mcpwm0::dt2_cfg::DB2_FED_OUTINVERT_R","esp32c6::mcpwm0::dt2_cfg::DB2_A_OUTBYPASS_R","esp32c6::mcpwm0::dt2_cfg::DB2_B_OUTBYPASS_R","esp32c6::mcpwm0::dt2_cfg::DB2_CLK_SEL_R","esp32c6::mcpwm0::carrier2_cfg::CHOPPER2_EN_R","esp32c6::mcpwm0::carrier2_cfg::CHOPPER2_OUT_INVERT_R","esp32c6::mcpwm0::carrier2_cfg::CHOPPER2_IN_INVERT_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_SW_CBC_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F2_CBC_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F1_CBC_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F0_CBC_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_SW_OST_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F2_OST_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F1_OST_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F0_OST_R","esp32c6::mcpwm0::fh2_cfg1::TZ2_CLR_OST_R","esp32c6::mcpwm0::fh2_cfg1::TZ2_FORCE_CBC_R","esp32c6::mcpwm0::fh2_cfg1::TZ2_FORCE_OST_R","esp32c6::mcpwm0::fh2_status::TZ2_CBC_ON_R","esp32c6::mcpwm0::fh2_status::TZ2_OST_ON_R","esp32c6::mcpwm0::fault_detect::F0_EN_R","esp32c6::mcpwm0::fault_detect::F1_EN_R","esp32c6::mcpwm0::fault_detect::F2_EN_R","esp32c6::mcpwm0::fault_detect::F0_POLE_R","esp32c6::mcpwm0::fault_detect::F1_POLE_R","esp32c6::mcpwm0::fault_detect::F2_POLE_R","esp32c6::mcpwm0::fault_detect::EVENT_F0_R","esp32c6::mcpwm0::fault_detect::EVENT_F1_R","esp32c6::mcpwm0::fault_detect::EVENT_F2_R","esp32c6::mcpwm0::cap_timer_cfg::CAP_TIMER_EN_R","esp32c6::mcpwm0::cap_timer_cfg::CAP_SYNCI_EN_R","esp32c6::mcpwm0::cap_ch0_cfg::CAP0_EN_R","esp32c6::mcpwm0::cap_ch0_cfg::CAP0_IN_INVERT_R","esp32c6::mcpwm0::cap_ch1_cfg::CAP1_EN_R","esp32c6::mcpwm0::cap_ch1_cfg::CAP1_IN_INVERT_R","esp32c6::mcpwm0::cap_ch2_cfg::CAP2_EN_R","esp32c6::mcpwm0::cap_ch2_cfg::CAP2_IN_INVERT_R","esp32c6::mcpwm0::cap_status::CAP0_EDGE_R","esp32c6::mcpwm0::cap_status::CAP1_EDGE_R","esp32c6::mcpwm0::cap_status::CAP2_EDGE_R","esp32c6::mcpwm0::update_cfg::GLOBAL_UP_EN_R","esp32c6::mcpwm0::update_cfg::GLOBAL_FORCE_UP_R","esp32c6::mcpwm0::update_cfg::OP0_UP_EN_R","esp32c6::mcpwm0::update_cfg::OP0_FORCE_UP_R","esp32c6::mcpwm0::update_cfg::OP1_UP_EN_R","esp32c6::mcpwm0::update_cfg::OP1_FORCE_UP_R","esp32c6::mcpwm0::update_cfg::OP2_UP_EN_R","esp32c6::mcpwm0::update_cfg::OP2_FORCE_UP_R","esp32c6::mcpwm0::int_ena::TIMER0_STOP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER1_STOP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER2_STOP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER0_TEZ_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER1_TEZ_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER2_TEZ_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER0_TEP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER1_TEP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER2_TEP_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT0_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT1_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT2_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT0_CLR_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT1_CLR_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT2_CLR_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR0_TEA_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR1_TEA_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR2_TEA_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR0_TEB_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR1_TEB_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR2_TEB_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ0_CBC_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ1_CBC_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ2_CBC_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ0_OST_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ1_OST_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ2_OST_INT_ENA_R","esp32c6::mcpwm0::int_ena::CAP0_INT_ENA_R","esp32c6::mcpwm0::int_ena::CAP1_INT_ENA_R","esp32c6::mcpwm0::int_ena::CAP2_INT_ENA_R","esp32c6::mcpwm0::int_raw::TIMER0_STOP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER1_STOP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER2_STOP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER0_TEZ_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER1_TEZ_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER2_TEZ_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER0_TEP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER1_TEP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER2_TEP_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT0_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT1_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT2_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT0_CLR_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT1_CLR_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT2_CLR_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR0_TEA_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR1_TEA_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR2_TEA_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR0_TEB_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR1_TEB_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR2_TEB_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ0_CBC_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ1_CBC_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ2_CBC_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ0_OST_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ1_OST_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ2_OST_INT_RAW_R","esp32c6::mcpwm0::int_raw::CAP0_INT_RAW_R","esp32c6::mcpwm0::int_raw::CAP1_INT_RAW_R","esp32c6::mcpwm0::int_raw::CAP2_INT_RAW_R","esp32c6::mcpwm0::int_st::TIMER0_STOP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER1_STOP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER2_STOP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER0_TEZ_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER1_TEZ_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER2_TEZ_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER0_TEP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER1_TEP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER2_TEP_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT0_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT1_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT2_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT0_CLR_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT1_CLR_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT2_CLR_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR0_TEA_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR1_TEA_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR2_TEA_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR0_TEB_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR1_TEB_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR2_TEB_INT_ST_R","esp32c6::mcpwm0::int_st::TZ0_CBC_INT_ST_R","esp32c6::mcpwm0::int_st::TZ1_CBC_INT_ST_R","esp32c6::mcpwm0::int_st::TZ2_CBC_INT_ST_R","esp32c6::mcpwm0::int_st::TZ0_OST_INT_ST_R","esp32c6::mcpwm0::int_st::TZ1_OST_INT_ST_R","esp32c6::mcpwm0::int_st::TZ2_OST_INT_ST_R","esp32c6::mcpwm0::int_st::CAP0_INT_ST_R","esp32c6::mcpwm0::int_st::CAP1_INT_ST_R","esp32c6::mcpwm0::int_st::CAP2_INT_ST_R","esp32c6::mcpwm0::evt_en::EVT_TIMER0_STOP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER1_STOP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER2_STOP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER0_TEZ_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER1_TEZ_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER2_TEZ_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER0_TEP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER1_TEP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER2_TEP_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP0_TEA_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP1_TEA_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP2_TEA_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP0_TEB_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP1_TEB_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP2_TEB_EN_R","esp32c6::mcpwm0::evt_en::EVT_F0_EN_R","esp32c6::mcpwm0::evt_en::EVT_F1_EN_R","esp32c6::mcpwm0::evt_en::EVT_F2_EN_R","esp32c6::mcpwm0::evt_en::EVT_F0_CLR_EN_R","esp32c6::mcpwm0::evt_en::EVT_F1_CLR_EN_R","esp32c6::mcpwm0::evt_en::EVT_F2_CLR_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ0_CBC_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ1_CBC_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ2_CBC_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ0_OST_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ1_OST_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ2_OST_EN_R","esp32c6::mcpwm0::evt_en::EVT_CAP0_EN_R","esp32c6::mcpwm0::evt_en::EVT_CAP1_EN_R","esp32c6::mcpwm0::evt_en::EVT_CAP2_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR0_A_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR1_A_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR2_A_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR0_B_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR1_B_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR2_B_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_GEN_STOP_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER0_SYNC_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER1_SYNC_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER2_SYNC_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER0_PERIOD_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER1_PERIOD_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER2_PERIOD_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_TZ0_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_TZ1_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_TZ2_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_CLR0_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_CLR1_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_CLR2_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_CAP0_EN_R","esp32c6::mcpwm0::task_en::TASK_CAP1_EN_R","esp32c6::mcpwm0::task_en::TASK_CAP2_EN_R","esp32c6::mcpwm0::clk::EN_R","esp32c6::mem_monitor::log_setting::LOG_MEM_LOOP_ENABLE_R","esp32c6::mem_monitor::log_mem_full_flag::LOG_MEM_FULL_FLAG_R","esp32c6::mem_monitor::clock_gate::CLK_EN_R","esp32c6::modem_lpcon::test_conf::CLK_EN_R","esp32c6::modem_lpcon::test_conf::CLK_DEBUG_ENA_R","esp32c6::modem_lpcon::lp_timer_conf::CLK_LP_TIMER_SEL_OSC_SLOW_R","esp32c6::modem_lpcon::lp_timer_conf::CLK_LP_TIMER_SEL_OSC_FAST_R","esp32c6::modem_lpcon::lp_timer_conf::CLK_LP_TIMER_SEL_XTAL_R","esp32c6::modem_lpcon::lp_timer_conf::CLK_LP_TIMER_SEL_XTAL32K_R","esp32c6::modem_lpcon::coex_lp_clk_conf::CLK_COEX_LP_SEL_OSC_SLOW_R","esp32c6::modem_lpcon::coex_lp_clk_conf::CLK_COEX_LP_SEL_OSC_FAST_R","esp32c6::modem_lpcon::coex_lp_clk_conf::CLK_COEX_LP_SEL_XTAL_R","esp32c6::modem_lpcon::coex_lp_clk_conf::CLK_COEX_LP_SEL_XTAL32K_R","esp32c6::modem_lpcon::wifi_lp_clk_conf::CLK_WIFIPWR_LP_SEL_OSC_SLOW_R","esp32c6::modem_lpcon::wifi_lp_clk_conf::CLK_WIFIPWR_LP_SEL_OSC_FAST_R","esp32c6::modem_lpcon::wifi_lp_clk_conf::CLK_WIFIPWR_LP_SEL_XTAL_R","esp32c6::modem_lpcon::wifi_lp_clk_conf::CLK_WIFIPWR_LP_SEL_XTAL32K_R","esp32c6::modem_lpcon::i2c_mst_clk_conf::CLK_I2C_MST_SEL_160M_R","esp32c6::modem_lpcon::clk_conf::CLK_WIFIPWR_EN_R","esp32c6::modem_lpcon::clk_conf::CLK_COEX_EN_R","esp32c6::modem_lpcon::clk_conf::CLK_I2C_MST_EN_R","esp32c6::modem_lpcon::clk_conf::CLK_LP_TIMER_EN_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_WIFIPWR_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_COEX_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_I2C_MST_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_LP_TIMER_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_BCMEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_I2C_MST_MEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_CHAN_FREQ_MEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_PBUS_MEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_AGC_MEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_DC_MEM_FO_R","esp32c6::modem_lpcon::mem_conf::DC_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::DC_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::AGC_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::AGC_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::PBUS_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::PBUS_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::BC_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::BC_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::I2C_MST_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::I2C_MST_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::CHAN_FREQ_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::CHAN_FREQ_MEM_FORCE_PD_R","esp32c6::modem_syscon::test_conf::CLK_EN_R","esp32c6::modem_syscon::clk_conf::CLK_DATA_DUMP_MUX_R","esp32c6::modem_syscon::clk_conf::CLK_ETM_EN_R","esp32c6::modem_syscon::clk_conf::CLK_ZB_APB_EN_R","esp32c6::modem_syscon::clk_conf::CLK_ZB_MAC_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_ECB_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_CCM_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_BAH_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_APB_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_EN_R","esp32c6::modem_syscon::clk_conf::CLK_BLE_TIMER_EN_R","esp32c6::modem_syscon::clk_conf::CLK_DATA_DUMP_EN_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_ETM_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_ZB_APB_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_ZB_MAC_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_ECB_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_CCM_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_BAH_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_APB_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_BLE_TIMER_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_DATA_DUMP_FO_R","esp32c6::modem_syscon::modem_rst_conf::RST_WIFIBB_R","esp32c6::modem_syscon::modem_rst_conf::RST_WIFIMAC_R","esp32c6::modem_syscon::modem_rst_conf::RST_FE_R","esp32c6::modem_syscon::modem_rst_conf::RST_BTMAC_APB_R","esp32c6::modem_syscon::modem_rst_conf::RST_BTMAC_R","esp32c6::modem_syscon::modem_rst_conf::RST_BTBB_APB_R","esp32c6::modem_syscon::modem_rst_conf::RST_BTBB_R","esp32c6::modem_syscon::modem_rst_conf::RST_ETM_R","esp32c6::modem_syscon::modem_rst_conf::RST_ZBMAC_R","esp32c6::modem_syscon::modem_rst_conf::RST_MODEM_ECB_R","esp32c6::modem_syscon::modem_rst_conf::RST_MODEM_CCM_R","esp32c6::modem_syscon::modem_rst_conf::RST_MODEM_BAH_R","esp32c6::modem_syscon::modem_rst_conf::RST_MODEM_SEC_R","esp32c6::modem_syscon::modem_rst_conf::RST_BLE_TIMER_R","esp32c6::modem_syscon::modem_rst_conf::RST_DATA_DUMP_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_22M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_40M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_44M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_80M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_40X_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_80X_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_40X1_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_80X1_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_160X1_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIMAC_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFI_APB_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_20M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_40M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_80M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_160M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_CAL_160M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_APB_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_BT_APB_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_BT_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_480M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_480M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_ANAMODE_40M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_ANAMODE_80M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_ANAMODE_160M_EN_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_22M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_40M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_44M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_80M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_40X_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_80X_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_40X1_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_80X1_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_160X1_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIMAC_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFI_APB_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_20M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_40M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_80M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_160M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_CAL_160M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_APB_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_BT_APB_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_BT_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_480M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_480M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_ANAMODE_40M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_ANAMODE_80M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_ANAMODE_160M_FO_R","esp32c6::otp_debug::clk::EN_R","esp32c6::otp_debug::apb2otp_en::APB2OTP_EN_R","esp32c6::parl_io::rx_cfg0::RX_EOF_GEN_SEL_R","esp32c6::parl_io::rx_cfg0::RX_START_R","esp32c6::parl_io::rx_cfg0::RX_SW_EN_R","esp32c6::parl_io::rx_cfg0::RX_LEVEL_SUBMODE_SEL_R","esp32c6::parl_io::rx_cfg0::RX_CLK_EDGE_SEL_R","esp32c6::parl_io::rx_cfg0::RX_BIT_PACK_ORDER_R","esp32c6::parl_io::rx_cfg0::RX_FIFO_SRST_R","esp32c6::parl_io::rx_cfg1::RX_TIMEOUT_EN_R","esp32c6::parl_io::tx_cfg0::TX_GATING_EN_R","esp32c6::parl_io::tx_cfg0::TX_START_R","esp32c6::parl_io::tx_cfg0::TX_HW_VALID_EN_R","esp32c6::parl_io::tx_cfg0::TX_SMP_EDGE_SEL_R","esp32c6::parl_io::tx_cfg0::TX_BIT_UNPACK_ORDER_R","esp32c6::parl_io::tx_cfg0::TX_FIFO_SRST_R","esp32c6::parl_io::st::TX_READY_R","esp32c6::parl_io::int_ena::TX_FIFO_REMPTY_INT_ENA_R","esp32c6::parl_io::int_ena::RX_FIFO_WFULL_INT_ENA_R","esp32c6::parl_io::int_ena::TX_EOF_INT_ENA_R","esp32c6::parl_io::int_raw::TX_FIFO_REMPTY_INT_RAW_R","esp32c6::parl_io::int_raw::RX_FIFO_WFULL_INT_RAW_R","esp32c6::parl_io::int_raw::TX_EOF_INT_RAW_R","esp32c6::parl_io::int_st::TX_FIFO_REMPTY_INT_ST_R","esp32c6::parl_io::int_st::RX_FIFO_WFULL_INT_ST_R","esp32c6::parl_io::int_st::TX_EOF_INT_ST_R","esp32c6::parl_io::clk::EN_R","esp32c6::pau::regdma_conf::TO_MEM_R","esp32c6::pau::regdma_conf::TO_MEM_MAC_R","esp32c6::pau::regdma_conf::SEL_MAC_R","esp32c6::pau::regdma_clk_conf::CLK_EN_R","esp32c6::pau::int_ena::DONE_INT_ENA_R","esp32c6::pau::int_ena::ERROR_INT_ENA_R","esp32c6::pau::int_raw::DONE_INT_RAW_R","esp32c6::pau::int_raw::ERROR_INT_RAW_R","esp32c6::pau::int_st::DONE_INT_ST_R","esp32c6::pau::int_st::ERROR_INT_ST_R","esp32c6::pcnt::u_conf0::FILTER_EN_R","esp32c6::pcnt::u_conf0::THR_ZERO_EN_R","esp32c6::pcnt::u_conf0::THR_H_LIM_EN_R","esp32c6::pcnt::u_conf0::THR_L_LIM_EN_R","esp32c6::pcnt::u_conf0::THR_THRES0_EN_R","esp32c6::pcnt::u_conf0::THR_THRES1_EN_R","esp32c6::pcnt::int_raw::CNT_THR_EVENT_U0_R","esp32c6::pcnt::int_raw::CNT_THR_EVENT_U1_R","esp32c6::pcnt::int_raw::CNT_THR_EVENT_U2_R","esp32c6::pcnt::int_raw::CNT_THR_EVENT_U3_R","esp32c6::pcnt::int_st::CNT_THR_EVENT_U0_R","esp32c6::pcnt::int_st::CNT_THR_EVENT_U1_R","esp32c6::pcnt::int_st::CNT_THR_EVENT_U2_R","esp32c6::pcnt::int_st::CNT_THR_EVENT_U3_R","esp32c6::pcnt::int_ena::CNT_THR_EVENT_U0_R","esp32c6::pcnt::int_ena::CNT_THR_EVENT_U1_R","esp32c6::pcnt::int_ena::CNT_THR_EVENT_U2_R","esp32c6::pcnt::int_ena::CNT_THR_EVENT_U3_R","esp32c6::pcnt::u_status::THRES1_R","esp32c6::pcnt::u_status::THRES0_R","esp32c6::pcnt::u_status::L_LIM_R","esp32c6::pcnt::u_status::H_LIM_R","esp32c6::pcnt::u_status::ZERO_R","esp32c6::pcnt::ctrl::CNT_RST_U0_R","esp32c6::pcnt::ctrl::CNT_PAUSE_U0_R","esp32c6::pcnt::ctrl::CNT_RST_U1_R","esp32c6::pcnt::ctrl::CNT_PAUSE_U1_R","esp32c6::pcnt::ctrl::CNT_RST_U2_R","esp32c6::pcnt::ctrl::CNT_PAUSE_U2_R","esp32c6::pcnt::ctrl::CNT_RST_U3_R","esp32c6::pcnt::ctrl::CNT_PAUSE_U3_R","esp32c6::pcnt::ctrl::CLK_EN_R","esp32c6::pcr::uart0_conf::UART0_CLK_EN_R","esp32c6::pcr::uart0_conf::UART0_RST_EN_R","esp32c6::pcr::uart0_sclk_conf::UART0_SCLK_EN_R","esp32c6::pcr::uart0_pd_ctrl::UART0_MEM_FORCE_PU_R","esp32c6::pcr::uart0_pd_ctrl::UART0_MEM_FORCE_PD_R","esp32c6::pcr::uart1_conf::UART1_CLK_EN_R","esp32c6::pcr::uart1_conf::UART1_RST_EN_R","esp32c6::pcr::uart1_sclk_conf::UART1_SCLK_EN_R","esp32c6::pcr::uart1_pd_ctrl::UART1_MEM_FORCE_PU_R","esp32c6::pcr::uart1_pd_ctrl::UART1_MEM_FORCE_PD_R","esp32c6::pcr::mspi_conf::MSPI_CLK_EN_R","esp32c6::pcr::mspi_conf::MSPI_RST_EN_R","esp32c6::pcr::mspi_conf::MSPI_PLL_CLK_EN_R","esp32c6::pcr::i2c0_conf::I2C0_CLK_EN_R","esp32c6::pcr::i2c0_conf::I2C0_RST_EN_R","esp32c6::pcr::i2c_sclk_conf::I2C_SCLK_SEL_R","esp32c6::pcr::i2c_sclk_conf::I2C_SCLK_EN_R","esp32c6::pcr::uhci_conf::UHCI_CLK_EN_R","esp32c6::pcr::uhci_conf::UHCI_RST_EN_R","esp32c6::pcr::rmt_conf::RMT_CLK_EN_R","esp32c6::pcr::rmt_conf::RMT_RST_EN_R","esp32c6::pcr::rmt_sclk_conf::SCLK_EN_R","esp32c6::pcr::ledc_conf::LEDC_CLK_EN_R","esp32c6::pcr::ledc_conf::LEDC_RST_EN_R","esp32c6::pcr::ledc_sclk_conf::LEDC_SCLK_EN_R","esp32c6::pcr::timergroup0_conf::TG0_CLK_EN_R","esp32c6::pcr::timergroup0_conf::TG0_RST_EN_R","esp32c6::pcr::timergroup0_timer_clk_conf::TG0_TIMER_CLK_EN_R","esp32c6::pcr::timergroup0_wdt_clk_conf::TG0_WDT_CLK_EN_R","esp32c6::pcr::timergroup1_conf::TG1_CLK_EN_R","esp32c6::pcr::timergroup1_conf::TG1_RST_EN_R","esp32c6::pcr::timergroup1_timer_clk_conf::TG1_TIMER_CLK_EN_R","esp32c6::pcr::timergroup1_wdt_clk_conf::TG1_WDT_CLK_EN_R","esp32c6::pcr::systimer_conf::SYSTIMER_CLK_EN_R","esp32c6::pcr::systimer_conf::SYSTIMER_RST_EN_R","esp32c6::pcr::systimer_func_clk_conf::SYSTIMER_FUNC_CLK_SEL_R","esp32c6::pcr::systimer_func_clk_conf::SYSTIMER_FUNC_CLK_EN_R","esp32c6::pcr::twai0_conf::TWAI0_CLK_EN_R","esp32c6::pcr::twai0_conf::TWAI0_RST_EN_R","esp32c6::pcr::twai0_func_clk_conf::TWAI0_FUNC_CLK_SEL_R","esp32c6::pcr::twai0_func_clk_conf::TWAI0_FUNC_CLK_EN_R","esp32c6::pcr::twai1_conf::TWAI1_CLK_EN_R","esp32c6::pcr::twai1_conf::TWAI1_RST_EN_R","esp32c6::pcr::twai1_func_clk_conf::TWAI1_FUNC_CLK_SEL_R","esp32c6::pcr::twai1_func_clk_conf::TWAI1_FUNC_CLK_EN_R","esp32c6::pcr::i2s_conf::I2S_CLK_EN_R","esp32c6::pcr::i2s_conf::I2S_RST_EN_R","esp32c6::pcr::i2s_tx_clkm_conf::I2S_TX_CLKM_EN_R","esp32c6::pcr::i2s_tx_clkm_div_conf::I2S_TX_CLKM_DIV_YN1_R","esp32c6::pcr::i2s_rx_clkm_conf::I2S_RX_CLKM_EN_R","esp32c6::pcr::i2s_rx_clkm_conf::I2S_MCLK_SEL_R","esp32c6::pcr::i2s_rx_clkm_div_conf::I2S_RX_CLKM_DIV_YN1_R","esp32c6::pcr::saradc_conf::SARADC_CLK_EN_R","esp32c6::pcr::saradc_conf::SARADC_RST_EN_R","esp32c6::pcr::saradc_conf::SARADC_REG_CLK_EN_R","esp32c6::pcr::saradc_conf::SARADC_REG_RST_EN_R","esp32c6::pcr::saradc_clkm_conf::SARADC_CLKM_EN_R","esp32c6::pcr::tsens_clk_conf::TSENS_CLK_SEL_R","esp32c6::pcr::tsens_clk_conf::TSENS_CLK_EN_R","esp32c6::pcr::tsens_clk_conf::TSENS_RST_EN_R","esp32c6::pcr::usb_device_conf::USB_DEVICE_CLK_EN_R","esp32c6::pcr::usb_device_conf::USB_DEVICE_RST_EN_R","esp32c6::pcr::intmtx_conf::INTMTX_CLK_EN_R","esp32c6::pcr::intmtx_conf::INTMTX_RST_EN_R","esp32c6::pcr::pcnt_conf::PCNT_CLK_EN_R","esp32c6::pcr::pcnt_conf::PCNT_RST_EN_R","esp32c6::pcr::etm_conf::ETM_CLK_EN_R","esp32c6::pcr::etm_conf::ETM_RST_EN_R","esp32c6::pcr::pwm_conf::PWM_CLK_EN_R","esp32c6::pcr::pwm_conf::PWM_RST_EN_R","esp32c6::pcr::pwm_clk_conf::PWM_CLKM_EN_R","esp32c6::pcr::parl_io_conf::PARL_CLK_EN_R","esp32c6::pcr::parl_io_conf::PARL_RST_EN_R","esp32c6::pcr::parl_clk_rx_conf::PARL_CLK_RX_EN_R","esp32c6::pcr::parl_clk_rx_conf::PARL_RX_RST_EN_R","esp32c6::pcr::parl_clk_tx_conf::PARL_CLK_TX_EN_R","esp32c6::pcr::parl_clk_tx_conf::PARL_TX_RST_EN_R","esp32c6::pcr::sdio_slave_conf::SDIO_SLAVE_CLK_EN_R","esp32c6::pcr::sdio_slave_conf::SDIO_SLAVE_RST_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_CLK_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_RST_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_SITE1_CLK_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_SITE2_CLK_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_SITE3_CLK_EN_R","esp32c6::pcr::pvt_monitor_func_clk_conf::PVT_MONITOR_FUNC_CLK_SEL_R","esp32c6::pcr::pvt_monitor_func_clk_conf::PVT_MONITOR_FUNC_CLK_EN_R","esp32c6::pcr::gdma_conf::GDMA_CLK_EN_R","esp32c6::pcr::gdma_conf::GDMA_RST_EN_R","esp32c6::pcr::spi2_conf::SPI2_CLK_EN_R","esp32c6::pcr::spi2_conf::SPI2_RST_EN_R","esp32c6::pcr::spi2_clkm_conf::SPI2_CLKM_EN_R","esp32c6::pcr::aes_conf::AES_CLK_EN_R","esp32c6::pcr::aes_conf::AES_RST_EN_R","esp32c6::pcr::sha_conf::SHA_CLK_EN_R","esp32c6::pcr::sha_conf::SHA_RST_EN_R","esp32c6::pcr::rsa_conf::RSA_CLK_EN_R","esp32c6::pcr::rsa_conf::RSA_RST_EN_R","esp32c6::pcr::rsa_pd_ctrl::RSA_MEM_PD_R","esp32c6::pcr::rsa_pd_ctrl::RSA_MEM_FORCE_PU_R","esp32c6::pcr::rsa_pd_ctrl::RSA_MEM_FORCE_PD_R","esp32c6::pcr::ecc_conf::ECC_CLK_EN_R","esp32c6::pcr::ecc_conf::ECC_RST_EN_R","esp32c6::pcr::ecc_pd_ctrl::ECC_MEM_PD_R","esp32c6::pcr::ecc_pd_ctrl::ECC_MEM_FORCE_PU_R","esp32c6::pcr::ecc_pd_ctrl::ECC_MEM_FORCE_PD_R","esp32c6::pcr::ds_conf::DS_CLK_EN_R","esp32c6::pcr::ds_conf::DS_RST_EN_R","esp32c6::pcr::hmac_conf::HMAC_CLK_EN_R","esp32c6::pcr::hmac_conf::HMAC_RST_EN_R","esp32c6::pcr::iomux_conf::IOMUX_CLK_EN_R","esp32c6::pcr::iomux_conf::IOMUX_RST_EN_R","esp32c6::pcr::iomux_clk_conf::IOMUX_FUNC_CLK_EN_R","esp32c6::pcr::mem_monitor_conf::MEM_MONITOR_CLK_EN_R","esp32c6::pcr::mem_monitor_conf::MEM_MONITOR_RST_EN_R","esp32c6::pcr::regdma_conf::REGDMA_CLK_EN_R","esp32c6::pcr::regdma_conf::REGDMA_RST_EN_R","esp32c6::pcr::retention_conf::RETENTION_CLK_EN_R","esp32c6::pcr::retention_conf::RETENTION_RST_EN_R","esp32c6::pcr::trace_conf::TRACE_CLK_EN_R","esp32c6::pcr::trace_conf::TRACE_RST_EN_R","esp32c6::pcr::assist_conf::ASSIST_CLK_EN_R","esp32c6::pcr::assist_conf::ASSIST_RST_EN_R","esp32c6::pcr::cache_conf::CACHE_CLK_EN_R","esp32c6::pcr::cache_conf::CACHE_RST_EN_R","esp32c6::pcr::modem_apb_conf::MODEM_APB_CLK_EN_R","esp32c6::pcr::modem_apb_conf::MODEM_RST_EN_R","esp32c6::pcr::timeout_conf::CPU_TIMEOUT_RST_EN_R","esp32c6::pcr::timeout_conf::HP_TIMEOUT_RST_EN_R","esp32c6::pcr::cpu_waiti_conf::PLL_FREQ_SEL_R","esp32c6::pcr::cpu_waiti_conf::CPU_WAIT_MODE_FORCE_ON_R","esp32c6::pcr::cpu_freq_conf::CPU_HS_120M_FORCE_R","esp32c6::pcr::pll_div_clk_en::PLL_240M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_160M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_120M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_80M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_48M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_40M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_20M_CLK_EN_R","esp32c6::pcr::ctrl_clk_out_en::CLK20_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK22_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK44_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_BB_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK80_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK160_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_320M_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_ADC_INF_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_DAC_CPU_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK40X_BB_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_XTAL_OEN_R","esp32c6::pcr::ctrl_tick_conf::TICK_ENABLE_R","esp32c6::pcr::ctrl_tick_conf::RST_TICK_CNT_R","esp32c6::pcr::reset_event_bypass::APM_R","esp32c6::pcr::reset_event_bypass::RESET_EVENT_BYPASS_R","esp32c6::pcr::clock_gate::CLK_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_VDD_SPI_PD_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_HP_MEM_DSLP_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_PD_HP_WIFI_PD_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_PD_HP_CPU_PD_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_PD_HP_AON_PD_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_PD_TOP_PD_EN_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_UART_WAKEUP_EN_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_LP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_HP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_PAD_SLP_SEL_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_PAUSE_WDT_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_CPU_STALL_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_I2C_ISO_EN_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_I2C_RETENTION_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_BB_I2C_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_BBPLL_I2C_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_BBPLL_R","esp32c6::pmu::hp_active_bias::HP_ACTIVE_XPD_BIAS_R","esp32c6::pmu::hp_active_bias::HP_ACTIVE_PD_CUR_R","esp32c6::pmu::hp_active_bias::SLEEP_R","esp32c6::pmu::hp_active_backup::HP_ACTIVE_RETENTION_MODE_R","esp32c6::pmu::hp_active_backup::HP_SLEEP2ACTIVE_RETENTION_EN_R","esp32c6::pmu::hp_active_backup::HP_MODEM2ACTIVE_RETENTION_EN_R","esp32c6::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_EN_R","esp32c6::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_EN_R","esp32c6::pmu::hp_active_sysclk::HP_ACTIVE_DIG_SYS_CLK_NO_DIV_R","esp32c6::pmu::hp_active_sysclk::HP_ACTIVE_ICG_SYS_CLOCK_EN_R","esp32c6::pmu::hp_active_sysclk::HP_ACTIVE_SYS_CLK_SLP_SEL_R","esp32c6::pmu::hp_active_sysclk::HP_ACTIVE_ICG_SLP_SEL_R","esp32c6::pmu::hp_active_hp_regulator0::DIG_REGULATOR0_DBIAS_SEL_R","esp32c6::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_R","esp32c6::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32c6::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_XPD_R","esp32c6::pmu::hp_active_xtal::HP_ACTIVE_XPD_XTAL_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_VDD_SPI_PD_EN_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_HP_MEM_DSLP_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_PD_HP_WIFI_PD_EN_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_PD_HP_CPU_PD_EN_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_PD_HP_AON_PD_EN_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_PD_TOP_PD_EN_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_UART_WAKEUP_EN_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_LP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_HP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_DIG_PAD_SLP_SEL_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_DIG_PAUSE_WDT_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_DIG_CPU_STALL_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_I2C_ISO_EN_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_I2C_RETENTION_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_XPD_BB_I2C_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_XPD_BBPLL_I2C_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_XPD_BBPLL_R","esp32c6::pmu::hp_modem_bias::HP_MODEM_XPD_BIAS_R","esp32c6::pmu::hp_modem_bias::HP_MODEM_PD_CUR_R","esp32c6::pmu::hp_modem_bias::SLEEP_R","esp32c6::pmu::hp_modem_backup::HP_MODEM_RETENTION_MODE_R","esp32c6::pmu::hp_modem_backup::HP_SLEEP2MODEM_RETENTION_EN_R","esp32c6::pmu::hp_modem_backup::HP_SLEEP2MODEM_BACKUP_EN_R","esp32c6::pmu::hp_modem_sysclk::HP_MODEM_DIG_SYS_CLK_NO_DIV_R","esp32c6::pmu::hp_modem_sysclk::HP_MODEM_ICG_SYS_CLOCK_EN_R","esp32c6::pmu::hp_modem_sysclk::HP_MODEM_SYS_CLK_SLP_SEL_R","esp32c6::pmu::hp_modem_sysclk::HP_MODEM_ICG_SLP_SEL_R","esp32c6::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_SLP_MEM_XPD_R","esp32c6::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32c6::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_XPD_R","esp32c6::pmu::hp_modem_xtal::HP_MODEM_XPD_XTAL_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_VDD_SPI_PD_EN_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_HP_MEM_DSLP_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_PD_HP_WIFI_PD_EN_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_PD_HP_CPU_PD_EN_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_PD_HP_AON_PD_EN_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_PD_TOP_PD_EN_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_UART_WAKEUP_EN_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_LP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_HP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_PAD_SLP_SEL_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_PAUSE_WDT_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_CPU_STALL_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_I2C_ISO_EN_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_I2C_RETENTION_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_BB_I2C_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_BBPLL_I2C_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_BBPLL_R","esp32c6::pmu::hp_sleep_bias::HP_SLEEP_XPD_BIAS_R","esp32c6::pmu::hp_sleep_bias::HP_SLEEP_PD_CUR_R","esp32c6::pmu::hp_sleep_bias::SLEEP_R","esp32c6::pmu::hp_sleep_backup::HP_SLEEP_RETENTION_MODE_R","esp32c6::pmu::hp_sleep_backup::HP_MODEM2SLEEP_RETENTION_EN_R","esp32c6::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_RETENTION_EN_R","esp32c6::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_EN_R","esp32c6::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_EN_R","esp32c6::pmu::hp_sleep_sysclk::HP_SLEEP_DIG_SYS_CLK_NO_DIV_R","esp32c6::pmu::hp_sleep_sysclk::HP_SLEEP_ICG_SYS_CLOCK_EN_R","esp32c6::pmu::hp_sleep_sysclk::HP_SLEEP_SYS_CLK_SLP_SEL_R","esp32c6::pmu::hp_sleep_sysclk::HP_SLEEP_ICG_SLP_SEL_R","esp32c6::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_R","esp32c6::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32c6::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_XPD_R","esp32c6::pmu::hp_sleep_xtal::HP_SLEEP_XPD_XTAL_R","esp32c6::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_SLP_XPD_R","esp32c6::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_XPD_R","esp32c6::pmu::hp_sleep_lp_dig_power::HP_SLEEP_LP_MEM_DSLP_R","esp32c6::pmu::hp_sleep_lp_dig_power::HP_SLEEP_PD_LP_PERI_PD_EN_R","esp32c6::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_XTAL32K_R","esp32c6::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_RC32K_R","esp32c6::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_FOSC_CLK_R","esp32c6::pmu::hp_sleep_lp_ck_power::HP_SLEEP_PD_OSC_CLK_R","esp32c6::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_SLP_XPD_R","esp32c6::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_XPD_R","esp32c6::pmu::lp_sleep_xtal::LP_SLEEP_XPD_XTAL_R","esp32c6::pmu::lp_sleep_lp_dig_power::LP_SLEEP_LP_MEM_DSLP_R","esp32c6::pmu::lp_sleep_lp_dig_power::LP_SLEEP_PD_LP_PERI_PD_EN_R","esp32c6::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_XTAL32K_R","esp32c6::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_RC32K_R","esp32c6::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_FOSC_CLK_R","esp32c6::pmu::lp_sleep_lp_ck_power::LP_SLEEP_PD_OSC_CLK_R","esp32c6::pmu::lp_sleep_bias::LP_SLEEP_XPD_BIAS_R","esp32c6::pmu::lp_sleep_bias::LP_SLEEP_PD_CUR_R","esp32c6::pmu::lp_sleep_bias::SLEEP_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_RESET_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_ISO_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_PU_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_NO_RESET_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_NO_ISO_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_PD_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_RESET_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_ISO_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_PU_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_NO_RESET_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_NO_ISO_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_PD_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_RESET_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_ISO_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_PU_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_NO_RESET_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_NO_ISO_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_PD_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_RESET_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_ISO_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_PU_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_NO_RESET_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_NO_ISO_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_PD_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_RESET_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_ISO_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_PU_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_NO_RESET_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_NO_ISO_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_PD_R","esp32c6::pmu::power_hp_pad::FORCE_HP_PAD_NO_ISO_ALL_R","esp32c6::pmu::power_hp_pad::FORCE_HP_PAD_ISO_ALL_R","esp32c6::pmu::power_vdd_spi_cntl::VDD_SPI_PWR_SEL_SW_R","esp32c6::pmu::slp_wakeup_cntl1::SLP_REJECT_EN_R","esp32c6::pmu::por_status::POR_DONE_R","esp32c6::pmu::rf_pwc::PERIF_I2C_RSTB_R","esp32c6::pmu::rf_pwc::XPD_PERIF_I2C_R","esp32c6::pmu::rf_pwc::XPD_TXRF_I2C_R","esp32c6::pmu::rf_pwc::XPD_RFRX_PBUS_R","esp32c6::pmu::rf_pwc::XPD_CKGEN_I2C_R","esp32c6::pmu::rf_pwc::XPD_PLL_I2C_R","esp32c6::pmu::backup_cfg::BACKUP_SYS_CLK_NO_DIV_R","esp32c6::pmu::int_raw::LP_CPU_EXC_INT_RAW_R","esp32c6::pmu::int_raw::SDIO_IDLE_INT_RAW_R","esp32c6::pmu::int_raw::SW_INT_RAW_R","esp32c6::pmu::int_raw::SOC_SLEEP_REJECT_INT_RAW_R","esp32c6::pmu::int_raw::SOC_WAKEUP_INT_RAW_R","esp32c6::pmu::hp_int_st::LP_CPU_EXC_INT_ST_R","esp32c6::pmu::hp_int_st::SDIO_IDLE_INT_ST_R","esp32c6::pmu::hp_int_st::SW_INT_ST_R","esp32c6::pmu::hp_int_st::SOC_SLEEP_REJECT_INT_ST_R","esp32c6::pmu::hp_int_st::SOC_WAKEUP_INT_ST_R","esp32c6::pmu::hp_int_ena::LP_CPU_EXC_INT_ENA_R","esp32c6::pmu::hp_int_ena::SDIO_IDLE_INT_ENA_R","esp32c6::pmu::hp_int_ena::SW_INT_ENA_R","esp32c6::pmu::hp_int_ena::SOC_SLEEP_REJECT_INT_ENA_R","esp32c6::pmu::hp_int_ena::SOC_WAKEUP_INT_ENA_R","esp32c6::pmu::lp_int_raw::LP_CPU_WAKEUP_INT_RAW_R","esp32c6::pmu::lp_int_raw::MODEM_SWITCH_ACTIVE_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::SLEEP_SWITCH_ACTIVE_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::SLEEP_SWITCH_MODEM_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::MODEM_SWITCH_SLEEP_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::ACTIVE_SWITCH_SLEEP_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::MODEM_SWITCH_ACTIVE_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::SLEEP_SWITCH_ACTIVE_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::SLEEP_SWITCH_MODEM_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::MODEM_SWITCH_SLEEP_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::ACTIVE_SWITCH_SLEEP_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::HP_SW_TRIGGER_INT_RAW_R","esp32c6::pmu::lp_int_st::LP_CPU_WAKEUP_INT_ST_R","esp32c6::pmu::lp_int_st::MODEM_SWITCH_ACTIVE_END_INT_ST_R","esp32c6::pmu::lp_int_st::SLEEP_SWITCH_ACTIVE_END_INT_ST_R","esp32c6::pmu::lp_int_st::SLEEP_SWITCH_MODEM_END_INT_ST_R","esp32c6::pmu::lp_int_st::MODEM_SWITCH_SLEEP_END_INT_ST_R","esp32c6::pmu::lp_int_st::ACTIVE_SWITCH_SLEEP_END_INT_ST_R","esp32c6::pmu::lp_int_st::MODEM_SWITCH_ACTIVE_START_INT_ST_R","esp32c6::pmu::lp_int_st::SLEEP_SWITCH_ACTIVE_START_INT_ST_R","esp32c6::pmu::lp_int_st::SLEEP_SWITCH_MODEM_START_INT_ST_R","esp32c6::pmu::lp_int_st::MODEM_SWITCH_SLEEP_START_INT_ST_R","esp32c6::pmu::lp_int_st::ACTIVE_SWITCH_SLEEP_START_INT_ST_R","esp32c6::pmu::lp_int_st::HP_SW_TRIGGER_INT_ST_R","esp32c6::pmu::lp_int_ena::LP_CPU_WAKEUP_INT_ENA_R","esp32c6::pmu::lp_int_ena::MODEM_SWITCH_ACTIVE_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::SLEEP_SWITCH_ACTIVE_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::SLEEP_SWITCH_MODEM_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::MODEM_SWITCH_SLEEP_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::ACTIVE_SWITCH_SLEEP_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::MODEM_SWITCH_ACTIVE_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::SLEEP_SWITCH_ACTIVE_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::SLEEP_SWITCH_MODEM_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::MODEM_SWITCH_SLEEP_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::ACTIVE_SWITCH_SLEEP_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::HP_SW_TRIGGER_INT_ENA_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_WAITI_RDY_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_STALL_RDY_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_FORCE_STALL_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_WAITI_FLAG_EN_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_FLAG_EN_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_EN_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_RESET_EN_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_BYPASS_INTR_EN_R","esp32c6::pmu::hp_regulator_cfg::DIG_REGULATOR_EN_CAL_R","esp32c6::pmu::clk_state0::STABLE_XPD_BBPLL_STATE_R","esp32c6::pmu::clk_state0::STABLE_XPD_XTAL_STATE_R","esp32c6::pmu::clk_state0::SYS_CLK_SLP_SEL_STATE_R","esp32c6::pmu::clk_state0::SYS_CLK_NO_DIV_STATE_R","esp32c6::pmu::clk_state0::ICG_SYS_CLK_EN_STATE_R","esp32c6::pmu::clk_state0::ICG_MODEM_SWITCH_STATE_R","esp32c6::pmu::clk_state0::ICG_SLP_SEL_STATE_R","esp32c6::pmu::clk_state0::ICG_GLOBAL_XTAL_STATE_R","esp32c6::pmu::clk_state0::ICG_GLOBAL_PLL_STATE_R","esp32c6::pmu::clk_state0::ANA_I2C_ISO_EN_STATE_R","esp32c6::pmu::clk_state0::ANA_I2C_RETENTION_STATE_R","esp32c6::pmu::clk_state0::ANA_XPD_BB_I2C_STATE_R","esp32c6::pmu::clk_state0::ANA_XPD_BBPLL_I2C_STATE_R","esp32c6::pmu::clk_state0::ANA_XPD_BBPLL_STATE_R","esp32c6::pmu::clk_state0::ANA_XPD_XTAL_STATE_R","esp32c6::pmu::vdd_spi_status::STABLE_VDD_SPI_PWR_DRV_R","esp32c6::pmu::date::CLK_EN_R","esp32c6::rmt::ch_tx_conf0::TX_CONTI_MODE_R","esp32c6::rmt::ch_tx_conf0::MEM_TX_WRAP_EN_R","esp32c6::rmt::ch_tx_conf0::IDLE_OUT_LV_R","esp32c6::rmt::ch_tx_conf0::IDLE_OUT_EN_R","esp32c6::rmt::ch_tx_conf0::TX_STOP_R","esp32c6::rmt::ch_tx_conf0::CARRIER_EFF_EN_R","esp32c6::rmt::ch_tx_conf0::CARRIER_EN_R","esp32c6::rmt::ch_tx_conf0::CARRIER_OUT_LV_R","esp32c6::rmt::ch_rx_conf0::CARRIER_EN_R","esp32c6::rmt::ch_rx_conf0::CARRIER_OUT_LV_R","esp32c6::rmt::ch_rx_conf1::RX_EN_R","esp32c6::rmt::ch_rx_conf1::MEM_OWNER_R","esp32c6::rmt::ch_rx_conf1::RX_FILTER_EN_R","esp32c6::rmt::ch_rx_conf1::MEM_RX_WRAP_EN_R","esp32c6::rmt::ch_tx_status::APB_MEM_RD_ERR_R","esp32c6::rmt::ch_tx_status::MEM_EMPTY_R","esp32c6::rmt::ch_tx_status::APB_MEM_WR_ERR_R","esp32c6::rmt::ch_rx_status::MEM_OWNER_ERR_R","esp32c6::rmt::ch_rx_status::MEM_FULL_R","esp32c6::rmt::ch_rx_status::APB_MEM_RD_ERR_R","esp32c6::rmt::int_raw::CH_TX_END_R","esp32c6::rmt::int_raw::CH_RX_END_R","esp32c6::rmt::int_raw::CH_TX_ERR_R","esp32c6::rmt::int_raw::CH_RX_ERR_R","esp32c6::rmt::int_raw::CH_TX_THR_EVENT_R","esp32c6::rmt::int_raw::CH_RX_THR_EVENT_R","esp32c6::rmt::int_raw::CH_TX_LOOP_R","esp32c6::rmt::int_st::CH_TX_END_R","esp32c6::rmt::int_st::CH_RX_END_R","esp32c6::rmt::int_st::CH_TX_ERR_R","esp32c6::rmt::int_st::CH_RX_ERR_R","esp32c6::rmt::int_st::CH_TX_THR_EVENT_R","esp32c6::rmt::int_st::CH_RX_THR_EVENT_R","esp32c6::rmt::int_st::CH_X_LOOP_R","esp32c6::rmt::int_ena::CH_TX_END_R","esp32c6::rmt::int_ena::CH_RX_END_R","esp32c6::rmt::int_ena::CH_TX_ERR_R","esp32c6::rmt::int_ena::CH_RX_ERR_R","esp32c6::rmt::int_ena::CH_TX_THR_EVENT_R","esp32c6::rmt::int_ena::CH_RX_THR_EVENT_R","esp32c6::rmt::int_ena::CH_X_LOOP_R","esp32c6::rmt::ch_tx_lim::TX_LOOP_CNT_EN_R","esp32c6::rmt::ch_tx_lim::LOOP_STOP_EN_R","esp32c6::rmt::sys_conf::APB_FIFO_MASK_R","esp32c6::rmt::sys_conf::MEM_CLK_FORCE_ON_R","esp32c6::rmt::sys_conf::MEM_FORCE_PD_R","esp32c6::rmt::sys_conf::MEM_FORCE_PU_R","esp32c6::rmt::sys_conf::SCLK_ACTIVE_R","esp32c6::rmt::sys_conf::CLK_EN_R","esp32c6::rmt::tx_sim::CH0_R","esp32c6::rmt::tx_sim::CH1_R","esp32c6::rmt::tx_sim::EN_R","esp32c6::rsa::query_clean::QUERY_CLEAN_R","esp32c6::rsa::query_idle::QUERY_IDLE_R","esp32c6::rsa::constant_time::CONSTANT_TIME_R","esp32c6::rsa::search_enable::SEARCH_ENABLE_R","esp32c6::rsa::int_ena::INT_ENA_R","esp32c6::sha::busy::STATE_R","esp32c6::sha::irq_ena::INTERRUPT_ENA_R","esp32c6::slchost::func2_0::SLC_FUNC2_INT_R","esp32c6::slchost::func2_1::SLC_FUNC2_INT_EN_R","esp32c6::slchost::func2_2::SLC_FUNC1_MDSTAT_R","esp32c6::slchost::slc0host_token_rdata::SLC0_RX_PF_VALID_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT0_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT1_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT2_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT3_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT4_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT5_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT6_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT7_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOKEN0_1TO0_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOKEN1_1TO0_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOKEN0_0TO1_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOKEN1_0TO1_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0HOST_RX_SOF_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0HOST_RX_EOF_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0HOST_RX_START_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0HOST_TX_START_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_RX_UDF_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TX_OVF_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_RX_PF_VALID_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_EXT_BIT0_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_EXT_BIT1_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_EXT_BIT2_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_EXT_BIT3_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_RX_NEW_PACKET_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_HOST_RD_RETRY_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::GPIO_SDIO_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT0_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT1_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT2_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT3_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT4_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT5_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT6_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT7_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOKEN0_1TO0_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOKEN1_1TO0_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOKEN0_0TO1_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOKEN1_0TO1_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1HOST_RX_SOF_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1HOST_RX_EOF_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1HOST_RX_START_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1HOST_TX_START_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_RX_UDF_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TX_OVF_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_RX_PF_VALID_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_EXT_BIT0_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_EXT_BIT1_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_EXT_BIT2_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_EXT_BIT3_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_WIFI_RX_NEW_PACKET_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_HOST_RD_RETRY_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_BT_RX_NEW_PACKET_INT_RAW_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT0_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT1_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT2_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT3_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT4_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT5_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT6_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT7_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOKEN0_1TO0_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOKEN1_1TO0_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOKEN0_0TO1_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOKEN1_0TO1_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0HOST_RX_SOF_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0HOST_RX_EOF_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0HOST_RX_START_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0HOST_TX_START_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_RX_UDF_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TX_OVF_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_RX_PF_VALID_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_EXT_BIT0_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_EXT_BIT1_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_EXT_BIT2_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_EXT_BIT3_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_RX_NEW_PACKET_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_HOST_RD_RETRY_INT_ST_R","esp32c6::slchost::slc0host_int_st::GPIO_SDIO_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT0_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT1_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT2_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT3_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT4_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT5_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT6_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT7_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOKEN0_1TO0_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOKEN1_1TO0_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOKEN0_0TO1_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOKEN1_0TO1_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1HOST_RX_SOF_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1HOST_RX_EOF_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1HOST_RX_START_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1HOST_TX_START_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_RX_UDF_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TX_OVF_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_RX_PF_VALID_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_EXT_BIT0_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_EXT_BIT1_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_EXT_BIT2_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_EXT_BIT3_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_WIFI_RX_NEW_PACKET_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_HOST_RD_RETRY_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_BT_RX_NEW_PACKET_INT_ST_R","esp32c6::slchost::slc1host_token_rdata::SLC1_RX_PF_VALID_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_RX_UDF_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TX_OVF_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_GPIO_SDIO_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_RX_UDF_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TX_OVF_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_RX_UDF_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TX_OVF_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_GPIO_SDIO_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_RX_UDF_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TX_OVF_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_RX_UDF_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TX_OVF_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::GPIO_SDIO_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_RX_UDF_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TX_OVF_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc_apbwin_conf::SLC_APBWIN_WR_R","esp32c6::slchost::slc_apbwin_conf::SLC_APBWIN_START_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT0_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT1_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT2_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT3_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT4_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT5_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT6_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT7_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOKEN0_1TO0_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOKEN1_1TO0_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOKEN0_0TO1_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOKEN1_0TO1_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0HOST_RX_SOF_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0HOST_RX_EOF_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0HOST_RX_START_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0HOST_TX_START_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_RX_UDF_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TX_OVF_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_RX_PF_VALID_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_EXT_BIT0_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_EXT_BIT1_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_EXT_BIT2_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_EXT_BIT3_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_RX_NEW_PACKET_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_HOST_RD_RETRY_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::GPIO_SDIO_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT0_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT1_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT2_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT3_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT4_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT5_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT6_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT7_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOKEN0_1TO0_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOKEN1_1TO0_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOKEN0_0TO1_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOKEN1_0TO1_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1HOST_RX_SOF_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1HOST_RX_EOF_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1HOST_RX_START_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1HOST_TX_START_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_RX_UDF_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TX_OVF_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_RX_PF_VALID_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_EXT_BIT0_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_EXT_BIT1_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_EXT_BIT2_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_EXT_BIT3_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_HOST_RD_RETRY_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_BT_RX_NEW_PACKET_INT_ENA1_R","esp32c6::slchost::conf::SDIO20_INT_DELAY_R","esp32c6::slchost::conf::SDIO_PAD_PULLUP_R","esp32c6::slchost::conf::HSPEED_CON_EN_R","esp32c6::slchost::inf_st::DLL_ON_SW_R","esp32c6::slchost::inf_st::DLL_ON_R","esp32c6::slchost::inf_st::CLK_MODE_SW_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA0_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA1_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA2_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA3_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA4_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA5_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA6_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA7_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA8_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA9_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA10_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA11_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA12_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA13_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA14_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA15_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA16_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA17_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA18_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA19_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA20_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA21_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA22_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA23_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA24_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA25_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA26_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA27_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA28_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA29_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA30_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA31_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA32_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA33_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA34_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA35_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA36_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA37_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA38_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA39_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA40_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA41_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA42_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA43_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA44_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA45_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA46_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA47_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA48_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA49_R","esp32c6::soc_etm::clk_en::CLK_EN_R","esp32c6::spi0::spi_mem_cmd::SPI_MEM_USR_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_ALWAYS_OUT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_Q_POL_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_D_POL_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WP_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_DQS_IE_ALWAYS_ON_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_DATA_IE_ALWAYS_ON_R","esp32c6::spi0::spi_mem_ctrl1::SPI_AR_SIZE0_1_SUPPORT_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_AW_SIZE0_1_SUPPORT_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_AXI_RDATA_BACK_FAST_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_RRESP_ECC_ERR_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_AR_SPLICE_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_AW_SPLICE_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_RAM0_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_DUAL_RAM_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_FAST_WRITE_EN_R","esp32c6::spi0::spi_mem_ctrl2::SPI_MEM_ECC_SKIP_PAGE_CORNER_R","esp32c6::spi0::spi_mem_ctrl2::SPI_MEM_ECC_16TO18_BYTE_EN_R","esp32c6::spi0::spi_mem_ctrl2::SPI_MEM_SPLIT_TRANS_EN_R","esp32c6::spi0::spi_mem_clock::SPI_MEM_CLK_EQU_SYSCLK_R","esp32c6::spi0::spi_mem_user::SPI_MEM_CS_HOLD_R","esp32c6::spi0::spi_mem_user::SPI_MEM_CS_SETUP_R","esp32c6::spi0::spi_mem_user::SPI_MEM_CK_OUT_EDGE_R","esp32c6::spi0::spi_mem_user::SPI_MEM_USR_DUMMY_IDLE_R","esp32c6::spi0::spi_mem_user::SPI_MEM_USR_DUMMY_R","esp32c6::spi0::spi_mem_misc::SPI_MEM_FSUB_PIN_R","esp32c6::spi0::spi_mem_misc::SPI_MEM_SSUB_PIN_R","esp32c6::spi0::spi_mem_misc::SPI_MEM_CK_IDLE_EDGE_R","esp32c6::spi0::spi_mem_misc::SPI_MEM_CS_KEEP_ACTIVE_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_AXI_REQ_EN_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_FLASH_USR_CMD_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_SAME_AW_AR_ADDR_CHK_EN_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_CLOSE_AXI_INF_EN_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_USR_SADDR_4BYTE_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_SRAM_DIO_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_SRAM_QIO_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_WR_SRAM_DUMMY_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_RD_SRAM_DUMMY_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_SRAM_USR_RCMD_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_SRAM_USR_WCMD_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_DUAL_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_DUAL_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_DUAL_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_QUAD_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_QUAD_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_QUAD_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SCMD_QUAD_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SCMD_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDUMMY_RIN_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDUMMY_WOUT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_SMEM_WDUMMY_DQS_ALWAYS_OUT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_SMEM_WDUMMY_ALWAYS_OUT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_SMEM_DQS_IE_ALWAYS_ON_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_SMEM_DATA_IE_ALWAYS_ON_R","esp32c6::spi0::spi_mem_sram_clk::SPI_MEM_SCLK_EQU_SYSCLK_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_SLV_ST_END_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_MST_ST_END_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_ECC_ERR_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_PMS_REJECT_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_AXI_RADDR_ERR_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_AXI_WADDR_ERR_INT__ENA_R","esp32c6::spi0::spi_mem_int_clr::SPI_MEM_ECC_ERR_INT_CLR_R","esp32c6::spi0::spi_mem_int_clr::SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR_R","esp32c6::spi0::spi_mem_int_clr::SPI_MEM_AXI_WADDR_ERR_INT_CLR_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_SLV_ST_END_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_MST_ST_END_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_ECC_ERR_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_PMS_REJECT_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_AXI_RADDR_ERR_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_AXI_WADDR_ERR_INT_RAW_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_SLV_ST_END_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_MST_ST_END_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_ECC_ERR_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_PMS_REJECT_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_AXI_RADDR_ERR_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_AXI_WR_FLASH_ERR_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_AXI_WADDR_ERR_INT_ST_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_EN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_TX_DDR_MSK_EN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_RX_DDR_MSK_EN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R","esp32c6::spi0::spi_smem_ddr::EN_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_VAR_DUMMY_R","esp32c6::spi0::spi_smem_ddr::RDAT_SWP_R","esp32c6::spi0::spi_smem_ddr::WDAT_SWP_R","esp32c6::spi0::spi_smem_ddr::CMD_DIS_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_TX_DDR_MSK_EN_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_RX_DDR_MSK_EN_R","esp32c6::spi0::spi_smem_ddr::DQS_LOOP_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_CLK_DIFF_EN_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_DQS_CA_IN_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_HYPERBUS_DUMMY_2X_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_CLK_DIFF_INV_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_OCTA_RAM_ADDR_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_HYPERBUS_CA_R","esp32c6::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_RD_ATTR_R","esp32c6::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_WR_ATTR_R","esp32c6::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_ECC_R","esp32c6::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_RD_ATTR_R","esp32c6::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_WR_ATTR_R","esp32c6::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_ECC_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PM_EN_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PMS_LD_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PMS_ST_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PMS_MULTI_HIT_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PMS_IVD_R","esp32c6::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ERR_INT_EN_R","esp32c6::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ADDR_EN_R","esp32c6::spi0::spi_mem_ecc_ctrl::SPI_MEM_USR_ECC_ADDR_EN_R","esp32c6::spi0::spi_mem_ecc_ctrl::SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_MEM_ALL_FIFO_EMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_RDATA_AFIFO_REMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_RADDR_AFIFO_REMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_WDATA_AFIFO_REMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_WBLEN_AFIFO_REMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_ALL_AXI_TRANS_AFIFO_EMPTY_R","esp32c6::spi0::spi_smem_ecc_ctrl::SPI_SMEM_ECC_ERR_INT_EN_R","esp32c6::spi0::spi_smem_ecc_ctrl::SPI_SMEM_ECC_ADDR_EN_R","esp32c6::spi0::spi_mem_timing_cali::SPI_MEM_TIMING_CLK_ENA_R","esp32c6::spi0::spi_mem_timing_cali::SPI_MEM_TIMING_CALI_R","esp32c6::spi0::spi_mem_timing_cali::SPI_MEM_DLL_TIMING_CALI_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT0_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT1_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT2_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT3_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT4_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT5_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT6_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT7_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUTS_MODE_R","esp32c6::spi0::spi_smem_timing_cali::SPI_SMEM_TIMING_CLK_ENA_R","esp32c6::spi0::spi_smem_timing_cali::SPI_SMEM_TIMING_CALI_R","esp32c6::spi0::spi_smem_timing_cali::SPI_SMEM_DLL_TIMING_CALI_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT0_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT1_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT2_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT3_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT4_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT5_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT6_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT7_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUTS_MODE_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_CS_SETUP_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_ECC_SKIP_PAGE_CORNER_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_ECC_16TO18_BYTE_EN_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_SPLIT_TRANS_EN_R","esp32c6::spi0::spi_mem_clock_gate::SPI_CLK_EN_R","esp32c6::spi0::spi_mem_xts_destination::SPI_XTS_DESTINATION_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_ON_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_PD_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_PU_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_RDN_ENA_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_RDN_RESULT_R","esp32c6::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_CALC_D_DPA_EN_R","esp32c6::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_DPA_SELECT_REGISTER_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_PE_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_USR_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_HPM_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_RES_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_DP_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_CE_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_BE_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_SE_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_PP_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_WRSR_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_RDSR_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_RDID_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_WRDI_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_WREN_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_READ_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FCS_CRC_EN_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_TX_CRC_EN_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_RESANDRES_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_Q_POL_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_D_POL_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_WP_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_WRSR_2B_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R","esp32c6::spi1::spi_mem_clock::SPI_MEM_CLK_EQU_SYSCLK_R","esp32c6::spi1::spi_mem_user::SPI_MEM_CK_OUT_EDGE_R","esp32c6::spi1::spi_mem_user::SPI_MEM_FWRITE_DUAL_R","esp32c6::spi1::spi_mem_user::SPI_MEM_FWRITE_QUAD_R","esp32c6::spi1::spi_mem_user::SPI_MEM_FWRITE_DIO_R","esp32c6::spi1::spi_mem_user::SPI_MEM_FWRITE_QIO_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_MISO_HIGHPART_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_MOSI_HIGHPART_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_DUMMY_IDLE_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_MOSI_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_MISO_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_DUMMY_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_ADDR_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_COMMAND_R","esp32c6::spi1::spi_mem_misc::SPI_MEM_CS0_DIS_R","esp32c6::spi1::spi_mem_misc::SPI_MEM_CS1_DIS_R","esp32c6::spi1::spi_mem_misc::SPI_MEM_CK_IDLE_EDGE_R","esp32c6::spi1::spi_mem_misc::SPI_MEM_CS_KEEP_ACTIVE_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R","esp32c6::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_EN_R","esp32c6::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_DUMMY_R","esp32c6::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_ADDR_EN_R","esp32c6::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_CMD_2B_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PER_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PER_WAIT_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_WAIT_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PES_PER_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_FMEM_RD_SUS_2B_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PER_END_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PES_END_EN_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_SUS_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_WAIT_PESR_CMD_2B_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_HPM_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_RES_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_DP_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PER_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PES_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_SPI0_LOCK_EN_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PESR_CMD_2B_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_PER_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_PES_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_WPE_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_SLV_ST_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_MST_ST_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_BROWN_OUT_INT_ENA_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_PER_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_PES_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_WPE_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_SLV_ST_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_MST_ST_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_BROWN_OUT_INT_RAW_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_PER_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_PES_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_WPE_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_SLV_ST_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_MST_ST_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_BROWN_OUT_INT_ST_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_EN_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R","esp32c6::spi1::spi_mem_timing_cali::SPI_MEM_TIMING_CALI_R","esp32c6::spi1::spi_mem_clock_gate::SPI_MEM_CLK_EN_R","esp32c6::spi2::cmd::UPDATE_R","esp32c6::spi2::cmd::USR_R","esp32c6::spi2::ctrl::DUMMY_OUT_R","esp32c6::spi2::ctrl::FADDR_DUAL_R","esp32c6::spi2::ctrl::FADDR_QUAD_R","esp32c6::spi2::ctrl::FADDR_OCT_R","esp32c6::spi2::ctrl::FCMD_DUAL_R","esp32c6::spi2::ctrl::FCMD_QUAD_R","esp32c6::spi2::ctrl::FCMD_OCT_R","esp32c6::spi2::ctrl::FREAD_DUAL_R","esp32c6::spi2::ctrl::FREAD_QUAD_R","esp32c6::spi2::ctrl::FREAD_OCT_R","esp32c6::spi2::ctrl::Q_POL_R","esp32c6::spi2::ctrl::D_POL_R","esp32c6::spi2::ctrl::HOLD_POL_R","esp32c6::spi2::ctrl::WP_POL_R","esp32c6::spi2::clock::CLK_EQU_SYSCLK_R","esp32c6::spi2::user::DOUTDIN_R","esp32c6::spi2::user::QPI_MODE_R","esp32c6::spi2::user::OPI_MODE_R","esp32c6::spi2::user::TSCK_I_EDGE_R","esp32c6::spi2::user::CS_HOLD_R","esp32c6::spi2::user::CS_SETUP_R","esp32c6::spi2::user::RSCK_I_EDGE_R","esp32c6::spi2::user::CK_OUT_EDGE_R","esp32c6::spi2::user::FWRITE_DUAL_R","esp32c6::spi2::user::FWRITE_QUAD_R","esp32c6::spi2::user::FWRITE_OCT_R","esp32c6::spi2::user::USR_CONF_NXT_R","esp32c6::spi2::user::SIO_R","esp32c6::spi2::user::USR_MISO_HIGHPART_R","esp32c6::spi2::user::USR_MOSI_HIGHPART_R","esp32c6::spi2::user::USR_DUMMY_IDLE_R","esp32c6::spi2::user::USR_MOSI_R","esp32c6::spi2::user::USR_MISO_R","esp32c6::spi2::user::USR_DUMMY_R","esp32c6::spi2::user::USR_ADDR_R","esp32c6::spi2::user::USR_COMMAND_R","esp32c6::spi2::user1::MST_WFULL_ERR_END_EN_R","esp32c6::spi2::user2::MST_REMPTY_ERR_END_EN_R","esp32c6::spi2::misc::CS0_DIS_R","esp32c6::spi2::misc::CS1_DIS_R","esp32c6::spi2::misc::CS2_DIS_R","esp32c6::spi2::misc::CS3_DIS_R","esp32c6::spi2::misc::CS4_DIS_R","esp32c6::spi2::misc::CS5_DIS_R","esp32c6::spi2::misc::CK_DIS_R","esp32c6::spi2::misc::CLK_DATA_DTR_EN_R","esp32c6::spi2::misc::DATA_DTR_EN_R","esp32c6::spi2::misc::ADDR_DTR_EN_R","esp32c6::spi2::misc::CMD_DTR_EN_R","esp32c6::spi2::misc::SLAVE_CS_POL_R","esp32c6::spi2::misc::DQS_IDLE_EDGE_R","esp32c6::spi2::misc::CK_IDLE_EDGE_R","esp32c6::spi2::misc::CS_KEEP_ACTIVE_R","esp32c6::spi2::misc::QUAD_DIN_PIN_SWAP_R","esp32c6::spi2::din_mode::TIMING_HCLK_ACTIVE_R","esp32c6::spi2::dout_mode::DOUT0_MODE_R","esp32c6::spi2::dout_mode::DOUT1_MODE_R","esp32c6::spi2::dout_mode::DOUT2_MODE_R","esp32c6::spi2::dout_mode::DOUT3_MODE_R","esp32c6::spi2::dout_mode::DOUT4_MODE_R","esp32c6::spi2::dout_mode::DOUT5_MODE_R","esp32c6::spi2::dout_mode::DOUT6_MODE_R","esp32c6::spi2::dout_mode::DOUT7_MODE_R","esp32c6::spi2::dout_mode::D_DQS_MODE_R","esp32c6::spi2::dma_conf::DMA_OUTFIFO_EMPTY_R","esp32c6::spi2::dma_conf::DMA_INFIFO_FULL_R","esp32c6::spi2::dma_conf::DMA_SLV_SEG_TRANS_EN_R","esp32c6::spi2::dma_conf::SLV_RX_SEG_TRANS_CLR_EN_R","esp32c6::spi2::dma_conf::SLV_TX_SEG_TRANS_CLR_EN_R","esp32c6::spi2::dma_conf::RX_EOF_EN_R","esp32c6::spi2::dma_conf::DMA_RX_ENA_R","esp32c6::spi2::dma_conf::DMA_TX_ENA_R","esp32c6::spi2::dma_int_ena::DMA_INFIFO_FULL_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_EX_QPI_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_EN_QPI_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMD7_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMD8_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMD9_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMDA_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_RD_DMA_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_WR_DMA_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_RD_BUF_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_WR_BUF_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::TRANS_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::DMA_SEG_TRANS_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::SEG_MAGIC_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_BUF_ADDR_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMD_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::APP2_INT_ENA_R","esp32c6::spi2::dma_int_ena::APP1_INT_ENA_R","esp32c6::spi2::dma_int_raw::DMA_INFIFO_FULL_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_EX_QPI_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_EN_QPI_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMD7_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMD8_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMD9_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMDA_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_RD_DMA_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_WR_DMA_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_RD_BUF_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_WR_BUF_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::TRANS_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::DMA_SEG_TRANS_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::SEG_MAGIC_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_BUF_ADDR_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMD_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::APP2_INT_RAW_R","esp32c6::spi2::dma_int_raw::APP1_INT_RAW_R","esp32c6::spi2::dma_int_st::DMA_INFIFO_FULL_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_EX_QPI_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_EN_QPI_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMD7_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMD8_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMD9_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMDA_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_RD_DMA_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_WR_DMA_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_RD_BUF_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_WR_BUF_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::TRANS_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::DMA_SEG_TRANS_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::SEG_MAGIC_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_BUF_ADDR_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMD_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::MST_RX_AFIFO_WFULL_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::APP2_INT_ST_R","esp32c6::spi2::dma_int_st::APP1_INT_ST_R","esp32c6::spi2::slave::CLK_MODE_13_R","esp32c6::spi2::slave::RSCK_DATA_OUT_R","esp32c6::spi2::slave::SLV_RDDMA_BITLEN_EN_R","esp32c6::spi2::slave::SLV_WRDMA_BITLEN_EN_R","esp32c6::spi2::slave::SLV_RDBUF_BITLEN_EN_R","esp32c6::spi2::slave::SLV_WRBUF_BITLEN_EN_R","esp32c6::spi2::slave::MODE_R","esp32c6::spi2::slave::USR_CONF_R","esp32c6::spi2::slave::MST_FD_WAIT_DMA_TX_DATA_R","esp32c6::spi2::clk_gate::CLK_EN_R","esp32c6::spi2::clk_gate::MST_CLK_ACTIVE_R","esp32c6::spi2::clk_gate::MST_CLK_SEL_R","esp32c6::systimer::conf::SYSTIMER_CLK_FO_R","esp32c6::systimer::conf::ETM_EN_R","esp32c6::systimer::conf::TARGET2_WORK_EN_R","esp32c6::systimer::conf::TARGET1_WORK_EN_R","esp32c6::systimer::conf::TARGET0_WORK_EN_R","esp32c6::systimer::conf::TIMER_UNIT1_CORE1_STALL_EN_R","esp32c6::systimer::conf::TIMER_UNIT1_CORE0_STALL_EN_R","esp32c6::systimer::conf::TIMER_UNIT0_CORE1_STALL_EN_R","esp32c6::systimer::conf::TIMER_UNIT0_CORE0_STALL_EN_R","esp32c6::systimer::conf::TIMER_UNIT1_WORK_EN_R","esp32c6::systimer::conf::TIMER_UNIT0_WORK_EN_R","esp32c6::systimer::conf::CLK_EN_R","esp32c6::systimer::unit0_op::TIMER_UNIT0_VALUE_VALID_R","esp32c6::systimer::unit1_op::TIMER_UNIT1_VALUE_VALID_R","esp32c6::systimer::target0_conf::TARGET0_PERIOD_MODE_R","esp32c6::systimer::target0_conf::TARGET0_TIMER_UNIT_SEL_R","esp32c6::systimer::target1_conf::TARGET1_PERIOD_MODE_R","esp32c6::systimer::target1_conf::TARGET1_TIMER_UNIT_SEL_R","esp32c6::systimer::target2_conf::TARGET2_PERIOD_MODE_R","esp32c6::systimer::target2_conf::TARGET2_TIMER_UNIT_SEL_R","esp32c6::systimer::int_ena::TARGET0_INT_ENA_R","esp32c6::systimer::int_ena::TARGET1_INT_ENA_R","esp32c6::systimer::int_ena::TARGET2_INT_ENA_R","esp32c6::systimer::int_raw::TARGET0_INT_RAW_R","esp32c6::systimer::int_raw::TARGET1_INT_RAW_R","esp32c6::systimer::int_raw::TARGET2_INT_RAW_R","esp32c6::systimer::int_st::TARGET0_INT_ST_R","esp32c6::systimer::int_st::TARGET1_INT_ST_R","esp32c6::systimer::int_st::TARGET2_INT_ST_R","esp32c6::tee::clock_gate::CLK_EN_R","esp32c6::timg0::t0config::USE_XTAL_R","esp32c6::timg0::t0config::ALARM_EN_R","esp32c6::timg0::t0config::AUTORELOAD_R","esp32c6::timg0::t0config::INCREASE_R","esp32c6::timg0::t0config::EN_R","esp32c6::timg0::t0update::UPDATE_R","esp32c6::timg0::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32c6::timg0::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32c6::timg0::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32c6::timg0::wdtconfig0::WDT_USE_XTAL_R","esp32c6::timg0::wdtconfig0::WDT_EN_R","esp32c6::timg0::rtccalicfg::RTC_CALI_START_CYCLING_R","esp32c6::timg0::rtccalicfg::RTC_CALI_RDY_R","esp32c6::timg0::rtccalicfg::RTC_CALI_START_R","esp32c6::timg0::rtccalicfg1::RTC_CALI_CYCLING_DATA_VLD_R","esp32c6::timg0::int_ena_timers::T0_INT_ENA_R","esp32c6::timg0::int_ena_timers::WDT_INT_ENA_R","esp32c6::timg0::int_raw_timers::T0_INT_RAW_R","esp32c6::timg0::int_raw_timers::WDT_INT_RAW_R","esp32c6::timg0::int_st_timers::T0_INT_ST_R","esp32c6::timg0::int_st_timers::WDT_INT_ST_R","esp32c6::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_R","esp32c6::timg0::regclk::ETM_EN_R","esp32c6::timg0::regclk::WDT_CLK_IS_ACTIVE_R","esp32c6::timg0::regclk::TIMER_CLK_IS_ACTIVE_R","esp32c6::timg0::regclk::CLK_EN_R","esp32c6::trace::fifo_status::FIFO_EMPTY_R","esp32c6::trace::fifo_status::WORK_STATUS_R","esp32c6::trace::intr_ena::FIFO_OVERFLOW_INTR_ENA_R","esp32c6::trace::intr_ena::MEM_FULL_INTR_ENA_R","esp32c6::trace::intr_raw::FIFO_OVERFLOW_INTR_RAW_R","esp32c6::trace::intr_raw::MEM_FULL_INTR_RAW_R","esp32c6::trace::trigger::MEM_LOOP_R","esp32c6::trace::trigger::RESTART_ENA_R","esp32c6::trace::resync_prolonged::RESYNC_MODE_R","esp32c6::trace::clock_gate::CLK_EN_R","esp32c6::twai0::mode::RESET_MODE_R","esp32c6::twai0::mode::LISTEN_ONLY_MODE_R","esp32c6::twai0::mode::SELF_TEST_MODE_R","esp32c6::twai0::mode::RX_FILTER_MODE_R","esp32c6::twai0::status::RX_BUF_ST_R","esp32c6::twai0::status::OVERRUN_R","esp32c6::twai0::status::TX_BUF_ST_R","esp32c6::twai0::status::TRANSMISSION_COMPLETE_R","esp32c6::twai0::status::RECEIVE_R","esp32c6::twai0::status::TRANSMIT_R","esp32c6::twai0::status::ERR_R","esp32c6::twai0::status::BUS_OFF_ST_R","esp32c6::twai0::status::MISS_ST_R","esp32c6::twai0::interrupt::RECEIVE_INT_ST_R","esp32c6::twai0::interrupt::TRANSMIT_INT_ST_R","esp32c6::twai0::interrupt::ERR_WARNING_INT_ST_R","esp32c6::twai0::interrupt::DATA_OVERRUN_INT_ST_R","esp32c6::twai0::interrupt::ERR_PASSIVE_INT_ST_R","esp32c6::twai0::interrupt::ARBITRATION_LOST_INT_ST_R","esp32c6::twai0::interrupt::BUS_ERR_INT_ST_R","esp32c6::twai0::interrupt::IDLE_INT_ST_R","esp32c6::twai0::interrupt_enable::EXT_RECEIVE_INT_ENA_R","esp32c6::twai0::interrupt_enable::EXT_TRANSMIT_INT_ENA_R","esp32c6::twai0::interrupt_enable::EXT_ERR_WARNING_INT_ENA_R","esp32c6::twai0::interrupt_enable::EXT_DATA_OVERRUN_INT_ENA_R","esp32c6::twai0::interrupt_enable::ERR_PASSIVE_INT_ENA_R","esp32c6::twai0::interrupt_enable::ARBITRATION_LOST_INT_ENA_R","esp32c6::twai0::interrupt_enable::BUS_ERR_INT_ENA_R","esp32c6::twai0::interrupt_enable::IDLE_INT_ENA_R","esp32c6::twai0::bus_timing_1::TIME_SAMP_R","esp32c6::twai0::err_code_cap::ERR_CAPTURE_CODE_DIRECTION_R","esp32c6::twai0::clock_divider::CLOCK_OFF_R","esp32c6::twai0::sw_standby_cfg::SW_STANDBY_EN_R","esp32c6::twai0::sw_standby_cfg::SW_STANDBY_CLR_R","esp32c6::twai0::hw_cfg::HW_STANDBY_EN_R","esp32c6::twai0::eco_cfg::RDN_ENA_R","esp32c6::twai0::eco_cfg::RDN_RESULT_R","esp32c6::uart0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32c6::uart0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32c6::uart0::int_raw::PARITY_ERR_INT_RAW_R","esp32c6::uart0::int_raw::FRM_ERR_INT_RAW_R","esp32c6::uart0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c6::uart0::int_raw::DSR_CHG_INT_RAW_R","esp32c6::uart0::int_raw::CTS_CHG_INT_RAW_R","esp32c6::uart0::int_raw::BRK_DET_INT_RAW_R","esp32c6::uart0::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32c6::uart0::int_raw::SW_XON_INT_RAW_R","esp32c6::uart0::int_raw::SW_XOFF_INT_RAW_R","esp32c6::uart0::int_raw::GLITCH_DET_INT_RAW_R","esp32c6::uart0::int_raw::TX_BRK_DONE_INT_RAW_R","esp32c6::uart0::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32c6::uart0::int_raw::TX_DONE_INT_RAW_R","esp32c6::uart0::int_raw::RS485_PARITY_ERR_INT_RAW_R","esp32c6::uart0::int_raw::RS485_FRM_ERR_INT_RAW_R","esp32c6::uart0::int_raw::RS485_CLASH_INT_RAW_R","esp32c6::uart0::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32c6::uart0::int_raw::WAKEUP_INT_RAW_R","esp32c6::uart0::int_st::RXFIFO_FULL_INT_ST_R","esp32c6::uart0::int_st::TXFIFO_EMPTY_INT_ST_R","esp32c6::uart0::int_st::PARITY_ERR_INT_ST_R","esp32c6::uart0::int_st::FRM_ERR_INT_ST_R","esp32c6::uart0::int_st::RXFIFO_OVF_INT_ST_R","esp32c6::uart0::int_st::DSR_CHG_INT_ST_R","esp32c6::uart0::int_st::CTS_CHG_INT_ST_R","esp32c6::uart0::int_st::BRK_DET_INT_ST_R","esp32c6::uart0::int_st::RXFIFO_TOUT_INT_ST_R","esp32c6::uart0::int_st::SW_XON_INT_ST_R","esp32c6::uart0::int_st::SW_XOFF_INT_ST_R","esp32c6::uart0::int_st::GLITCH_DET_INT_ST_R","esp32c6::uart0::int_st::TX_BRK_DONE_INT_ST_R","esp32c6::uart0::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32c6::uart0::int_st::TX_DONE_INT_ST_R","esp32c6::uart0::int_st::RS485_PARITY_ERR_INT_ST_R","esp32c6::uart0::int_st::RS485_FRM_ERR_INT_ST_R","esp32c6::uart0::int_st::RS485_CLASH_INT_ST_R","esp32c6::uart0::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32c6::uart0::int_st::WAKEUP_INT_ST_R","esp32c6::uart0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32c6::uart0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32c6::uart0::int_ena::PARITY_ERR_INT_ENA_R","esp32c6::uart0::int_ena::FRM_ERR_INT_ENA_R","esp32c6::uart0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c6::uart0::int_ena::DSR_CHG_INT_ENA_R","esp32c6::uart0::int_ena::CTS_CHG_INT_ENA_R","esp32c6::uart0::int_ena::BRK_DET_INT_ENA_R","esp32c6::uart0::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32c6::uart0::int_ena::SW_XON_INT_ENA_R","esp32c6::uart0::int_ena::SW_XOFF_INT_ENA_R","esp32c6::uart0::int_ena::GLITCH_DET_INT_ENA_R","esp32c6::uart0::int_ena::TX_BRK_DONE_INT_ENA_R","esp32c6::uart0::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32c6::uart0::int_ena::TX_DONE_INT_ENA_R","esp32c6::uart0::int_ena::RS485_PARITY_ERR_INT_ENA_R","esp32c6::uart0::int_ena::RS485_FRM_ERR_INT_ENA_R","esp32c6::uart0::int_ena::RS485_CLASH_INT_ENA_R","esp32c6::uart0::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32c6::uart0::int_ena::WAKEUP_INT_ENA_R","esp32c6::uart0::rx_filt::GLITCH_FILT_EN_R","esp32c6::uart0::status::DSRN_R","esp32c6::uart0::status::CTSN_R","esp32c6::uart0::status::RXD_R","esp32c6::uart0::status::DTRN_R","esp32c6::uart0::status::RTSN_R","esp32c6::uart0::status::TXD_R","esp32c6::uart0::conf0::PARITY_R","esp32c6::uart0::conf0::PARITY_EN_R","esp32c6::uart0::conf0::TXD_BRK_R","esp32c6::uart0::conf0::IRDA_DPLX_R","esp32c6::uart0::conf0::IRDA_TX_EN_R","esp32c6::uart0::conf0::IRDA_WCTL_R","esp32c6::uart0::conf0::IRDA_TX_INV_R","esp32c6::uart0::conf0::IRDA_RX_INV_R","esp32c6::uart0::conf0::LOOPBACK_R","esp32c6::uart0::conf0::TX_FLOW_EN_R","esp32c6::uart0::conf0::IRDA_EN_R","esp32c6::uart0::conf0::RXD_INV_R","esp32c6::uart0::conf0::TXD_INV_R","esp32c6::uart0::conf0::DIS_RX_DAT_OVF_R","esp32c6::uart0::conf0::ERR_WR_MASK_R","esp32c6::uart0::conf0::AUTOBAUD_EN_R","esp32c6::uart0::conf0::MEM_CLK_EN_R","esp32c6::uart0::conf0::SW_RTS_R","esp32c6::uart0::conf0::RXFIFO_RST_R","esp32c6::uart0::conf0::TXFIFO_RST_R","esp32c6::uart0::conf1::CTS_INV_R","esp32c6::uart0::conf1::DSR_INV_R","esp32c6::uart0::conf1::RTS_INV_R","esp32c6::uart0::conf1::DTR_INV_R","esp32c6::uart0::conf1::SW_DTR_R","esp32c6::uart0::conf1::CLK_EN_R","esp32c6::uart0::hwfc_conf::RX_FLOW_EN_R","esp32c6::uart0::swfc_conf0::XON_XOFF_STILL_SEND_R","esp32c6::uart0::swfc_conf0::SW_FLOW_CON_EN_R","esp32c6::uart0::swfc_conf0::XONOFF_DEL_R","esp32c6::uart0::swfc_conf0::FORCE_XON_R","esp32c6::uart0::swfc_conf0::FORCE_XOFF_R","esp32c6::uart0::swfc_conf0::SEND_XON_R","esp32c6::uart0::swfc_conf0::SEND_XOFF_R","esp32c6::uart0::rs485_conf::RS485_EN_R","esp32c6::uart0::rs485_conf::DL0_EN_R","esp32c6::uart0::rs485_conf::DL1_EN_R","esp32c6::uart0::rs485_conf::RS485TX_RX_EN_R","esp32c6::uart0::rs485_conf::RS485RXBY_TX_EN_R","esp32c6::uart0::rs485_conf::RS485_RX_DLY_NUM_R","esp32c6::uart0::mem_conf::MEM_FORCE_PD_R","esp32c6::uart0::mem_conf::MEM_FORCE_PU_R","esp32c6::uart0::tout_conf::RX_TOUT_EN_R","esp32c6::uart0::tout_conf::RX_TOUT_FLOW_DIS_R","esp32c6::uart0::clk_conf::SCLK_EN_R","esp32c6::uart0::clk_conf::RST_CORE_R","esp32c6::uart0::clk_conf::TX_SCLK_EN_R","esp32c6::uart0::clk_conf::RX_SCLK_EN_R","esp32c6::uart0::clk_conf::TX_RST_CORE_R","esp32c6::uart0::clk_conf::RX_RST_CORE_R","esp32c6::uart0::afifo_status::TX_AFIFO_FULL_R","esp32c6::uart0::afifo_status::TX_AFIFO_EMPTY_R","esp32c6::uart0::afifo_status::RX_AFIFO_FULL_R","esp32c6::uart0::afifo_status::RX_AFIFO_EMPTY_R","esp32c6::uart0::reg_update::REG_UPDATE_R","esp32c6::uhci0::conf0::TX_RST_R","esp32c6::uhci0::conf0::RX_RST_R","esp32c6::uhci0::conf0::UART0_CE_R","esp32c6::uhci0::conf0::UART1_CE_R","esp32c6::uhci0::conf0::SEPER_EN_R","esp32c6::uhci0::conf0::HEAD_EN_R","esp32c6::uhci0::conf0::CRC_REC_EN_R","esp32c6::uhci0::conf0::UART_IDLE_EOF_EN_R","esp32c6::uhci0::conf0::LEN_EOF_EN_R","esp32c6::uhci0::conf0::ENCODE_CRC_EN_R","esp32c6::uhci0::conf0::CLK_EN_R","esp32c6::uhci0::conf0::UART_RX_BRK_EOF_EN_R","esp32c6::uhci0::int_raw::RX_START_INT_RAW_R","esp32c6::uhci0::int_raw::TX_START_INT_RAW_R","esp32c6::uhci0::int_raw::RX_HUNG_INT_RAW_R","esp32c6::uhci0::int_raw::TX_HUNG_INT_RAW_R","esp32c6::uhci0::int_raw::SEND_S_REG_Q_INT_RAW_R","esp32c6::uhci0::int_raw::SEND_A_REG_Q_INT_RAW_R","esp32c6::uhci0::int_raw::OUT_EOF_INT_RAW_R","esp32c6::uhci0::int_raw::APP_CTRL0_INT_RAW_R","esp32c6::uhci0::int_raw::APP_CTRL1_INT_RAW_R","esp32c6::uhci0::int_st::RX_START_INT_ST_R","esp32c6::uhci0::int_st::TX_START_INT_ST_R","esp32c6::uhci0::int_st::RX_HUNG_INT_ST_R","esp32c6::uhci0::int_st::TX_HUNG_INT_ST_R","esp32c6::uhci0::int_st::SEND_S_REG_Q_INT_ST_R","esp32c6::uhci0::int_st::SEND_A_REG_Q_INT_ST_R","esp32c6::uhci0::int_st::OUTLINK_EOF_ERR_INT_ST_R","esp32c6::uhci0::int_st::APP_CTRL0_INT_ST_R","esp32c6::uhci0::int_st::APP_CTRL1_INT_ST_R","esp32c6::uhci0::int_ena::RX_START_INT_ENA_R","esp32c6::uhci0::int_ena::TX_START_INT_ENA_R","esp32c6::uhci0::int_ena::RX_HUNG_INT_ENA_R","esp32c6::uhci0::int_ena::TX_HUNG_INT_ENA_R","esp32c6::uhci0::int_ena::SEND_S_REG_Q_INT_ENA_R","esp32c6::uhci0::int_ena::SEND_A_REG_Q_INT_ENA_R","esp32c6::uhci0::int_ena::OUTLINK_EOF_ERR_INT_ENA_R","esp32c6::uhci0::int_ena::APP_CTRL0_INT_ENA_R","esp32c6::uhci0::int_ena::APP_CTRL1_INT_ENA_R","esp32c6::uhci0::conf1::CHECK_SUM_EN_R","esp32c6::uhci0::conf1::CHECK_SEQ_EN_R","esp32c6::uhci0::conf1::CRC_DISABLE_R","esp32c6::uhci0::conf1::SAVE_HEAD_R","esp32c6::uhci0::conf1::TX_CHECK_SUM_RE_R","esp32c6::uhci0::conf1::TX_ACK_NUM_RE_R","esp32c6::uhci0::conf1::WAIT_SW_START_R","esp32c6::uhci0::escape_conf::TX_C0_ESC_EN_R","esp32c6::uhci0::escape_conf::TX_DB_ESC_EN_R","esp32c6::uhci0::escape_conf::TX_11_ESC_EN_R","esp32c6::uhci0::escape_conf::TX_13_ESC_EN_R","esp32c6::uhci0::escape_conf::RX_C0_ESC_EN_R","esp32c6::uhci0::escape_conf::RX_DB_ESC_EN_R","esp32c6::uhci0::escape_conf::RX_11_ESC_EN_R","esp32c6::uhci0::escape_conf::RX_13_ESC_EN_R","esp32c6::uhci0::hung_conf::TXFIFO_TIMEOUT_ENA_R","esp32c6::uhci0::hung_conf::RXFIFO_TIMEOUT_ENA_R","esp32c6::uhci0::quick_sent::ALWAYS_SEND_EN_R","esp32c6::usb_device::ep1_conf::SERIAL_IN_EP_DATA_FREE_R","esp32c6::usb_device::ep1_conf::SERIAL_OUT_EP_DATA_AVAIL_R","esp32c6::usb_device::int_raw::JTAG_IN_FLUSH_INT_RAW_R","esp32c6::usb_device::int_raw::SOF_INT_RAW_R","esp32c6::usb_device::int_raw::SERIAL_OUT_RECV_PKT_INT_RAW_R","esp32c6::usb_device::int_raw::SERIAL_IN_EMPTY_INT_RAW_R","esp32c6::usb_device::int_raw::PID_ERR_INT_RAW_R","esp32c6::usb_device::int_raw::CRC5_ERR_INT_RAW_R","esp32c6::usb_device::int_raw::CRC16_ERR_INT_RAW_R","esp32c6::usb_device::int_raw::STUFF_ERR_INT_RAW_R","esp32c6::usb_device::int_raw::IN_TOKEN_REC_IN_EP1_INT_RAW_R","esp32c6::usb_device::int_raw::USB_BUS_RESET_INT_RAW_R","esp32c6::usb_device::int_raw::OUT_EP1_ZERO_PAYLOAD_INT_RAW_R","esp32c6::usb_device::int_raw::OUT_EP2_ZERO_PAYLOAD_INT_RAW_R","esp32c6::usb_device::int_raw::RTS_CHG_INT_RAW_R","esp32c6::usb_device::int_raw::DTR_CHG_INT_RAW_R","esp32c6::usb_device::int_raw::GET_LINE_CODE_INT_RAW_R","esp32c6::usb_device::int_raw::SET_LINE_CODE_INT_RAW_R","esp32c6::usb_device::int_st::JTAG_IN_FLUSH_INT_ST_R","esp32c6::usb_device::int_st::SOF_INT_ST_R","esp32c6::usb_device::int_st::SERIAL_OUT_RECV_PKT_INT_ST_R","esp32c6::usb_device::int_st::SERIAL_IN_EMPTY_INT_ST_R","esp32c6::usb_device::int_st::PID_ERR_INT_ST_R","esp32c6::usb_device::int_st::CRC5_ERR_INT_ST_R","esp32c6::usb_device::int_st::CRC16_ERR_INT_ST_R","esp32c6::usb_device::int_st::STUFF_ERR_INT_ST_R","esp32c6::usb_device::int_st::IN_TOKEN_REC_IN_EP1_INT_ST_R","esp32c6::usb_device::int_st::USB_BUS_RESET_INT_ST_R","esp32c6::usb_device::int_st::OUT_EP1_ZERO_PAYLOAD_INT_ST_R","esp32c6::usb_device::int_st::OUT_EP2_ZERO_PAYLOAD_INT_ST_R","esp32c6::usb_device::int_st::RTS_CHG_INT_ST_R","esp32c6::usb_device::int_st::DTR_CHG_INT_ST_R","esp32c6::usb_device::int_st::GET_LINE_CODE_INT_ST_R","esp32c6::usb_device::int_st::SET_LINE_CODE_INT_ST_R","esp32c6::usb_device::int_ena::JTAG_IN_FLUSH_INT_ENA_R","esp32c6::usb_device::int_ena::SOF_INT_ENA_R","esp32c6::usb_device::int_ena::SERIAL_OUT_RECV_PKT_INT_ENA_R","esp32c6::usb_device::int_ena::SERIAL_IN_EMPTY_INT_ENA_R","esp32c6::usb_device::int_ena::PID_ERR_INT_ENA_R","esp32c6::usb_device::int_ena::CRC5_ERR_INT_ENA_R","esp32c6::usb_device::int_ena::CRC16_ERR_INT_ENA_R","esp32c6::usb_device::int_ena::STUFF_ERR_INT_ENA_R","esp32c6::usb_device::int_ena::IN_TOKEN_REC_IN_EP1_INT_ENA_R","esp32c6::usb_device::int_ena::USB_BUS_RESET_INT_ENA_R","esp32c6::usb_device::int_ena::OUT_EP1_ZERO_PAYLOAD_INT_ENA_R","esp32c6::usb_device::int_ena::OUT_EP2_ZERO_PAYLOAD_INT_ENA_R","esp32c6::usb_device::int_ena::RTS_CHG_INT_ENA_R","esp32c6::usb_device::int_ena::DTR_CHG_INT_ENA_R","esp32c6::usb_device::int_ena::GET_LINE_CODE_INT_ENA_R","esp32c6::usb_device::int_ena::SET_LINE_CODE_INT_ENA_R","esp32c6::usb_device::conf0::PHY_SEL_R","esp32c6::usb_device::conf0::EXCHG_PINS_OVERRIDE_R","esp32c6::usb_device::conf0::EXCHG_PINS_R","esp32c6::usb_device::conf0::VREF_OVERRIDE_R","esp32c6::usb_device::conf0::PAD_PULL_OVERRIDE_R","esp32c6::usb_device::conf0::DP_PULLUP_R","esp32c6::usb_device::conf0::DP_PULLDOWN_R","esp32c6::usb_device::conf0::DM_PULLUP_R","esp32c6::usb_device::conf0::DM_PULLDOWN_R","esp32c6::usb_device::conf0::PULLUP_VALUE_R","esp32c6::usb_device::conf0::USB_PAD_ENABLE_R","esp32c6::usb_device::conf0::USB_JTAG_BRIDGE_EN_R","esp32c6::usb_device::test::TEST_ENABLE_R","esp32c6::usb_device::test::TEST_USB_OE_R","esp32c6::usb_device::test::TEST_TX_DP_R","esp32c6::usb_device::test::TEST_TX_DM_R","esp32c6::usb_device::test::TEST_RX_RCV_R","esp32c6::usb_device::test::TEST_RX_DP_R","esp32c6::usb_device::test::TEST_RX_DM_R","esp32c6::usb_device::jfifo_st::IN_FIFO_EMPTY_R","esp32c6::usb_device::jfifo_st::IN_FIFO_FULL_R","esp32c6::usb_device::jfifo_st::OUT_FIFO_EMPTY_R","esp32c6::usb_device::jfifo_st::OUT_FIFO_FULL_R","esp32c6::usb_device::jfifo_st::IN_FIFO_RESET_R","esp32c6::usb_device::jfifo_st::OUT_FIFO_RESET_R","esp32c6::usb_device::misc_conf::CLK_EN_R","esp32c6::usb_device::mem_conf::USB_MEM_PD_R","esp32c6::usb_device::mem_conf::USB_MEM_CLK_EN_R","esp32c6::usb_device::chip_rst::RTS_R","esp32c6::usb_device::chip_rst::DTR_R","esp32c6::usb_device::chip_rst::USB_UART_CHIP_RST_DIS_R","esp32c6::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_RESET_WR_R","esp32c6::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_RESET_RD_R","esp32c6::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_RESET_WR_R","esp32c6::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_RESET_RD_R","esp32c6::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_REMPTY_R","esp32c6::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_WFULL_R","esp32c6::usb_device::bus_reset_st::USB_BUS_RESET_ST_R"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c6/generic.rs.html#287-296\">source</a><a href=\"#impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; PartialEq&lt;FI&gt; for <a class=\"type\" href=\"esp32c6/generic/type.BitReader.html\" title=\"type esp32c6::generic::BitReader\">BitReader</a>&lt;FI&gt;<div class=\"where\">where\n    FI: Copy,\n    bool: From&lt;FI&gt;,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.eq\" class=\"method trait-impl\"><a class=\"src rightside\" href=\"src/esp32c6/generic.rs.html#293-295\">source</a><a href=\"#method.eq\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">eq</a>(&amp;self, other: &amp;FI) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>self</code> and <code>other</code> values to be equal, and is used\nby <code>==</code>.</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.ne\" class=\"method trait-impl\"><span class=\"since rightside\" title=\"Stable since Rust version 1.0.0\">1.0.0</span><a href=\"#method.ne\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">ne</a>(&amp;self, other: &amp;Rhs) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>!=</code>. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.</div></details></div></details>","PartialEq<FI>","esp32c6::aes::dma_enable::DMA_ENABLE_R","esp32c6::aes::inc_sel::INC_SEL_R","esp32c6::aes::int_ena::INT_ENA_R","esp32c6::apb_saradc::ctrl::SARADC_START_FORCE_R","esp32c6::apb_saradc::ctrl::SARADC_START_R","esp32c6::apb_saradc::ctrl::SARADC_SAR_CLK_GATED_R","esp32c6::apb_saradc::ctrl::SARADC_SAR_PATT_P_CLEAR_R","esp32c6::apb_saradc::ctrl::SARADC2_PWDET_DRV_R","esp32c6::apb_saradc::ctrl2::SARADC_MEAS_NUM_LIMIT_R","esp32c6::apb_saradc::ctrl2::SARADC_SAR1_INV_R","esp32c6::apb_saradc::ctrl2::SARADC_SAR2_INV_R","esp32c6::apb_saradc::ctrl2::SARADC_TIMER_EN_R","esp32c6::apb_saradc::onetime_sample::SARADC_ONETIME_START_R","esp32c6::apb_saradc::onetime_sample::SARADC2_ONETIME_SAMPLE_R","esp32c6::apb_saradc::onetime_sample::SARADC1_ONETIME_SAMPLE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_APB_FORCE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_RTC_FORCE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_WIFI_FORCE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_GRANT_FORCE_R","esp32c6::apb_saradc::arb_ctrl::ADC_ARB_FIX_PRIORITY_R","esp32c6::apb_saradc::filter_ctrl0::APB_SARADC_FILTER_RESET_R","esp32c6::apb_saradc::thres_ctrl::APB_SARADC_THRES_ALL_EN_R","esp32c6::apb_saradc::thres_ctrl::APB_SARADC_THRES1_EN_R","esp32c6::apb_saradc::thres_ctrl::APB_SARADC_THRES0_EN_R","esp32c6::apb_saradc::int_ena::APB_SARADC_TSENS_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC_THRES1_LOW_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC_THRES0_LOW_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC_THRES1_HIGH_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC_THRES0_HIGH_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC2_DONE_INT_ENA_R","esp32c6::apb_saradc::int_ena::APB_SARADC1_DONE_INT_ENA_R","esp32c6::apb_saradc::int_raw::APB_SARADC_TSENS_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC_THRES1_LOW_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC_THRES0_LOW_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC_THRES1_HIGH_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC_THRES0_HIGH_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC2_DONE_INT_RAW_R","esp32c6::apb_saradc::int_raw::APB_SARADC1_DONE_INT_RAW_R","esp32c6::apb_saradc::int_st::APB_SARADC_TSENS_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC_THRES1_LOW_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC_THRES0_LOW_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC_THRES1_HIGH_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC_THRES0_HIGH_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC2_DONE_INT_ST_R","esp32c6::apb_saradc::int_st::APB_SARADC1_DONE_INT_ST_R","esp32c6::apb_saradc::dma_conf::APB_ADC_RESET_FSM_R","esp32c6::apb_saradc::dma_conf::APB_ADC_TRANS_R","esp32c6::apb_saradc::clkm_conf::CLK_EN_R","esp32c6::apb_saradc::apb_tsens_ctrl::TSENS_IN_INV_R","esp32c6::apb_saradc::apb_tsens_ctrl::TSENS_PU_R","esp32c6::apb_saradc::tsens_ctrl2::TSENS_CLK_INV_R","esp32c6::apb_saradc::tsens_ctrl2::TSENS_CLK_SEL_R","esp32c6::apb_saradc::apb_tsens_wake::WAKEUP_OVER_UPPER_TH_R","esp32c6::apb_saradc::apb_tsens_wake::WAKEUP_MODE_R","esp32c6::apb_saradc::apb_tsens_wake::WAKEUP_EN_R","esp32c6::apb_saradc::apb_tsens_sample::TSENS_SAMPLE_EN_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_DRAM0_0_RD_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_DRAM0_0_WR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_DRAM0_1_RD_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_DRAM0_1_WR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_PIF_0_RD_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_PIF_0_WR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_PIF_1_RD_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_AREA_PIF_1_WR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_SP_SPILL_MIN_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_SP_SPILL_MAX_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_R","esp32c6::assist_debug::core_0_montr_ena::CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_0_RD_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_0_WR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_1_RD_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_1_WR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_0_RD_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_0_WR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_1_RD_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_1_WR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MIN_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MAX_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_R","esp32c6::assist_debug::core_0_intr_raw::CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_0_RD_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_0_WR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_1_RD_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_1_WR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_0_RD_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_0_WR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_1_RD_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_1_WR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MIN_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MAX_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_IRAM0_EXCEPTION_MONITOR_INTR_ENA_R","esp32c6::assist_debug::core_0_intr_ena::CORE_0_DRAM0_EXCEPTION_MONITOR_INTR_ENA_R","esp32c6::assist_debug::core_0_rcd_en::CORE_0_RCD_RECORDEN_R","esp32c6::assist_debug::core_0_rcd_en::CORE_0_RCD_PDEBUGEN_R","esp32c6::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_WR_0_R","esp32c6::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_LOADSTORE_0_R","esp32c6::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_WR_1_R","esp32c6::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_LOADSTORE_1_R","esp32c6::assist_debug::core_0_dram0_exception_monitor_0::CORE_0_DRAM0_RECORDING_WR_0_R","esp32c6::assist_debug::core_0_dram0_exception_monitor_2::CORE_0_DRAM0_RECORDING_WR_1_R","esp32c6::assist_debug::c0re_0_debug_mode::CORE_0_DEBUG_MODE_R","esp32c6::assist_debug::c0re_0_debug_mode::CORE_0_DEBUG_MODULE_ACTIVE_R","esp32c6::assist_debug::clock_gate::CLK_EN_R","esp32c6::dma::in_int_raw_ch::IN_DONE_R","esp32c6::dma::in_int_raw_ch::IN_SUC_EOF_R","esp32c6::dma::in_int_raw_ch::IN_ERR_EOF_R","esp32c6::dma::in_int_raw_ch::IN_DSCR_ERR_R","esp32c6::dma::in_int_raw_ch::IN_DSCR_EMPTY_R","esp32c6::dma::in_int_raw_ch::INFIFO_OVF_R","esp32c6::dma::in_int_raw_ch::INFIFO_UDF_R","esp32c6::dma::in_int_st_ch::IN_DONE_R","esp32c6::dma::in_int_st_ch::IN_SUC_EOF_R","esp32c6::dma::in_int_st_ch::IN_ERR_EOF_R","esp32c6::dma::in_int_st_ch::IN_DSCR_ERR_R","esp32c6::dma::in_int_st_ch::IN_DSCR_EMPTY_R","esp32c6::dma::in_int_st_ch::INFIFO_OVF_R","esp32c6::dma::in_int_st_ch::INFIFO_UDF_R","esp32c6::dma::in_int_ena_ch::IN_DONE_R","esp32c6::dma::in_int_ena_ch::IN_SUC_EOF_R","esp32c6::dma::in_int_ena_ch::IN_ERR_EOF_R","esp32c6::dma::in_int_ena_ch::IN_DSCR_ERR_R","esp32c6::dma::in_int_ena_ch::IN_DSCR_EMPTY_R","esp32c6::dma::in_int_ena_ch::INFIFO_OVF_R","esp32c6::dma::in_int_ena_ch::INFIFO_UDF_R","esp32c6::dma::out_int_raw_ch::OUT_DONE_R","esp32c6::dma::out_int_raw_ch::OUT_EOF_R","esp32c6::dma::out_int_raw_ch::OUT_DSCR_ERR_R","esp32c6::dma::out_int_raw_ch::OUT_TOTAL_EOF_R","esp32c6::dma::out_int_raw_ch::OUTFIFO_OVF_R","esp32c6::dma::out_int_raw_ch::OUTFIFO_UDF_R","esp32c6::dma::out_int_st_ch::OUT_DONE_R","esp32c6::dma::out_int_st_ch::OUT_EOF_R","esp32c6::dma::out_int_st_ch::OUT_DSCR_ERR_R","esp32c6::dma::out_int_st_ch::OUT_TOTAL_EOF_R","esp32c6::dma::out_int_st_ch::OUTFIFO_OVF_R","esp32c6::dma::out_int_st_ch::OUTFIFO_UDF_R","esp32c6::dma::out_int_ena_ch::OUT_DONE_R","esp32c6::dma::out_int_ena_ch::OUT_EOF_R","esp32c6::dma::out_int_ena_ch::OUT_DSCR_ERR_R","esp32c6::dma::out_int_ena_ch::OUT_TOTAL_EOF_R","esp32c6::dma::out_int_ena_ch::OUTFIFO_OVF_R","esp32c6::dma::out_int_ena_ch::OUTFIFO_UDF_R","esp32c6::dma::misc_conf::AHBM_RST_INTER_R","esp32c6::dma::misc_conf::ARB_PRI_DIS_R","esp32c6::dma::misc_conf::CLK_EN_R","esp32c6::dma::in_conf0_ch::IN_RST_R","esp32c6::dma::in_conf0_ch::IN_LOOP_TEST_R","esp32c6::dma::in_conf0_ch::INDSCR_BURST_EN_R","esp32c6::dma::in_conf0_ch::IN_DATA_BURST_EN_R","esp32c6::dma::in_conf0_ch::MEM_TRANS_EN_R","esp32c6::dma::in_conf0_ch::IN_ETM_EN_R","esp32c6::dma::in_conf1_ch::IN_CHECK_OWNER_R","esp32c6::dma::infifo_status_ch::INFIFO_FULL_R","esp32c6::dma::infifo_status_ch::INFIFO_EMPTY_R","esp32c6::dma::infifo_status_ch::IN_REMAIN_UNDER_1B_R","esp32c6::dma::infifo_status_ch::IN_REMAIN_UNDER_2B_R","esp32c6::dma::infifo_status_ch::IN_REMAIN_UNDER_3B_R","esp32c6::dma::infifo_status_ch::IN_REMAIN_UNDER_4B_R","esp32c6::dma::infifo_status_ch::IN_BUF_HUNGRY_R","esp32c6::dma::in_link_ch::INLINK_AUTO_RET_R","esp32c6::dma::in_link_ch::INLINK_PARK_R","esp32c6::dma::out_conf1_ch::OUT_CHECK_OWNER_R","esp32c6::dma::outfifo_status_ch::OUTFIFO_FULL_R","esp32c6::dma::outfifo_status_ch::OUTFIFO_EMPTY_R","esp32c6::dma::outfifo_status_ch::OUT_REMAIN_UNDER_1B_R","esp32c6::dma::outfifo_status_ch::OUT_REMAIN_UNDER_2B_R","esp32c6::dma::outfifo_status_ch::OUT_REMAIN_UNDER_3B_R","esp32c6::dma::outfifo_status_ch::OUT_REMAIN_UNDER_4B_R","esp32c6::dma::out_link_ch::OUTLINK_PARK_R","esp32c6::dma::out_conf0_ch::OUT_RST_R","esp32c6::dma::out_conf0_ch::OUT_LOOP_TEST_R","esp32c6::dma::out_conf0_ch::OUT_AUTO_WRBACK_R","esp32c6::dma::out_conf0_ch::OUT_EOF_MODE_R","esp32c6::dma::out_conf0_ch::OUTDSCR_BURST_EN_R","esp32c6::dma::out_conf0_ch::OUT_DATA_BURST_EN_R","esp32c6::dma::out_conf0_ch::OUT_ETM_EN_R","esp32c6::ds::query_busy::QUERY_BUSY_R","esp32c6::ds::query_check::MD_ERROR_R","esp32c6::ds::query_check::PADDING_BAD_R","esp32c6::ecc::mult_int_raw::CALC_DONE_INT_RAW_R","esp32c6::ecc::mult_int_st::CALC_DONE_INT_ST_R","esp32c6::ecc::mult_int_ena::CALC_DONE_INT_ENA_R","esp32c6::ecc::mult_conf::START_R","esp32c6::ecc::mult_conf::KEY_LENGTH_R","esp32c6::ecc::mult_conf::SECURITY_MODE_R","esp32c6::ecc::mult_conf::CLK_EN_R","esp32c6::ecc::mult_conf::VERIFICATION_RESULT_R","esp32c6::ecc::mult_conf::MEM_CLOCK_GATE_FORCE_ON_R","esp32c6::efuse::rd_repeat_data0::SWAP_UART_SDIO_EN_R","esp32c6::efuse::rd_repeat_data0::DIS_ICACHE_R","esp32c6::efuse::rd_repeat_data0::DIS_USB_JTAG_R","esp32c6::efuse::rd_repeat_data0::DIS_DOWNLOAD_ICACHE_R","esp32c6::efuse::rd_repeat_data0::DIS_USB_SERIAL_JTAG_R","esp32c6::efuse::rd_repeat_data0::DIS_FORCE_DOWNLOAD_R","esp32c6::efuse::rd_repeat_data0::SPI_DOWNLOAD_MSPI_DIS_R","esp32c6::efuse::rd_repeat_data0::DIS_CAN_R","esp32c6::efuse::rd_repeat_data0::JTAG_SEL_ENABLE_R","esp32c6::efuse::rd_repeat_data0::DIS_PAD_JTAG_R","esp32c6::efuse::rd_repeat_data0::DIS_DOWNLOAD_MANUAL_ENCRYPT_R","esp32c6::efuse::rd_repeat_data0::USB_EXCHG_PINS_R","esp32c6::efuse::rd_repeat_data0::VDD_SPI_AS_GPIO_R","esp32c6::efuse::rd_repeat_data0::RPT4_RESERVED0_1_R","esp32c6::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE0_R","esp32c6::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE1_R","esp32c6::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE2_R","esp32c6::efuse::rd_repeat_data2::RPT4_RESERVED2_1_R","esp32c6::efuse::rd_repeat_data2::CRYPT_DPA_ENABLE_R","esp32c6::efuse::rd_repeat_data2::SECURE_BOOT_EN_R","esp32c6::efuse::rd_repeat_data2::SECURE_BOOT_AGGRESSIVE_REVOKE_R","esp32c6::efuse::rd_repeat_data3::DIS_DOWNLOAD_MODE_R","esp32c6::efuse::rd_repeat_data3::DIS_DIRECT_BOOT_R","esp32c6::efuse::rd_repeat_data3::DIS_USB_PRINT_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_5_R","esp32c6::efuse::rd_repeat_data3::DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_R","esp32c6::efuse::rd_repeat_data3::ENABLE_SECURITY_DOWNLOAD_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_4_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_3_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_1_R","esp32c6::efuse::rd_repeat_data3::FORCE_SEND_RESUME_R","esp32c6::efuse::rd_repeat_data3::SECURE_BOOT_DISABLE_FAST_WAKE_R","esp32c6::efuse::rd_repeat_data3::RPT4_RESERVED3_0_R","esp32c6::efuse::rd_repeat_err0::SWAP_UART_SDIO_EN_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_ICACHE_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_USB_JTAG_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_DOWNLOAD_ICACHE_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_USB_SERIAL_JTAG_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_FORCE_DOWNLOAD_ERR_R","esp32c6::efuse::rd_repeat_err0::SPI_DOWNLOAD_MSPI_DIS_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_TWAI_ERR_R","esp32c6::efuse::rd_repeat_err0::JTAG_SEL_ENABLE_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_PAD_JTAG_ERR_R","esp32c6::efuse::rd_repeat_err0::DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","esp32c6::efuse::rd_repeat_err0::USB_EXCHG_PINS_ERR_R","esp32c6::efuse::rd_repeat_err0::VDD_SPI_AS_GPIO_ERR_R","esp32c6::efuse::rd_repeat_err0::RPT4_RESERVED0_ERR_1_R","esp32c6::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE0_ERR_R","esp32c6::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE1_ERR_R","esp32c6::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE2_ERR_R","esp32c6::efuse::rd_repeat_err2::RPT4_RESERVED2_ERR_1_R","esp32c6::efuse::rd_repeat_err2::CRYPT_DPA_ENABLE_ERR_R","esp32c6::efuse::rd_repeat_err2::SECURE_BOOT_EN_ERR_R","esp32c6::efuse::rd_repeat_err2::SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_R","esp32c6::efuse::rd_repeat_err3::DIS_DOWNLOAD_MODE_ERR_R","esp32c6::efuse::rd_repeat_err3::DIS_DIRECT_BOOT_ERR_R","esp32c6::efuse::rd_repeat_err3::USB_PRINT_ERR_R","esp32c6::efuse::rd_repeat_err3::RPT4_RESERVED3_ERR_5_R","esp32c6::efuse::rd_repeat_err3::DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_R","esp32c6::efuse::rd_repeat_err3::ENABLE_SECURITY_DOWNLOAD_ERR_R","esp32c6::efuse::rd_repeat_err3::RPT4_RESERVED3_ERR_4_R","esp32c6::efuse::rd_repeat_err3::RPT4_RESERVED3_ERR_3_R","esp32c6::efuse::rd_repeat_err3::RPT4_RESERVED3_ERR_1_R","esp32c6::efuse::rd_repeat_err3::FORCE_SEND_RESUME_ERR_R","esp32c6::efuse::rd_rs_err0::MAC_SPI_8M_FAIL_R","esp32c6::efuse::rd_rs_err0::SYS_PART1_FAIL_R","esp32c6::efuse::rd_rs_err0::USR_DATA_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY0_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY1_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY2_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY3_FAIL_R","esp32c6::efuse::rd_rs_err0::KEY4_FAIL_R","esp32c6::efuse::rd_rs_err1::KEY5_FAIL_R","esp32c6::efuse::rd_rs_err1::SYS_PART2_FAIL_R","esp32c6::efuse::clk::MEM_FORCE_PD_R","esp32c6::efuse::clk::MEM_CLK_FORCE_ON_R","esp32c6::efuse::clk::MEM_FORCE_PU_R","esp32c6::efuse::clk::EN_R","esp32c6::efuse::status::OTP_LOAD_SW_R","esp32c6::efuse::status::OTP_VDDQ_C_SYNC2_R","esp32c6::efuse::status::OTP_STROBE_SW_R","esp32c6::efuse::status::OTP_CSB_SW_R","esp32c6::efuse::status::OTP_PGENB_SW_R","esp32c6::efuse::status::OTP_VDDQ_IS_SW_R","esp32c6::efuse::cmd::READ_CMD_R","esp32c6::efuse::cmd::PGM_CMD_R","esp32c6::efuse::int_raw::READ_DONE_INT_RAW_R","esp32c6::efuse::int_raw::PGM_DONE_INT_RAW_R","esp32c6::efuse::int_st::READ_DONE_INT_ST_R","esp32c6::efuse::int_st::PGM_DONE_INT_ST_R","esp32c6::efuse::int_ena::READ_DONE_INT_ENA_R","esp32c6::efuse::int_ena::PGM_DONE_INT_ENA_R","esp32c6::efuse::dac_conf::DAC_CLK_PAD_SEL_R","esp32c6::efuse::dac_conf::OE_CLR_R","esp32c6::efuse::wr_tim_conf0_rs_bypass::BYPASS_RS_CORRECTION_R","esp32c6::extmem::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS0_R","esp32c6::extmem::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS1_R","esp32c6::extmem::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS2_R","esp32c6::extmem::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS3_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_BUS0_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_BUS1_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_DBUS2_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_DBUS3_R","esp32c6::extmem::l1_cache_ctrl::L1_CACHE_SHUT_DMA_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_ICACHE0_EN_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_ICACHE1_EN_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_ICACHE2_EN_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_ICACHE3_EN_R","esp32c6::extmem::l1_bypass_cache_conf::BYPASS_L1_DCACHE_EN_R","esp32c6::extmem::l1_cache_atomic_conf::L1_CACHE_ATOMIC_EN_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_1K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_2K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_4K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_8K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_16K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_32K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_64K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_128K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_256K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_512K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_1024K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_2048K_R","esp32c6::extmem::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_4096K_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_8_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_16_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_32_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_64_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_128_R","esp32c6::extmem::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_256_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_1K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_2K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_4K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_8K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_16K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_32K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_64K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_128K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_256K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_512K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_1024K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_2048K_R","esp32c6::extmem::l1_cache_cachesize_conf::L1_CACHE_CACHESIZE_4096K_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_8_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_16_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_32_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_64_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_128_R","esp32c6::extmem::l1_cache_blocksize_conf::L1_CACHE_BLOCKSIZE_256_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_ICACHE0_WRAP_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_ICACHE1_WRAP_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_ICACHE2_WRAP_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_ICACHE3_WRAP_R","esp32c6::extmem::l1_cache_wrap_around_ctrl::L1_CACHE_WRAP_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_CACHE_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_CACHE_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_tag_mem_power_ctrl::L1_CACHE_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_CACHE_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_CACHE_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l1_cache_data_mem_power_ctrl::L1_CACHE_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_DONE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_DONE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_DONE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_DONE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_CACHE_FREEZE_EN_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_CACHE_FREEZE_MODE_R","esp32c6::extmem::l1_cache_freeze_ctrl::L1_CACHE_FREEZE_DONE_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE0_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE0_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE1_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE1_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE2_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE2_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE3_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_ICACHE3_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_CACHE_DATA_MEM_RD_EN_R","esp32c6::extmem::l1_cache_data_mem_acs_conf::L1_CACHE_DATA_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE0_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE0_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE1_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE1_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE2_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE2_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE3_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_ICACHE3_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_CACHE_TAG_MEM_RD_EN_R","esp32c6::extmem::l1_cache_tag_mem_acs_conf::L1_CACHE_TAG_MEM_WR_EN_R","esp32c6::extmem::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_SCT1_EN_R","esp32c6::extmem::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_SCT1_EN_R","esp32c6::extmem::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_SCT1_EN_R","esp32c6::extmem::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_SCT1_EN_R","esp32c6::extmem::l1_cache_prelock_conf::L1_CACHE_PRELOCK_SCT0_EN_R","esp32c6::extmem::l1_cache_prelock_conf::L1_CACHE_PRELOCK_SCT1_EN_R","esp32c6::extmem::cache_lock_ctrl::CACHE_LOCK_ENA_R","esp32c6::extmem::cache_lock_ctrl::CACHE_UNLOCK_ENA_R","esp32c6::extmem::cache_lock_ctrl::CACHE_LOCK_DONE_R","esp32c6::extmem::cache_sync_ctrl::CACHE_INVALIDATE_ENA_R","esp32c6::extmem::cache_sync_ctrl::CACHE_CLEAN_ENA_R","esp32c6::extmem::cache_sync_ctrl::CACHE_WRITEBACK_ENA_R","esp32c6::extmem::cache_sync_ctrl::CACHE_WRITEBACK_INVALIDATE_ENA_R","esp32c6::extmem::cache_sync_ctrl::CACHE_SYNC_DONE_R","esp32c6::extmem::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_ENA_R","esp32c6::extmem::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_DONE_R","esp32c6::extmem::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_ORDER_R","esp32c6::extmem::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_ENA_R","esp32c6::extmem::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_DONE_R","esp32c6::extmem::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_ORDER_R","esp32c6::extmem::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_ENA_R","esp32c6::extmem::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_DONE_R","esp32c6::extmem::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_ORDER_R","esp32c6::extmem::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_ENA_R","esp32c6::extmem::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_DONE_R","esp32c6::extmem::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_ORDER_R","esp32c6::extmem::l1_cache_preload_ctrl::L1_CACHE_PRELOAD_ENA_R","esp32c6::extmem::l1_cache_preload_ctrl::L1_CACHE_PRELOAD_DONE_R","esp32c6::extmem::l1_cache_preload_ctrl::L1_CACHE_PRELOAD_ORDER_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_ENA_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_DONE_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_ENA_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_DONE_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_ENA_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_DONE_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_ENA_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_DONE_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_DONE_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_ORDER_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_SCT2_ENA_R","esp32c6::extmem::l1_cache_autoload_ctrl::L1_CACHE_AUTOLOAD_SCT3_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_IBUS0_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_IBUS1_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_IBUS2_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_IBUS3_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_BUS0_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_BUS1_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_DBUS2_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_ena::L1_DBUS3_OVF_INT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_IBUS0_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_IBUS1_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_IBUS2_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_IBUS3_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_DBUS2_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_clr::L1_DBUS3_OVF_INT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_IBUS0_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_IBUS1_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_IBUS2_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_IBUS3_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_BUS0_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_BUS1_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_DBUS2_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_raw::L1_DBUS3_OVF_INT_RAW_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_IBUS0_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_IBUS1_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_IBUS2_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_IBUS3_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_BUS0_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_BUS1_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_DBUS2_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_int_st::L1_DBUS3_OVF_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_ICACHE0_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_ICACHE1_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_ICACHE2_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_ICACHE3_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_ena::L1_CACHE_FAIL_INT_ENA_R","esp32c6::extmem::l1_cache_acs_fail_int_clr::L1_ICACHE0_FAIL_INT_CLR_R","esp32c6::extmem::l1_cache_acs_fail_int_clr::L1_ICACHE1_FAIL_INT_CLR_R","esp32c6::extmem::l1_cache_acs_fail_int_clr::L1_ICACHE2_FAIL_INT_CLR_R","esp32c6::extmem::l1_cache_acs_fail_int_clr::L1_ICACHE3_FAIL_INT_CLR_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_ICACHE0_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_ICACHE1_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_ICACHE2_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_ICACHE3_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_raw::L1_CACHE_FAIL_INT_RAW_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_ICACHE0_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_ICACHE1_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_ICACHE2_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_ICACHE3_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_fail_int_st::L1_CACHE_FAIL_INT_ST_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS0_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS1_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS2_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS3_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_BUS0_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_BUS1_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_DBUS2_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_DBUS3_CNT_ENA_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS0_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS1_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS2_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_IBUS3_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_DBUS2_CNT_CLR_R","esp32c6::extmem::l1_cache_acs_cnt_ctrl::L1_DBUS3_CNT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE0_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE1_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE2_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE3_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_CACHE_PLD_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::CACHE_SYNC_DONE_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE0_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE1_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE2_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_ICACHE3_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::L1_CACHE_PLD_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_ena::CACHE_SYNC_ERR_INT_ENA_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE0_PLD_DONE_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE1_PLD_DONE_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE2_PLD_DONE_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE3_PLD_DONE_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE0_PLD_ERR_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE1_PLD_ERR_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE2_PLD_ERR_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_clr::L1_ICACHE3_PLD_ERR_INT_CLR_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE0_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE1_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE2_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE3_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_CACHE_PLD_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::CACHE_SYNC_DONE_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE0_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE1_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE2_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_ICACHE3_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::L1_CACHE_PLD_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_raw::CACHE_SYNC_ERR_INT_RAW_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE0_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE1_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE2_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE3_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_CACHE_PLD_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::CACHE_SYNC_DONE_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE0_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE1_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE2_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_ICACHE3_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::L1_CACHE_PLD_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_preload_int_st::CACHE_SYNC_ERR_INT_ST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_ICACHE0_SYNC_RST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_ICACHE1_SYNC_RST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_ICACHE2_SYNC_RST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_ICACHE3_SYNC_RST_R","esp32c6::extmem::l1_cache_sync_rst_ctrl::L1_CACHE_SYNC_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_ICACHE0_PLD_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_ICACHE1_PLD_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_ICACHE2_PLD_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_ICACHE3_PLD_RST_R","esp32c6::extmem::l1_cache_preload_rst_ctrl::L1_CACHE_PLD_RST_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE0_ALD_BUF_CLR_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE1_ALD_BUF_CLR_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE2_ALD_BUF_CLR_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE3_ALD_BUF_CLR_R","esp32c6::extmem::l1_cache_autoload_buf_clr_ctrl::L1_CACHE_ALD_BUF_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_ICACHE0_UNALLOC_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_ICACHE1_UNALLOC_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_ICACHE2_UNALLOC_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_ICACHE3_UNALLOC_CLR_R","esp32c6::extmem::l1_unallocate_buffer_clear::L1_CACHE_UNALLOC_CLR_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE0_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE1_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE2_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE3_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_CACHE_TAG_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE0_MEM_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE1_MEM_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE2_MEM_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_ICACHE3_MEM_OBJECT_R","esp32c6::extmem::l1_cache_object_ctrl::L1_CACHE_MEM_OBJECT_R","esp32c6::extmem::l2_cache_ctrl::L2_CACHE_SHUT_DMA_R","esp32c6::extmem::l2_bypass_cache_conf::BYPASS_L2_CACHE_EN_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_1K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_2K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_4K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_8K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_16K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_32K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_64K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_128K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_256K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_512K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_1024K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_2048K_R","esp32c6::extmem::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_4096K_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_8_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_16_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_32_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_64_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_128_R","esp32c6::extmem::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_256_R","esp32c6::extmem::l2_cache_wrap_around_ctrl::L2_CACHE_WRAP_R","esp32c6::extmem::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_ON_R","esp32c6::extmem::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_PD_R","esp32c6::extmem::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_PU_R","esp32c6::extmem::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_ON_R","esp32c6::extmem::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_PD_R","esp32c6::extmem::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_PU_R","esp32c6::extmem::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_EN_R","esp32c6::extmem::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_MODE_R","esp32c6::extmem::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_DONE_R","esp32c6::extmem::l2_cache_data_mem_acs_conf::L2_CACHE_DATA_MEM_RD_EN_R","esp32c6::extmem::l2_cache_data_mem_acs_conf::L2_CACHE_DATA_MEM_WR_EN_R","esp32c6::extmem::l2_cache_tag_mem_acs_conf::L2_CACHE_TAG_MEM_RD_EN_R","esp32c6::extmem::l2_cache_tag_mem_acs_conf::L2_CACHE_TAG_MEM_WR_EN_R","esp32c6::extmem::l2_cache_prelock_conf::L2_CACHE_PRELOCK_SCT0_EN_R","esp32c6::extmem::l2_cache_prelock_conf::L2_CACHE_PRELOCK_SCT1_EN_R","esp32c6::extmem::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_ENA_R","esp32c6::extmem::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_DONE_R","esp32c6::extmem::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_ORDER_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_ENA_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_DONE_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_ORDER_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT0_ENA_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT1_ENA_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT2_ENA_R","esp32c6::extmem::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT3_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_IBUS0_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_IBUS1_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_IBUS2_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_IBUS3_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_DBUS0_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_DBUS1_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_DBUS2_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_ena::L2_DBUS3_OVF_INT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_IBUS0_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_IBUS1_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_IBUS2_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_IBUS3_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_DBUS0_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_DBUS1_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_DBUS2_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_clr::L2_DBUS3_OVF_INT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_IBUS0_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_IBUS1_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_IBUS2_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_IBUS3_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_DBUS0_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_DBUS1_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_DBUS2_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_raw::L2_DBUS3_OVF_INT_RAW_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_IBUS0_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_IBUS1_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_IBUS2_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_IBUS3_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_DBUS0_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_DBUS1_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_DBUS2_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_int_st::L2_DBUS3_OVF_INT_ST_R","esp32c6::extmem::l2_cache_acs_fail_int_ena::L2_CACHE_FAIL_INT_ENA_R","esp32c6::extmem::l2_cache_acs_fail_int_clr::L2_CACHE_FAIL_INT_CLR_R","esp32c6::extmem::l2_cache_acs_fail_int_raw::L2_CACHE_FAIL_INT_RAW_R","esp32c6::extmem::l2_cache_acs_fail_int_st::L2_CACHE_FAIL_INT_ST_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS0_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS1_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS2_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS3_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS0_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS1_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS2_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS3_CNT_ENA_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS0_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS1_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS2_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_IBUS3_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS0_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS1_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS2_CNT_CLR_R","esp32c6::extmem::l2_cache_acs_cnt_ctrl::L2_DBUS3_CNT_CLR_R","esp32c6::extmem::l2_cache_sync_preload_int_ena::L2_CACHE_PLD_DONE_INT_ENA_R","esp32c6::extmem::l2_cache_sync_preload_int_ena::L2_CACHE_PLD_ERR_INT_ENA_R","esp32c6::extmem::l2_cache_sync_preload_int_clr::L2_CACHE_PLD_DONE_INT_CLR_R","esp32c6::extmem::l2_cache_sync_preload_int_clr::L2_CACHE_PLD_ERR_INT_CLR_R","esp32c6::extmem::l2_cache_sync_preload_int_raw::L2_CACHE_PLD_DONE_INT_RAW_R","esp32c6::extmem::l2_cache_sync_preload_int_raw::L2_CACHE_PLD_ERR_INT_RAW_R","esp32c6::extmem::l2_cache_sync_preload_int_st::L2_CACHE_PLD_DONE_INT_ST_R","esp32c6::extmem::l2_cache_sync_preload_int_st::L2_CACHE_PLD_ERR_INT_ST_R","esp32c6::extmem::l2_cache_sync_rst_ctrl::L2_CACHE_SYNC_RST_R","esp32c6::extmem::l2_cache_preload_rst_ctrl::L2_CACHE_PLD_RST_R","esp32c6::extmem::l2_cache_autoload_buf_clr_ctrl::L2_CACHE_ALD_BUF_CLR_R","esp32c6::extmem::l2_unallocate_buffer_clear::L2_CACHE_UNALLOC_CLR_R","esp32c6::extmem::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_CC_R","esp32c6::extmem::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_WB_R","esp32c6::extmem::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_WMA_R","esp32c6::extmem::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_RMA_R","esp32c6::extmem::l2_cache_object_ctrl::L2_CACHE_TAG_OBJECT_R","esp32c6::extmem::l2_cache_object_ctrl::L2_CACHE_MEM_OBJECT_R","esp32c6::extmem::clock_gate::CLK_EN_R","esp32c6::gpio::pin::PAD_DRIVER_R","esp32c6::gpio::pin::WAKEUP_ENABLE_R","esp32c6::gpio::func_in_sel_cfg::IN_INV_SEL_R","esp32c6::gpio::func_in_sel_cfg::SEL_R","esp32c6::gpio::func_out_sel_cfg::INV_SEL_R","esp32c6::gpio::func_out_sel_cfg::OEN_SEL_R","esp32c6::gpio::func_out_sel_cfg::OEN_INV_SEL_R","esp32c6::gpio::clock_gate::CLK_EN_R","esp32c6::gpio_sd::clock_gate::CLK_EN_R","esp32c6::gpio_sd::sigmadelta_misc::FUNCTION_CLK_EN_R","esp32c6::gpio_sd::sigmadelta_misc::SPI_SWAP_R","esp32c6::gpio_sd::glitch_filter_ch::FILTER_CH0_EN_R","esp32c6::gpio_sd::etm_event_ch_cfg::ETM_CH0_EVENT_EN_R","esp32c6::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO0_EN_R","esp32c6::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO1_EN_R","esp32c6::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO2_EN_R","esp32c6::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO3_EN_R","esp32c6::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO4_EN_R","esp32c6::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO5_EN_R","esp32c6::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO6_EN_R","esp32c6::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO7_EN_R","esp32c6::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO8_EN_R","esp32c6::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO9_EN_R","esp32c6::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO10_EN_R","esp32c6::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO11_EN_R","esp32c6::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO12_EN_R","esp32c6::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO13_EN_R","esp32c6::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO14_EN_R","esp32c6::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO15_EN_R","esp32c6::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO16_EN_R","esp32c6::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO17_EN_R","esp32c6::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO18_EN_R","esp32c6::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO19_EN_R","esp32c6::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO20_EN_R","esp32c6::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO21_EN_R","esp32c6::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO22_EN_R","esp32c6::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO23_EN_R","esp32c6::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO24_EN_R","esp32c6::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO25_EN_R","esp32c6::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO26_EN_R","esp32c6::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO27_EN_R","esp32c6::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO28_EN_R","esp32c6::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO29_EN_R","esp32c6::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO30_EN_R","esp32c6::hinf::cfg_data1::SDIO_ENABLE_R","esp32c6::hinf::cfg_data1::SDIO_IOREADY1_R","esp32c6::hinf::cfg_data1::HIGHSPEED_ENABLE_R","esp32c6::hinf::cfg_data1::HIGHSPEED_MODE_R","esp32c6::hinf::cfg_data1::SDIO_CD_ENABLE_R","esp32c6::hinf::cfg_data1::SDIO_IOREADY2_R","esp32c6::hinf::cfg_data1::SDIO_INT_MASK_R","esp32c6::hinf::cfg_data1::IOENABLE2_R","esp32c6::hinf::cfg_data1::CD_DISABLE_R","esp32c6::hinf::cfg_data1::FUNC1_EPS_R","esp32c6::hinf::cfg_data1::EMP_R","esp32c6::hinf::cfg_data1::IOENABLE1_R","esp32c6::hinf::cfg_data1::FUNC2_EPS_R","esp32c6::hinf::cfg_data7::SDIO_RST_R","esp32c6::hinf::cfg_data7::SDIO_IOREADY0_R","esp32c6::hinf::cfg_data7::SDIO_MEM_PD_R","esp32c6::hinf::cfg_data7::ESDIO_DATA1_INT_EN_R","esp32c6::hinf::cfg_data7::SDIO_SWITCH_VOLT_SW_R","esp32c6::hinf::cfg_data7::DDR50_BLK_LEN_FIX_EN_R","esp32c6::hinf::cfg_data7::CLK_EN_R","esp32c6::hinf::cfg_data7::SDDR50_R","esp32c6::hinf::cfg_data7::SSDR104_R","esp32c6::hinf::cfg_data7::SSDR50_R","esp32c6::hinf::cfg_data7::SDTD_R","esp32c6::hinf::cfg_data7::SDTA_R","esp32c6::hinf::cfg_data7::SDTC_R","esp32c6::hinf::cfg_data7::SAI_R","esp32c6::hinf::conf_status::SDR25_ST_R","esp32c6::hinf::conf_status::SDR50_ST_R","esp32c6::hinf::conf_status::SDR104_ST_R","esp32c6::hinf::conf_status::DDR50_ST_R","esp32c6::hinf::conf_status::SDIO_SWITCH_VOLT_ST_R","esp32c6::hinf::conf_status::SDIO_SWITCH_END_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_RDN_RESULT_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_RDN_ENA_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_SDIO_CLK_RDN_RESULT_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_SDIO_CLK_RDN_ENA_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_SDCLK_PAD_RDN_RESULT_R","esp32c6::hinf::sdio_slave_eco_conf::SDIO_SLAVE_SDCLK_PAD_RDN_ENA_R","esp32c6::hinf::sdio_slave_ldo_conf::LDO_READY_CTL_IN_EN_R","esp32c6::hinf::sdio_slave_ldo_conf::LDO_READY_IGNORE_EN_R","esp32c6::hmac::query_error::QUERY_CHECK_R","esp32c6::hmac::query_busy::BUSY_STATE_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R0_PMS_X_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R0_PMS_W_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R0_PMS_R_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R1_PMS_X_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R1_PMS_W_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R1_PMS_R_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R2_PMS_X_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R2_PMS_W_R","esp32c6::hp_apm::region0_pms_attr::REGION0_R2_PMS_R_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R0_PMS_X_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R0_PMS_W_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R0_PMS_R_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R1_PMS_X_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R1_PMS_W_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R1_PMS_R_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R2_PMS_X_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R2_PMS_W_R","esp32c6::hp_apm::region1_pms_attr::REGION1_R2_PMS_R_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R0_PMS_X_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R0_PMS_W_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R0_PMS_R_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R1_PMS_X_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R1_PMS_W_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R1_PMS_R_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R2_PMS_X_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R2_PMS_W_R","esp32c6::hp_apm::region2_pms_attr::REGION2_R2_PMS_R_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R0_PMS_X_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R0_PMS_W_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R0_PMS_R_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R1_PMS_X_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R1_PMS_W_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R1_PMS_R_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R2_PMS_X_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R2_PMS_W_R","esp32c6::hp_apm::region3_pms_attr::REGION3_R2_PMS_R_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R0_PMS_X_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R0_PMS_W_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R0_PMS_R_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R1_PMS_X_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R1_PMS_W_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R1_PMS_R_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R2_PMS_X_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R2_PMS_W_R","esp32c6::hp_apm::region4_pms_attr::REGION4_R2_PMS_R_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R0_PMS_X_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R0_PMS_W_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R0_PMS_R_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R1_PMS_X_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R1_PMS_W_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R1_PMS_R_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R2_PMS_X_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R2_PMS_W_R","esp32c6::hp_apm::region5_pms_attr::REGION5_R2_PMS_R_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R0_PMS_X_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R0_PMS_W_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R0_PMS_R_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R1_PMS_X_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R1_PMS_W_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R1_PMS_R_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R2_PMS_X_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R2_PMS_W_R","esp32c6::hp_apm::region6_pms_attr::REGION6_R2_PMS_R_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R0_PMS_X_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R0_PMS_W_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R0_PMS_R_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R1_PMS_X_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R1_PMS_W_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R1_PMS_R_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R2_PMS_X_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R2_PMS_W_R","esp32c6::hp_apm::region7_pms_attr::REGION7_R2_PMS_R_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R0_PMS_X_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R0_PMS_W_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R0_PMS_R_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R1_PMS_X_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R1_PMS_W_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R1_PMS_R_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R2_PMS_X_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R2_PMS_W_R","esp32c6::hp_apm::region8_pms_attr::REGION8_R2_PMS_R_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R0_PMS_X_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R0_PMS_W_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R0_PMS_R_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R1_PMS_X_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R1_PMS_W_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R1_PMS_R_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R2_PMS_X_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R2_PMS_W_R","esp32c6::hp_apm::region9_pms_attr::REGION9_R2_PMS_R_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R0_PMS_X_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R0_PMS_W_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R0_PMS_R_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R1_PMS_X_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R1_PMS_W_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R1_PMS_R_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R2_PMS_X_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R2_PMS_W_R","esp32c6::hp_apm::region10_pms_attr::REGION10_R2_PMS_R_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R0_PMS_X_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R0_PMS_W_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R0_PMS_R_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R1_PMS_X_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R1_PMS_W_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R1_PMS_R_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R2_PMS_X_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R2_PMS_W_R","esp32c6::hp_apm::region11_pms_attr::REGION11_R2_PMS_R_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R0_PMS_X_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R0_PMS_W_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R0_PMS_R_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R1_PMS_X_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R1_PMS_W_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R1_PMS_R_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R2_PMS_X_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R2_PMS_W_R","esp32c6::hp_apm::region12_pms_attr::REGION12_R2_PMS_R_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R0_PMS_X_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R0_PMS_W_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R0_PMS_R_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R1_PMS_X_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R1_PMS_W_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R1_PMS_R_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R2_PMS_X_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R2_PMS_W_R","esp32c6::hp_apm::region13_pms_attr::REGION13_R2_PMS_R_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R0_PMS_X_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R0_PMS_W_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R0_PMS_R_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R1_PMS_X_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R1_PMS_W_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R1_PMS_R_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R2_PMS_X_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R2_PMS_W_R","esp32c6::hp_apm::region14_pms_attr::REGION14_R2_PMS_R_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R0_PMS_X_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R0_PMS_W_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R0_PMS_R_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R1_PMS_X_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R1_PMS_W_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R1_PMS_R_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R2_PMS_X_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R2_PMS_W_R","esp32c6::hp_apm::region15_pms_attr::REGION15_R2_PMS_R_R","esp32c6::hp_apm::func_ctrl::M0_PMS_FUNC_EN_R","esp32c6::hp_apm::func_ctrl::M1_PMS_FUNC_EN_R","esp32c6::hp_apm::func_ctrl::M2_PMS_FUNC_EN_R","esp32c6::hp_apm::func_ctrl::M3_PMS_FUNC_EN_R","esp32c6::hp_apm::int_en::M0_APM_INT_EN_R","esp32c6::hp_apm::int_en::M1_APM_INT_EN_R","esp32c6::hp_apm::int_en::M2_APM_INT_EN_R","esp32c6::hp_apm::int_en::M3_APM_INT_EN_R","esp32c6::hp_apm::clock_gate::CLK_EN_R","esp32c6::hp_sys::external_device_encrypt_decrypt_control::ENABLE_SPI_MANUAL_ENCRYPT_R","esp32c6::hp_sys::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_DB_ENCRYPT_R","esp32c6::hp_sys::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_G0CB_DECRYPT_R","esp32c6::hp_sys::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","esp32c6::hp_sys::sram_usage_conf::CACHE_USAGE_R","esp32c6::hp_sys::sram_usage_conf::MAC_DUMP_ALLOC_R","esp32c6::hp_sys::sec_dpa_conf::SEC_DPA_CFG_SEL_R","esp32c6::hp_sys::cpu_peri_timeout_conf::CPU_PERI_TIMEOUT_PROTECT_EN_R","esp32c6::hp_sys::hp_peri_timeout_conf::HP_PERI_TIMEOUT_PROTECT_EN_R","esp32c6::hp_sys::modem_peri_timeout_conf::MODEM_PERI_TIMEOUT_PROTECT_EN_R","esp32c6::hp_sys::sdio_ctrl::DIS_SDIO_PROB_R","esp32c6::hp_sys::sdio_ctrl::SDIO_WIN_ACCESS_EN_R","esp32c6::hp_sys::retention_conf::RETENTION_DISABLE_R","esp32c6::hp_sys::rom_table_lock::ROM_TABLE_LOCK_R","esp32c6::hp_sys::core_debug_runstall_conf::CORE_DEBUG_RUNSTALL_ENABLE_R","esp32c6::hp_sys::rnd_eco::REDCY_ENA_R","esp32c6::hp_sys::rnd_eco::REDCY_RESULT_R","esp32c6::hp_sys::clock_gate::CLK_EN_R","esp32c6::i2c0::ctr::SDA_FORCE_OUT_R","esp32c6::i2c0::ctr::SCL_FORCE_OUT_R","esp32c6::i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32c6::i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32c6::i2c0::ctr::MS_MODE_R","esp32c6::i2c0::ctr::TX_LSB_FIRST_R","esp32c6::i2c0::ctr::RX_LSB_FIRST_R","esp32c6::i2c0::ctr::CLK_EN_R","esp32c6::i2c0::ctr::ARBITRATION_EN_R","esp32c6::i2c0::ctr::SLV_TX_AUTO_START_EN_R","esp32c6::i2c0::ctr::ADDR_10BIT_RW_CHECK_EN_R","esp32c6::i2c0::ctr::ADDR_BROADCASTING_EN_R","esp32c6::i2c0::sr::RESP_REC_R","esp32c6::i2c0::sr::SLAVE_RW_R","esp32c6::i2c0::sr::ARB_LOST_R","esp32c6::i2c0::sr::BUS_BUSY_R","esp32c6::i2c0::sr::SLAVE_ADDRESSED_R","esp32c6::i2c0::to::TIME_OUT_EN_R","esp32c6::i2c0::slave_addr::ADDR_10BIT_EN_R","esp32c6::i2c0::fifo_conf::NONFIFO_EN_R","esp32c6::i2c0::fifo_conf::FIFO_ADDR_CFG_EN_R","esp32c6::i2c0::fifo_conf::RX_FIFO_RST_R","esp32c6::i2c0::fifo_conf::TX_FIFO_RST_R","esp32c6::i2c0::fifo_conf::FIFO_PRT_EN_R","esp32c6::i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32c6::i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32c6::i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c6::i2c0::int_raw::END_DETECT_INT_RAW_R","esp32c6::i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32c6::i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32c6::i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32c6::i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32c6::i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32c6::i2c0::int_raw::TRANS_START_INT_RAW_R","esp32c6::i2c0::int_raw::NACK_INT_RAW_R","esp32c6::i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32c6::i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32c6::i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32c6::i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32c6::i2c0::int_raw::DET_START_INT_RAW_R","esp32c6::i2c0::int_raw::SLAVE_STRETCH_INT_RAW_R","esp32c6::i2c0::int_raw::GENERAL_CALL_INT_RAW_R","esp32c6::i2c0::int_raw::SLAVE_ADDR_UNMATCH_INT_RAW_R","esp32c6::i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32c6::i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32c6::i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c6::i2c0::int_ena::END_DETECT_INT_ENA_R","esp32c6::i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32c6::i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32c6::i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32c6::i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32c6::i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32c6::i2c0::int_ena::TRANS_START_INT_ENA_R","esp32c6::i2c0::int_ena::NACK_INT_ENA_R","esp32c6::i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32c6::i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32c6::i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32c6::i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32c6::i2c0::int_ena::DET_START_INT_ENA_R","esp32c6::i2c0::int_ena::SLAVE_STRETCH_INT_ENA_R","esp32c6::i2c0::int_ena::GENERAL_CALL_INT_ENA_R","esp32c6::i2c0::int_ena::SLAVE_ADDR_UNMATCH_INT_ENA_R","esp32c6::i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32c6::i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32c6::i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32c6::i2c0::int_status::END_DETECT_INT_ST_R","esp32c6::i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32c6::i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32c6::i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32c6::i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32c6::i2c0::int_status::TIME_OUT_INT_ST_R","esp32c6::i2c0::int_status::TRANS_START_INT_ST_R","esp32c6::i2c0::int_status::NACK_INT_ST_R","esp32c6::i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32c6::i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32c6::i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32c6::i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32c6::i2c0::int_status::DET_START_INT_ST_R","esp32c6::i2c0::int_status::SLAVE_STRETCH_INT_ST_R","esp32c6::i2c0::int_status::GENERAL_CALL_INT_ST_R","esp32c6::i2c0::int_status::SLAVE_ADDR_UNMATCH_INT_ST_R","esp32c6::i2c0::filter_cfg::SCL_FILTER_EN_R","esp32c6::i2c0::filter_cfg::SDA_FILTER_EN_R","esp32c6::i2c0::clk_conf::SCLK_SEL_R","esp32c6::i2c0::clk_conf::SCLK_ACTIVE_R","esp32c6::i2c0::comd::COMMAND_DONE_R","esp32c6::i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32c6::i2c0::scl_sp_conf::SCL_PD_EN_R","esp32c6::i2c0::scl_sp_conf::SDA_PD_EN_R","esp32c6::i2c0::scl_stretch_conf::SLAVE_SCL_STRETCH_EN_R","esp32c6::i2c0::scl_stretch_conf::SLAVE_BYTE_ACK_CTL_EN_R","esp32c6::i2c0::scl_stretch_conf::SLAVE_BYTE_ACK_LVL_R","esp32c6::i2s0::int_raw::RX_DONE_INT_RAW_R","esp32c6::i2s0::int_raw::TX_DONE_INT_RAW_R","esp32c6::i2s0::int_raw::RX_HUNG_INT_RAW_R","esp32c6::i2s0::int_raw::TX_HUNG_INT_RAW_R","esp32c6::i2s0::int_st::RX_DONE_INT_ST_R","esp32c6::i2s0::int_st::TX_DONE_INT_ST_R","esp32c6::i2s0::int_st::RX_HUNG_INT_ST_R","esp32c6::i2s0::int_st::TX_HUNG_INT_ST_R","esp32c6::i2s0::int_ena::RX_DONE_INT_ENA_R","esp32c6::i2s0::int_ena::TX_DONE_INT_ENA_R","esp32c6::i2s0::int_ena::RX_HUNG_INT_ENA_R","esp32c6::i2s0::int_ena::TX_HUNG_INT_ENA_R","esp32c6::i2s0::rx_conf::RX_START_R","esp32c6::i2s0::rx_conf::RX_SLAVE_MOD_R","esp32c6::i2s0::rx_conf::RX_MONO_R","esp32c6::i2s0::rx_conf::RX_BIG_ENDIAN_R","esp32c6::i2s0::rx_conf::RX_UPDATE_R","esp32c6::i2s0::rx_conf::RX_MONO_FST_VLD_R","esp32c6::i2s0::rx_conf::RX_PCM_BYPASS_R","esp32c6::i2s0::rx_conf::RX_LEFT_ALIGN_R","esp32c6::i2s0::rx_conf::RX_24_FILL_EN_R","esp32c6::i2s0::rx_conf::RX_WS_IDLE_POL_R","esp32c6::i2s0::rx_conf::RX_BIT_ORDER_R","esp32c6::i2s0::rx_conf::RX_TDM_EN_R","esp32c6::i2s0::rx_conf::RX_PDM_EN_R","esp32c6::i2s0::tx_conf::TX_START_R","esp32c6::i2s0::tx_conf::TX_SLAVE_MOD_R","esp32c6::i2s0::tx_conf::TX_MONO_R","esp32c6::i2s0::tx_conf::TX_CHAN_EQUAL_R","esp32c6::i2s0::tx_conf::TX_BIG_ENDIAN_R","esp32c6::i2s0::tx_conf::TX_UPDATE_R","esp32c6::i2s0::tx_conf::TX_MONO_FST_VLD_R","esp32c6::i2s0::tx_conf::TX_PCM_BYPASS_R","esp32c6::i2s0::tx_conf::TX_STOP_EN_R","esp32c6::i2s0::tx_conf::TX_LEFT_ALIGN_R","esp32c6::i2s0::tx_conf::TX_24_FILL_EN_R","esp32c6::i2s0::tx_conf::TX_WS_IDLE_POL_R","esp32c6::i2s0::tx_conf::TX_BIT_ORDER_R","esp32c6::i2s0::tx_conf::TX_TDM_EN_R","esp32c6::i2s0::tx_conf::TX_PDM_EN_R","esp32c6::i2s0::tx_conf::SIG_LOOPBACK_R","esp32c6::i2s0::rx_conf1::RX_MSB_SHIFT_R","esp32c6::i2s0::tx_conf1::TX_MSB_SHIFT_R","esp32c6::i2s0::tx_conf1::TX_BCK_NO_DLY_R","esp32c6::i2s0::rx_clkm_conf::RX_CLK_ACTIVE_R","esp32c6::i2s0::rx_clkm_conf::MCLK_SEL_R","esp32c6::i2s0::tx_clkm_conf::TX_CLK_ACTIVE_R","esp32c6::i2s0::tx_clkm_conf::CLK_EN_R","esp32c6::i2s0::rx_clkm_div_conf::RX_CLKM_DIV_YN1_R","esp32c6::i2s0::tx_clkm_div_conf::TX_CLKM_DIV_YN1_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_HP_BYPASS_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_DITHER2_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_DITHER_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_DAC_2OUT_EN_R","esp32c6::i2s0::tx_pcm2pdm_conf::TX_PDM_DAC_MODE_EN_R","esp32c6::i2s0::tx_pcm2pdm_conf::PCM2PDM_CONV_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN0_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN1_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN2_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN3_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN4_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN5_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN6_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN7_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN8_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN9_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN10_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN11_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN12_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN13_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN14_EN_R","esp32c6::i2s0::rx_tdm_ctrl::RX_TDM_CHAN15_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN0_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN1_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN2_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN3_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN4_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN5_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN6_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN7_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN8_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN9_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN10_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN11_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN12_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN13_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN14_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_CHAN15_EN_R","esp32c6::i2s0::tx_tdm_ctrl::TX_TDM_SKIP_MSK_EN_R","esp32c6::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_ENA_R","esp32c6::i2s0::state::TX_IDLE_R","esp32c6::interrupt_core0::clock_gate::REG_CLK_EN_R","esp32c6::intpri::cpu_intr_from_cpu_0::CPU_INTR_FROM_CPU_0_R","esp32c6::intpri::cpu_intr_from_cpu_1::CPU_INTR_FROM_CPU_1_R","esp32c6::intpri::cpu_intr_from_cpu_2::CPU_INTR_FROM_CPU_2_R","esp32c6::intpri::cpu_intr_from_cpu_3::CPU_INTR_FROM_CPU_3_R","esp32c6::intpri::clock_gate::CLK_EN_R","esp32c6::intpri::rnd_eco::REDCY_ENA_R","esp32c6::intpri::rnd_eco::REDCY_RESULT_R","esp32c6::io_mux::gpio::MCU_OE_R","esp32c6::io_mux::gpio::SLP_SEL_R","esp32c6::io_mux::gpio::MCU_WPD_R","esp32c6::io_mux::gpio::MCU_WPU_R","esp32c6::io_mux::gpio::MCU_IE_R","esp32c6::io_mux::gpio::FUN_WPD_R","esp32c6::io_mux::gpio::FUN_WPU_R","esp32c6::io_mux::gpio::FUN_IE_R","esp32c6::io_mux::gpio::FILTER_EN_R","esp32c6::ledc::ch_conf0::SIG_OUT_EN_R","esp32c6::ledc::ch_conf0::IDLE_LV_R","esp32c6::ledc::ch_conf0::OVF_CNT_EN_R","esp32c6::ledc::ch_conf1::DUTY_START_R","esp32c6::ledc::timer_conf::PAUSE_R","esp32c6::ledc::timer_conf::RST_R","esp32c6::ledc::timer_conf::TICK_SEL_R","esp32c6::ledc::int_raw::TIMER0_OVF_INT_RAW_R","esp32c6::ledc::int_raw::TIMER1_OVF_INT_RAW_R","esp32c6::ledc::int_raw::TIMER2_OVF_INT_RAW_R","esp32c6::ledc::int_raw::TIMER3_OVF_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH0_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH1_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH2_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH3_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH4_INT_RAW_R","esp32c6::ledc::int_raw::DUTY_CHNG_END_CH5_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH0_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH1_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH2_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH3_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH4_INT_RAW_R","esp32c6::ledc::int_raw::OVF_CNT_CH5_INT_RAW_R","esp32c6::ledc::int_st::TIMER0_OVF_INT_ST_R","esp32c6::ledc::int_st::TIMER1_OVF_INT_ST_R","esp32c6::ledc::int_st::TIMER2_OVF_INT_ST_R","esp32c6::ledc::int_st::TIMER3_OVF_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH0_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH1_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH2_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH3_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH4_INT_ST_R","esp32c6::ledc::int_st::DUTY_CHNG_END_CH5_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH0_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH1_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH2_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH3_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH4_INT_ST_R","esp32c6::ledc::int_st::OVF_CNT_CH5_INT_ST_R","esp32c6::ledc::int_ena::TIMER0_OVF_INT_ENA_R","esp32c6::ledc::int_ena::TIMER1_OVF_INT_ENA_R","esp32c6::ledc::int_ena::TIMER2_OVF_INT_ENA_R","esp32c6::ledc::int_ena::TIMER3_OVF_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH0_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH1_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH2_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH3_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH4_INT_ENA_R","esp32c6::ledc::int_ena::DUTY_CHNG_END_CH5_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH0_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH1_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH2_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH3_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH4_INT_ENA_R","esp32c6::ledc::int_ena::OVF_CNT_CH5_INT_ENA_R","esp32c6::ledc::ch_gamma_wr::CH_GAMMA_DUTY_INC_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH0_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH1_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH2_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH3_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH4_EN_R","esp32c6::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH5_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH0_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH1_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH2_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH3_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH4_EN_R","esp32c6::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH5_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME_OVF_TIMER0_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME_OVF_TIMER1_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME_OVF_TIMER2_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME_OVF_TIMER3_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME0_CMP_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME1_CMP_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME2_CMP_EN_R","esp32c6::ledc::evt_task_en0::EVT_TIME3_CMP_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH0_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH1_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH2_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH3_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH4_EN_R","esp32c6::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH5_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER0_RES_UPDATE_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER1_RES_UPDATE_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER2_RES_UPDATE_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER3_RES_UPDATE_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER0_CAP_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER1_CAP_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER2_CAP_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER3_CAP_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH0_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH1_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH2_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH3_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH4_EN_R","esp32c6::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH5_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH0_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH1_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH2_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH3_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH4_EN_R","esp32c6::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH5_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER0_RST_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER1_RST_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER2_RST_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER3_RST_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER0_PAUSE_RESUME_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER1_PAUSE_RESUME_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER2_PAUSE_RESUME_EN_R","esp32c6::ledc::evt_task_en1::TASK_TIMER3_PAUSE_RESUME_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH0_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH1_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH2_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH3_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH4_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH5_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH0_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH1_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH2_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH3_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH4_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH5_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH0_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH1_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH2_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH3_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH4_EN_R","esp32c6::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH5_EN_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH0_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH1_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH2_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH3_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH4_R","esp32c6::ledc::conf::GAMMA_RAM_CLK_EN_CH5_R","esp32c6::ledc::conf::CLK_EN_R","esp32c6::lp_peri::clk_en::LP_TOUCH_CK_EN_R","esp32c6::lp_peri::clk_en::RNG_CK_EN_R","esp32c6::lp_peri::clk_en::OTP_DBG_CK_EN_R","esp32c6::lp_peri::clk_en::LP_UART_CK_EN_R","esp32c6::lp_peri::clk_en::LP_IO_CK_EN_R","esp32c6::lp_peri::clk_en::LP_EXT_I2C_CK_EN_R","esp32c6::lp_peri::clk_en::LP_ANA_I2C_CK_EN_R","esp32c6::lp_peri::clk_en::EFUSE_CK_EN_R","esp32c6::lp_peri::clk_en::LP_CPU_CK_EN_R","esp32c6::lp_peri::reset_en::LP_TOUCH_RESET_EN_R","esp32c6::lp_peri::reset_en::OTP_DBG_RESET_EN_R","esp32c6::lp_peri::reset_en::LP_UART_RESET_EN_R","esp32c6::lp_peri::reset_en::LP_IO_RESET_EN_R","esp32c6::lp_peri::reset_en::LP_EXT_I2C_RESET_EN_R","esp32c6::lp_peri::reset_en::LP_ANA_I2C_RESET_EN_R","esp32c6::lp_peri::reset_en::EFUSE_RESET_EN_R","esp32c6::lp_peri::cpu::LPCORE_DBGM_UNAVALIABLE_R","esp32c6::lp_peri::bus_timeout::LP_PERI_TIMEOUT_PROTECT_EN_R","esp32c6::lp_peri::mem_ctrl::UART_WAKEUP_FLAG_R","esp32c6::lp_peri::mem_ctrl::UART_WAKEUP_EN_R","esp32c6::lp_peri::mem_ctrl::UART_MEM_FORCE_PD_R","esp32c6::lp_peri::mem_ctrl::UART_MEM_FORCE_PU_R","esp32c6::lp_peri::date::CLK_EN_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_CLOSE_FLASH_ENA_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_PD_RF_ENA_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_CNT_CLR_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_INTR_ENA_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_RESET_SEL_R","esp32c6::lp_ana::bod_mode0_cntl::BOD_MODE0_RESET_ENA_R","esp32c6::lp_ana::bod_mode1_cntl::BOD_MODE1_RESET_ENA_R","esp32c6::lp_ana::ck_glitch_cntl::CK_GLITCH_RESET_ENA_R","esp32c6::lp_ana::int_raw::BOD_MODE0_INT_RAW_R","esp32c6::lp_ana::int_st::BOD_MODE0_INT_ST_R","esp32c6::lp_ana::int_ena::BOD_MODE0_INT_ENA_R","esp32c6::lp_ana::lp_int_raw::BOD_MODE0_LP_INT_RAW_R","esp32c6::lp_ana::lp_int_st::BOD_MODE0_LP_INT_ST_R","esp32c6::lp_ana::lp_int_ena::BOD_MODE0_LP_INT_ENA_R","esp32c6::lp_ana::date::CLK_EN_R","esp32c6::lp_aon::sys_cfg::FORCE_DOWNLOAD_BOOT_R","esp32c6::lp_aon::cpucore0_cfg::CPU_CORE0_OCD_HALT_ON_RESET_R","esp32c6::lp_aon::cpucore0_cfg::CPU_CORE0_STAT_VECTOR_SEL_R","esp32c6::lp_aon::cpucore0_cfg::CPU_CORE0_DRESET_MASK_R","esp32c6::lp_aon::io_mux::RESET_DISABLE_R","esp32c6::lp_aon::ext_wakeup_cntl::EXT_WAKEUP_FILTER_R","esp32c6::lp_aon::usb::RESET_DISABLE_R","esp32c6::lp_aon::lpbus::FAST_MEM_MUX_FSM_IDLE_R","esp32c6::lp_aon::lpbus::FAST_MEM_MUX_SEL_STATUS_R","esp32c6::lp_aon::lpbus::FAST_MEM_MUX_SEL_R","esp32c6::lp_aon::lpcore::ETM_WAKEUP_FLAG_R","esp32c6::lp_aon::lpcore::DISABLE_R","esp32c6::lp_aon::date::CLK_EN_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R0_PMS_X_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R0_PMS_W_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R0_PMS_R_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R1_PMS_X_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R1_PMS_W_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R1_PMS_R_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R2_PMS_X_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R2_PMS_W_R","esp32c6::lp_apm::region0_pms_attr::REGION0_R2_PMS_R_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R0_PMS_X_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R0_PMS_W_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R0_PMS_R_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R1_PMS_X_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R1_PMS_W_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R1_PMS_R_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R2_PMS_X_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R2_PMS_W_R","esp32c6::lp_apm::region1_pms_attr::REGION1_R2_PMS_R_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R0_PMS_X_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R0_PMS_W_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R0_PMS_R_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R1_PMS_X_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R1_PMS_W_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R1_PMS_R_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R2_PMS_X_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R2_PMS_W_R","esp32c6::lp_apm::region2_pms_attr::REGION2_R2_PMS_R_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R0_PMS_X_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R0_PMS_W_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R0_PMS_R_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R1_PMS_X_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R1_PMS_W_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R1_PMS_R_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R2_PMS_X_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R2_PMS_W_R","esp32c6::lp_apm::region3_pms_attr::REGION3_R2_PMS_R_R","esp32c6::lp_apm::func_ctrl::M0_PMS_FUNC_EN_R","esp32c6::lp_apm::func_ctrl::M1_PMS_FUNC_EN_R","esp32c6::lp_apm::int_en::M0_APM_INT_EN_R","esp32c6::lp_apm::int_en::M1_APM_INT_EN_R","esp32c6::lp_apm::clock_gate::CLK_EN_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R0_PMS_X_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R0_PMS_W_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R0_PMS_R_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R1_PMS_X_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R1_PMS_W_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R1_PMS_R_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R2_PMS_X_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R2_PMS_W_R","esp32c6::lp_apm0::region0_pms_attr::REGION0_R2_PMS_R_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R0_PMS_X_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R0_PMS_W_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R0_PMS_R_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R1_PMS_X_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R1_PMS_W_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R1_PMS_R_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R2_PMS_X_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R2_PMS_W_R","esp32c6::lp_apm0::region1_pms_attr::REGION1_R2_PMS_R_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R0_PMS_X_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R0_PMS_W_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R0_PMS_R_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R1_PMS_X_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R1_PMS_W_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R1_PMS_R_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R2_PMS_X_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R2_PMS_W_R","esp32c6::lp_apm0::region2_pms_attr::REGION2_R2_PMS_R_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R0_PMS_X_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R0_PMS_W_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R0_PMS_R_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R1_PMS_X_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R1_PMS_W_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R1_PMS_R_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R2_PMS_X_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R2_PMS_W_R","esp32c6::lp_apm0::region3_pms_attr::REGION3_R2_PMS_R_R","esp32c6::lp_apm0::func_ctrl::M0_PMS_FUNC_EN_R","esp32c6::lp_apm0::int_en::M0_APM_INT_EN_R","esp32c6::lp_apm0::clock_gate::CLK_EN_R","esp32c6::lp_clkrst::lp_clk_conf::FAST_CLK_SEL_R","esp32c6::lp_clkrst::lp_clk_po_en::AON_SLOW_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::AON_FAST_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::SOSC_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::FOSC_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::OSC32K_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::XTAL32K_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::CORE_EFUSE_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::SLOW_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::FAST_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::RNG_OEN_R","esp32c6::lp_clkrst::lp_clk_po_en::LPBUS_OEN_R","esp32c6::lp_clkrst::lp_clk_en::FAST_ORI_GATE_R","esp32c6::lp_clkrst::lp_rst_en::AON_EFUSE_CORE_RESET_EN_R","esp32c6::lp_clkrst::lp_rst_en::LP_TIMER_RESET_EN_R","esp32c6::lp_clkrst::lp_rst_en::WDT_RESET_EN_R","esp32c6::lp_clkrst::lp_rst_en::ANA_PERI_RESET_EN_R","esp32c6::lp_clkrst::reset_cause::CORE0_RESET_FLAG_R","esp32c6::lp_clkrst::cpu_reset::RTC_WDT_CPU_RESET_EN_R","esp32c6::lp_clkrst::cpu_reset::CPU_STALL_EN_R","esp32c6::lp_clkrst::clk_to_hp::ICG_HP_XTAL32K_R","esp32c6::lp_clkrst::clk_to_hp::ICG_HP_SOSC_R","esp32c6::lp_clkrst::clk_to_hp::ICG_HP_OSC32K_R","esp32c6::lp_clkrst::clk_to_hp::ICG_HP_FOSC_R","esp32c6::lp_clkrst::lpmem_force::LPMEM_CLK_FORCE_ON_R","esp32c6::lp_clkrst::lpperi::LP_I2C_CLK_SEL_R","esp32c6::lp_clkrst::lpperi::LP_UART_CLK_SEL_R","esp32c6::lp_clkrst::xtal32k::DBUF_XTAL32K_R","esp32c6::lp_clkrst::date::CLK_EN_R","esp32c6::lp_i2c0::ctr::SDA_FORCE_OUT_R","esp32c6::lp_i2c0::ctr::SCL_FORCE_OUT_R","esp32c6::lp_i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32c6::lp_i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32c6::lp_i2c0::ctr::TX_LSB_FIRST_R","esp32c6::lp_i2c0::ctr::RX_LSB_FIRST_R","esp32c6::lp_i2c0::ctr::CLK_EN_R","esp32c6::lp_i2c0::ctr::ARBITRATION_EN_R","esp32c6::lp_i2c0::sr::RESP_REC_R","esp32c6::lp_i2c0::sr::ARB_LOST_R","esp32c6::lp_i2c0::sr::BUS_BUSY_R","esp32c6::lp_i2c0::to::TIME_OUT_EN_R","esp32c6::lp_i2c0::fifo_conf::NONFIFO_EN_R","esp32c6::lp_i2c0::fifo_conf::RX_FIFO_RST_R","esp32c6::lp_i2c0::fifo_conf::TX_FIFO_RST_R","esp32c6::lp_i2c0::fifo_conf::FIFO_PRT_EN_R","esp32c6::lp_i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32c6::lp_i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c6::lp_i2c0::int_raw::END_DETECT_INT_RAW_R","esp32c6::lp_i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32c6::lp_i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32c6::lp_i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TRANS_START_INT_RAW_R","esp32c6::lp_i2c0::int_raw::NACK_INT_RAW_R","esp32c6::lp_i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32c6::lp_i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32c6::lp_i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32c6::lp_i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32c6::lp_i2c0::int_raw::DET_START_INT_RAW_R","esp32c6::lp_i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32c6::lp_i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c6::lp_i2c0::int_ena::END_DETECT_INT_ENA_R","esp32c6::lp_i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32c6::lp_i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32c6::lp_i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TRANS_START_INT_ENA_R","esp32c6::lp_i2c0::int_ena::NACK_INT_ENA_R","esp32c6::lp_i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32c6::lp_i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32c6::lp_i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32c6::lp_i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32c6::lp_i2c0::int_ena::DET_START_INT_ENA_R","esp32c6::lp_i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32c6::lp_i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32c6::lp_i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32c6::lp_i2c0::int_status::END_DETECT_INT_ST_R","esp32c6::lp_i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32c6::lp_i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32c6::lp_i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32c6::lp_i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32c6::lp_i2c0::int_status::TIME_OUT_INT_ST_R","esp32c6::lp_i2c0::int_status::TRANS_START_INT_ST_R","esp32c6::lp_i2c0::int_status::NACK_INT_ST_R","esp32c6::lp_i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32c6::lp_i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32c6::lp_i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32c6::lp_i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32c6::lp_i2c0::int_status::DET_START_INT_ST_R","esp32c6::lp_i2c0::filter_cfg::SCL_FILTER_EN_R","esp32c6::lp_i2c0::filter_cfg::SDA_FILTER_EN_R","esp32c6::lp_i2c0::clk_conf::SCLK_SEL_R","esp32c6::lp_i2c0::clk_conf::SCLK_ACTIVE_R","esp32c6::lp_i2c0::comd0::COMMAND0_DONE_R","esp32c6::lp_i2c0::comd1::COMMAND1_DONE_R","esp32c6::lp_i2c0::comd2::COMMAND2_DONE_R","esp32c6::lp_i2c0::comd3::COMMAND3_DONE_R","esp32c6::lp_i2c0::comd4::COMMAND4_DONE_R","esp32c6::lp_i2c0::comd5::COMMAND5_DONE_R","esp32c6::lp_i2c0::comd6::COMMAND6_DONE_R","esp32c6::lp_i2c0::comd7::COMMAND7_DONE_R","esp32c6::lp_i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32c6::lp_i2c0::scl_sp_conf::SCL_PD_EN_R","esp32c6::lp_i2c0::scl_sp_conf::SDA_PD_EN_R","esp32c6::lp_i2c_ana_mst::i2c0_ctrl::LP_I2C_ANA_MAST_I2C0_BUSY_R","esp32c6::lp_i2c_ana_mst::i2c0_data::LP_I2C_ANA_MAST_I2C_MST_SEL_R","esp32c6::lp_i2c_ana_mst::date::LP_I2C_ANA_MAST_I2C_MAT_CLK_EN_R","esp32c6::lp_io::pin0::PAD_DRIVER_R","esp32c6::lp_io::pin0::WAKEUP_ENABLE_R","esp32c6::lp_io::pin0::FILTER_EN_R","esp32c6::lp_io::pin1::PAD_DRIVER_R","esp32c6::lp_io::pin1::WAKEUP_ENABLE_R","esp32c6::lp_io::pin1::FILTER_EN_R","esp32c6::lp_io::pin2::PAD_DRIVER_R","esp32c6::lp_io::pin2::WAKEUP_ENABLE_R","esp32c6::lp_io::pin2::FILTER_EN_R","esp32c6::lp_io::pin3::PAD_DRIVER_R","esp32c6::lp_io::pin3::WAKEUP_ENABLE_R","esp32c6::lp_io::pin3::FILTER_EN_R","esp32c6::lp_io::pin4::PAD_DRIVER_R","esp32c6::lp_io::pin4::WAKEUP_ENABLE_R","esp32c6::lp_io::pin4::FILTER_EN_R","esp32c6::lp_io::pin5::PAD_DRIVER_R","esp32c6::lp_io::pin5::WAKEUP_ENABLE_R","esp32c6::lp_io::pin5::FILTER_EN_R","esp32c6::lp_io::pin6::PAD_DRIVER_R","esp32c6::lp_io::pin6::WAKEUP_ENABLE_R","esp32c6::lp_io::pin6::FILTER_EN_R","esp32c6::lp_io::pin7::PAD_DRIVER_R","esp32c6::lp_io::pin7::WAKEUP_ENABLE_R","esp32c6::lp_io::pin7::FILTER_EN_R","esp32c6::lp_io::gpio0::MCU_OE_R","esp32c6::lp_io::gpio0::SLP_SEL_R","esp32c6::lp_io::gpio0::MCU_WPD_R","esp32c6::lp_io::gpio0::MCU_WPU_R","esp32c6::lp_io::gpio0::MCU_IE_R","esp32c6::lp_io::gpio0::FUN_WPD_R","esp32c6::lp_io::gpio0::FUN_WPU_R","esp32c6::lp_io::gpio0::FUN_IE_R","esp32c6::lp_io::gpio1::MCU_OE_R","esp32c6::lp_io::gpio1::SLP_SEL_R","esp32c6::lp_io::gpio1::MCU_WPD_R","esp32c6::lp_io::gpio1::MCU_WPU_R","esp32c6::lp_io::gpio1::MCU_IE_R","esp32c6::lp_io::gpio1::FUN_WPD_R","esp32c6::lp_io::gpio1::FUN_WPU_R","esp32c6::lp_io::gpio1::FUN_IE_R","esp32c6::lp_io::gpio2::MCU_OE_R","esp32c6::lp_io::gpio2::SLP_SEL_R","esp32c6::lp_io::gpio2::MCU_WPD_R","esp32c6::lp_io::gpio2::MCU_WPU_R","esp32c6::lp_io::gpio2::MCU_IE_R","esp32c6::lp_io::gpio2::FUN_WPD_R","esp32c6::lp_io::gpio2::FUN_WPU_R","esp32c6::lp_io::gpio2::FUN_IE_R","esp32c6::lp_io::gpio3::MCU_OE_R","esp32c6::lp_io::gpio3::SLP_SEL_R","esp32c6::lp_io::gpio3::MCU_WPD_R","esp32c6::lp_io::gpio3::MCU_WPU_R","esp32c6::lp_io::gpio3::MCU_IE_R","esp32c6::lp_io::gpio3::FUN_WPD_R","esp32c6::lp_io::gpio3::FUN_WPU_R","esp32c6::lp_io::gpio3::FUN_IE_R","esp32c6::lp_io::gpio4::MCU_OE_R","esp32c6::lp_io::gpio4::SLP_SEL_R","esp32c6::lp_io::gpio4::MCU_WPD_R","esp32c6::lp_io::gpio4::MCU_WPU_R","esp32c6::lp_io::gpio4::MCU_IE_R","esp32c6::lp_io::gpio4::FUN_WPD_R","esp32c6::lp_io::gpio4::FUN_WPU_R","esp32c6::lp_io::gpio4::FUN_IE_R","esp32c6::lp_io::gpio5::MCU_OE_R","esp32c6::lp_io::gpio5::SLP_SEL_R","esp32c6::lp_io::gpio5::MCU_WPD_R","esp32c6::lp_io::gpio5::MCU_WPU_R","esp32c6::lp_io::gpio5::MCU_IE_R","esp32c6::lp_io::gpio5::FUN_WPD_R","esp32c6::lp_io::gpio5::FUN_WPU_R","esp32c6::lp_io::gpio5::FUN_IE_R","esp32c6::lp_io::gpio6::MCU_OE_R","esp32c6::lp_io::gpio6::SLP_SEL_R","esp32c6::lp_io::gpio6::MCU_WPD_R","esp32c6::lp_io::gpio6::MCU_WPU_R","esp32c6::lp_io::gpio6::MCU_IE_R","esp32c6::lp_io::gpio6::FUN_WPD_R","esp32c6::lp_io::gpio6::FUN_WPU_R","esp32c6::lp_io::gpio6::FUN_IE_R","esp32c6::lp_io::gpio7::MCU_OE_R","esp32c6::lp_io::gpio7::SLP_SEL_R","esp32c6::lp_io::gpio7::MCU_WPD_R","esp32c6::lp_io::gpio7::MCU_WPU_R","esp32c6::lp_io::gpio7::MCU_IE_R","esp32c6::lp_io::gpio7::FUN_WPD_R","esp32c6::lp_io::gpio7::FUN_WPU_R","esp32c6::lp_io::gpio7::FUN_IE_R","esp32c6::lp_io::lpi2c::LP_I2C_SDA_IE_R","esp32c6::lp_io::lpi2c::LP_I2C_SCL_IE_R","esp32c6::lp_io::date::CLK_EN_R","esp32c6::lp_tee::clock_gate::CLK_EN_R","esp32c6::lp_tee::force_acc_hp::LP_AON_FORCE_ACC_HPMEM_EN_R","esp32c6::lp_timer::update::MAIN_TIMER_XTAL_OFF_R","esp32c6::lp_timer::update::MAIN_TIMER_SYS_STALL_R","esp32c6::lp_timer::update::MAIN_TIMER_SYS_RST_R","esp32c6::lp_timer::int_raw::OVERFLOW_RAW_R","esp32c6::lp_timer::int_raw::SOC_WAKEUP_INT_RAW_R","esp32c6::lp_timer::int_st::OVERFLOW_ST_R","esp32c6::lp_timer::int_st::SOC_WAKEUP_INT_ST_R","esp32c6::lp_timer::int_ena::OVERFLOW_ENA_R","esp32c6::lp_timer::int_ena::SOC_WAKEUP_INT_ENA_R","esp32c6::lp_timer::lp_int_raw::MAIN_TIMER_OVERFLOW_LP_INT_RAW_R","esp32c6::lp_timer::lp_int_raw::MAIN_TIMER_LP_INT_RAW_R","esp32c6::lp_timer::lp_int_st::MAIN_TIMER_OVERFLOW_LP_INT_ST_R","esp32c6::lp_timer::lp_int_st::MAIN_TIMER_LP_INT_ST_R","esp32c6::lp_timer::lp_int_ena::MAIN_TIMER_OVERFLOW_LP_INT_ENA_R","esp32c6::lp_timer::lp_int_ena::MAIN_TIMER_LP_INT_ENA_R","esp32c6::lp_timer::date::CLK_EN_R","esp32c6::lp_uart::int_raw::RXFIFO_FULL_INT_RAW_R","esp32c6::lp_uart::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32c6::lp_uart::int_raw::PARITY_ERR_INT_RAW_R","esp32c6::lp_uart::int_raw::FRM_ERR_INT_RAW_R","esp32c6::lp_uart::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c6::lp_uart::int_raw::DSR_CHG_INT_RAW_R","esp32c6::lp_uart::int_raw::CTS_CHG_INT_RAW_R","esp32c6::lp_uart::int_raw::BRK_DET_INT_RAW_R","esp32c6::lp_uart::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32c6::lp_uart::int_raw::SW_XON_INT_RAW_R","esp32c6::lp_uart::int_raw::SW_XOFF_INT_RAW_R","esp32c6::lp_uart::int_raw::GLITCH_DET_INT_RAW_R","esp32c6::lp_uart::int_raw::TX_BRK_DONE_INT_RAW_R","esp32c6::lp_uart::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32c6::lp_uart::int_raw::TX_DONE_INT_RAW_R","esp32c6::lp_uart::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32c6::lp_uart::int_raw::WAKEUP_INT_RAW_R","esp32c6::lp_uart::int_st::RXFIFO_FULL_INT_ST_R","esp32c6::lp_uart::int_st::TXFIFO_EMPTY_INT_ST_R","esp32c6::lp_uart::int_st::PARITY_ERR_INT_ST_R","esp32c6::lp_uart::int_st::FRM_ERR_INT_ST_R","esp32c6::lp_uart::int_st::RXFIFO_OVF_INT_ST_R","esp32c6::lp_uart::int_st::DSR_CHG_INT_ST_R","esp32c6::lp_uart::int_st::CTS_CHG_INT_ST_R","esp32c6::lp_uart::int_st::BRK_DET_INT_ST_R","esp32c6::lp_uart::int_st::RXFIFO_TOUT_INT_ST_R","esp32c6::lp_uart::int_st::SW_XON_INT_ST_R","esp32c6::lp_uart::int_st::SW_XOFF_INT_ST_R","esp32c6::lp_uart::int_st::GLITCH_DET_INT_ST_R","esp32c6::lp_uart::int_st::TX_BRK_DONE_INT_ST_R","esp32c6::lp_uart::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32c6::lp_uart::int_st::TX_DONE_INT_ST_R","esp32c6::lp_uart::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32c6::lp_uart::int_st::WAKEUP_INT_ST_R","esp32c6::lp_uart::int_ena::RXFIFO_FULL_INT_ENA_R","esp32c6::lp_uart::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32c6::lp_uart::int_ena::PARITY_ERR_INT_ENA_R","esp32c6::lp_uart::int_ena::FRM_ERR_INT_ENA_R","esp32c6::lp_uart::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c6::lp_uart::int_ena::DSR_CHG_INT_ENA_R","esp32c6::lp_uart::int_ena::CTS_CHG_INT_ENA_R","esp32c6::lp_uart::int_ena::BRK_DET_INT_ENA_R","esp32c6::lp_uart::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32c6::lp_uart::int_ena::SW_XON_INT_ENA_R","esp32c6::lp_uart::int_ena::SW_XOFF_INT_ENA_R","esp32c6::lp_uart::int_ena::GLITCH_DET_INT_ENA_R","esp32c6::lp_uart::int_ena::TX_BRK_DONE_INT_ENA_R","esp32c6::lp_uart::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32c6::lp_uart::int_ena::TX_DONE_INT_ENA_R","esp32c6::lp_uart::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32c6::lp_uart::int_ena::WAKEUP_INT_ENA_R","esp32c6::lp_uart::rx_filt::GLITCH_FILT_EN_R","esp32c6::lp_uart::status::DSRN_R","esp32c6::lp_uart::status::CTSN_R","esp32c6::lp_uart::status::RXD_R","esp32c6::lp_uart::status::DTRN_R","esp32c6::lp_uart::status::RTSN_R","esp32c6::lp_uart::status::TXD_R","esp32c6::lp_uart::conf0::PARITY_R","esp32c6::lp_uart::conf0::PARITY_EN_R","esp32c6::lp_uart::conf0::TXD_BRK_R","esp32c6::lp_uart::conf0::LOOPBACK_R","esp32c6::lp_uart::conf0::TX_FLOW_EN_R","esp32c6::lp_uart::conf0::RXD_INV_R","esp32c6::lp_uart::conf0::TXD_INV_R","esp32c6::lp_uart::conf0::DIS_RX_DAT_OVF_R","esp32c6::lp_uart::conf0::ERR_WR_MASK_R","esp32c6::lp_uart::conf0::MEM_CLK_EN_R","esp32c6::lp_uart::conf0::SW_RTS_R","esp32c6::lp_uart::conf0::RXFIFO_RST_R","esp32c6::lp_uart::conf0::TXFIFO_RST_R","esp32c6::lp_uart::conf1::CTS_INV_R","esp32c6::lp_uart::conf1::DSR_INV_R","esp32c6::lp_uart::conf1::RTS_INV_R","esp32c6::lp_uart::conf1::DTR_INV_R","esp32c6::lp_uart::conf1::SW_DTR_R","esp32c6::lp_uart::conf1::CLK_EN_R","esp32c6::lp_uart::hwfc_conf::RX_FLOW_EN_R","esp32c6::lp_uart::swfc_conf0::XON_XOFF_STILL_SEND_R","esp32c6::lp_uart::swfc_conf0::SW_FLOW_CON_EN_R","esp32c6::lp_uart::swfc_conf0::XONOFF_DEL_R","esp32c6::lp_uart::swfc_conf0::FORCE_XON_R","esp32c6::lp_uart::swfc_conf0::FORCE_XOFF_R","esp32c6::lp_uart::swfc_conf0::SEND_XON_R","esp32c6::lp_uart::swfc_conf0::SEND_XOFF_R","esp32c6::lp_uart::rs485_conf::DL0_EN_R","esp32c6::lp_uart::rs485_conf::DL1_EN_R","esp32c6::lp_uart::mem_conf::MEM_FORCE_PD_R","esp32c6::lp_uart::mem_conf::MEM_FORCE_PU_R","esp32c6::lp_uart::tout_conf::RX_TOUT_EN_R","esp32c6::lp_uart::tout_conf::RX_TOUT_FLOW_DIS_R","esp32c6::lp_uart::clk_conf::SCLK_EN_R","esp32c6::lp_uart::clk_conf::RST_CORE_R","esp32c6::lp_uart::clk_conf::TX_SCLK_EN_R","esp32c6::lp_uart::clk_conf::RX_SCLK_EN_R","esp32c6::lp_uart::clk_conf::TX_RST_CORE_R","esp32c6::lp_uart::clk_conf::RX_RST_CORE_R","esp32c6::lp_uart::afifo_status::TX_AFIFO_FULL_R","esp32c6::lp_uart::afifo_status::TX_AFIFO_EMPTY_R","esp32c6::lp_uart::afifo_status::RX_AFIFO_FULL_R","esp32c6::lp_uart::afifo_status::RX_AFIFO_EMPTY_R","esp32c6::lp_uart::reg_update::REG_UPDATE_R","esp32c6::lp_wdt::wdtconfig0::WDT_CHIP_RESET_EN_R","esp32c6::lp_wdt::wdtconfig0::WDT_PAUSE_IN_SLP_R","esp32c6::lp_wdt::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32c6::lp_wdt::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32c6::lp_wdt::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32c6::lp_wdt::wdtconfig0::WDT_EN_R","esp32c6::lp_wdt::swd_conf::SWD_RESET_FLAG_R","esp32c6::lp_wdt::swd_conf::SWD_AUTO_FEED_EN_R","esp32c6::lp_wdt::swd_conf::SWD_DISABLE_R","esp32c6::lp_wdt::int_raw::SUPER_WDT_INT_RAW_R","esp32c6::lp_wdt::int_raw::LP_WDT_INT_RAW_R","esp32c6::lp_wdt::int_st_rtc::SUPER_WDT_INT_ST_R","esp32c6::lp_wdt::int_st_rtc::WDT_INT_ST_R","esp32c6::lp_wdt::int_ena_rtc::SUPER_WDT_INT_ENA_R","esp32c6::lp_wdt::int_ena_rtc::WDT_INT_ENA_R","esp32c6::lp_wdt::date::CLK_EN_R","esp32c6::mcpwm0::timer0_sync::TIMER0_SYNCI_EN_R","esp32c6::mcpwm0::timer0_sync::SW_R","esp32c6::mcpwm0::timer0_sync::TIMER0_PHASE_DIRECTION_R","esp32c6::mcpwm0::timer0_status::TIMER0_DIRECTION_R","esp32c6::mcpwm0::timer1_sync::TIMER1_SYNCI_EN_R","esp32c6::mcpwm0::timer1_sync::SW_R","esp32c6::mcpwm0::timer1_sync::TIMER1_PHASE_DIRECTION_R","esp32c6::mcpwm0::timer1_status::TIMER1_DIRECTION_R","esp32c6::mcpwm0::timer2_sync::TIMER2_SYNCI_EN_R","esp32c6::mcpwm0::timer2_sync::SW_R","esp32c6::mcpwm0::timer2_sync::TIMER2_PHASE_DIRECTION_R","esp32c6::mcpwm0::timer2_status::TIMER2_DIRECTION_R","esp32c6::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI0_INVERT_R","esp32c6::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI1_INVERT_R","esp32c6::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI2_INVERT_R","esp32c6::mcpwm0::gen0_stmp_cfg::CMPR0_A_SHDW_FULL_R","esp32c6::mcpwm0::gen0_stmp_cfg::CMPR0_B_SHDW_FULL_R","esp32c6::mcpwm0::gen0_force::GEN0_A_NCIFORCE_R","esp32c6::mcpwm0::gen0_force::GEN0_B_NCIFORCE_R","esp32c6::mcpwm0::dt0_cfg::DB0_DEB_MODE_R","esp32c6::mcpwm0::dt0_cfg::DB0_A_OUTSWAP_R","esp32c6::mcpwm0::dt0_cfg::DB0_B_OUTSWAP_R","esp32c6::mcpwm0::dt0_cfg::DB0_RED_INSEL_R","esp32c6::mcpwm0::dt0_cfg::DB0_FED_INSEL_R","esp32c6::mcpwm0::dt0_cfg::DB0_RED_OUTINVERT_R","esp32c6::mcpwm0::dt0_cfg::DB0_FED_OUTINVERT_R","esp32c6::mcpwm0::dt0_cfg::DB0_A_OUTBYPASS_R","esp32c6::mcpwm0::dt0_cfg::DB0_B_OUTBYPASS_R","esp32c6::mcpwm0::dt0_cfg::DB0_CLK_SEL_R","esp32c6::mcpwm0::carrier0_cfg::CHOPPER0_EN_R","esp32c6::mcpwm0::carrier0_cfg::CHOPPER0_OUT_INVERT_R","esp32c6::mcpwm0::carrier0_cfg::CHOPPER0_IN_INVERT_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_SW_CBC_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F2_CBC_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F1_CBC_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F0_CBC_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_SW_OST_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F2_OST_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F1_OST_R","esp32c6::mcpwm0::fh0_cfg0::TZ0_F0_OST_R","esp32c6::mcpwm0::fh0_cfg1::TZ0_CLR_OST_R","esp32c6::mcpwm0::fh0_cfg1::TZ0_FORCE_CBC_R","esp32c6::mcpwm0::fh0_cfg1::TZ0_FORCE_OST_R","esp32c6::mcpwm0::fh0_status::TZ0_CBC_ON_R","esp32c6::mcpwm0::fh0_status::TZ0_OST_ON_R","esp32c6::mcpwm0::gen1_stmp_cfg::CMPR1_A_SHDW_FULL_R","esp32c6::mcpwm0::gen1_stmp_cfg::CMPR1_B_SHDW_FULL_R","esp32c6::mcpwm0::gen1_force::GEN1_A_NCIFORCE_R","esp32c6::mcpwm0::gen1_force::GEN1_B_NCIFORCE_R","esp32c6::mcpwm0::dt1_cfg::DB1_DEB_MODE_R","esp32c6::mcpwm0::dt1_cfg::DB1_A_OUTSWAP_R","esp32c6::mcpwm0::dt1_cfg::DB1_B_OUTSWAP_R","esp32c6::mcpwm0::dt1_cfg::DB1_RED_INSEL_R","esp32c6::mcpwm0::dt1_cfg::DB1_FED_INSEL_R","esp32c6::mcpwm0::dt1_cfg::DB1_RED_OUTINVERT_R","esp32c6::mcpwm0::dt1_cfg::DB1_FED_OUTINVERT_R","esp32c6::mcpwm0::dt1_cfg::DB1_A_OUTBYPASS_R","esp32c6::mcpwm0::dt1_cfg::DB1_B_OUTBYPASS_R","esp32c6::mcpwm0::dt1_cfg::DB1_CLK_SEL_R","esp32c6::mcpwm0::carrier1_cfg::CHOPPER1_EN_R","esp32c6::mcpwm0::carrier1_cfg::CHOPPER1_OUT_INVERT_R","esp32c6::mcpwm0::carrier1_cfg::CHOPPER1_IN_INVERT_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_SW_CBC_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F2_CBC_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F1_CBC_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F0_CBC_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_SW_OST_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F2_OST_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F1_OST_R","esp32c6::mcpwm0::fh1_cfg0::TZ1_F0_OST_R","esp32c6::mcpwm0::fh1_cfg1::TZ1_CLR_OST_R","esp32c6::mcpwm0::fh1_cfg1::TZ1_FORCE_CBC_R","esp32c6::mcpwm0::fh1_cfg1::TZ1_FORCE_OST_R","esp32c6::mcpwm0::fh1_status::TZ1_CBC_ON_R","esp32c6::mcpwm0::fh1_status::TZ1_OST_ON_R","esp32c6::mcpwm0::gen2_stmp_cfg::CMPR2_A_SHDW_FULL_R","esp32c6::mcpwm0::gen2_stmp_cfg::CMPR2_B_SHDW_FULL_R","esp32c6::mcpwm0::gen2_force::GEN2_A_NCIFORCE_R","esp32c6::mcpwm0::gen2_force::GEN2_B_NCIFORCE_R","esp32c6::mcpwm0::dt2_cfg::DB2_DEB_MODE_R","esp32c6::mcpwm0::dt2_cfg::DB2_A_OUTSWAP_R","esp32c6::mcpwm0::dt2_cfg::DB2_B_OUTSWAP_R","esp32c6::mcpwm0::dt2_cfg::DB2_RED_INSEL_R","esp32c6::mcpwm0::dt2_cfg::DB2_FED_INSEL_R","esp32c6::mcpwm0::dt2_cfg::DB2_RED_OUTINVERT_R","esp32c6::mcpwm0::dt2_cfg::DB2_FED_OUTINVERT_R","esp32c6::mcpwm0::dt2_cfg::DB2_A_OUTBYPASS_R","esp32c6::mcpwm0::dt2_cfg::DB2_B_OUTBYPASS_R","esp32c6::mcpwm0::dt2_cfg::DB2_CLK_SEL_R","esp32c6::mcpwm0::carrier2_cfg::CHOPPER2_EN_R","esp32c6::mcpwm0::carrier2_cfg::CHOPPER2_OUT_INVERT_R","esp32c6::mcpwm0::carrier2_cfg::CHOPPER2_IN_INVERT_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_SW_CBC_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F2_CBC_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F1_CBC_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F0_CBC_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_SW_OST_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F2_OST_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F1_OST_R","esp32c6::mcpwm0::fh2_cfg0::TZ2_F0_OST_R","esp32c6::mcpwm0::fh2_cfg1::TZ2_CLR_OST_R","esp32c6::mcpwm0::fh2_cfg1::TZ2_FORCE_CBC_R","esp32c6::mcpwm0::fh2_cfg1::TZ2_FORCE_OST_R","esp32c6::mcpwm0::fh2_status::TZ2_CBC_ON_R","esp32c6::mcpwm0::fh2_status::TZ2_OST_ON_R","esp32c6::mcpwm0::fault_detect::F0_EN_R","esp32c6::mcpwm0::fault_detect::F1_EN_R","esp32c6::mcpwm0::fault_detect::F2_EN_R","esp32c6::mcpwm0::fault_detect::F0_POLE_R","esp32c6::mcpwm0::fault_detect::F1_POLE_R","esp32c6::mcpwm0::fault_detect::F2_POLE_R","esp32c6::mcpwm0::fault_detect::EVENT_F0_R","esp32c6::mcpwm0::fault_detect::EVENT_F1_R","esp32c6::mcpwm0::fault_detect::EVENT_F2_R","esp32c6::mcpwm0::cap_timer_cfg::CAP_TIMER_EN_R","esp32c6::mcpwm0::cap_timer_cfg::CAP_SYNCI_EN_R","esp32c6::mcpwm0::cap_ch0_cfg::CAP0_EN_R","esp32c6::mcpwm0::cap_ch0_cfg::CAP0_IN_INVERT_R","esp32c6::mcpwm0::cap_ch1_cfg::CAP1_EN_R","esp32c6::mcpwm0::cap_ch1_cfg::CAP1_IN_INVERT_R","esp32c6::mcpwm0::cap_ch2_cfg::CAP2_EN_R","esp32c6::mcpwm0::cap_ch2_cfg::CAP2_IN_INVERT_R","esp32c6::mcpwm0::cap_status::CAP0_EDGE_R","esp32c6::mcpwm0::cap_status::CAP1_EDGE_R","esp32c6::mcpwm0::cap_status::CAP2_EDGE_R","esp32c6::mcpwm0::update_cfg::GLOBAL_UP_EN_R","esp32c6::mcpwm0::update_cfg::GLOBAL_FORCE_UP_R","esp32c6::mcpwm0::update_cfg::OP0_UP_EN_R","esp32c6::mcpwm0::update_cfg::OP0_FORCE_UP_R","esp32c6::mcpwm0::update_cfg::OP1_UP_EN_R","esp32c6::mcpwm0::update_cfg::OP1_FORCE_UP_R","esp32c6::mcpwm0::update_cfg::OP2_UP_EN_R","esp32c6::mcpwm0::update_cfg::OP2_FORCE_UP_R","esp32c6::mcpwm0::int_ena::TIMER0_STOP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER1_STOP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER2_STOP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER0_TEZ_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER1_TEZ_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER2_TEZ_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER0_TEP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER1_TEP_INT_ENA_R","esp32c6::mcpwm0::int_ena::TIMER2_TEP_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT0_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT1_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT2_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT0_CLR_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT1_CLR_INT_ENA_R","esp32c6::mcpwm0::int_ena::FAULT2_CLR_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR0_TEA_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR1_TEA_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR2_TEA_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR0_TEB_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR1_TEB_INT_ENA_R","esp32c6::mcpwm0::int_ena::CMPR2_TEB_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ0_CBC_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ1_CBC_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ2_CBC_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ0_OST_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ1_OST_INT_ENA_R","esp32c6::mcpwm0::int_ena::TZ2_OST_INT_ENA_R","esp32c6::mcpwm0::int_ena::CAP0_INT_ENA_R","esp32c6::mcpwm0::int_ena::CAP1_INT_ENA_R","esp32c6::mcpwm0::int_ena::CAP2_INT_ENA_R","esp32c6::mcpwm0::int_raw::TIMER0_STOP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER1_STOP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER2_STOP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER0_TEZ_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER1_TEZ_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER2_TEZ_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER0_TEP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER1_TEP_INT_RAW_R","esp32c6::mcpwm0::int_raw::TIMER2_TEP_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT0_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT1_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT2_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT0_CLR_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT1_CLR_INT_RAW_R","esp32c6::mcpwm0::int_raw::FAULT2_CLR_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR0_TEA_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR1_TEA_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR2_TEA_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR0_TEB_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR1_TEB_INT_RAW_R","esp32c6::mcpwm0::int_raw::CMPR2_TEB_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ0_CBC_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ1_CBC_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ2_CBC_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ0_OST_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ1_OST_INT_RAW_R","esp32c6::mcpwm0::int_raw::TZ2_OST_INT_RAW_R","esp32c6::mcpwm0::int_raw::CAP0_INT_RAW_R","esp32c6::mcpwm0::int_raw::CAP1_INT_RAW_R","esp32c6::mcpwm0::int_raw::CAP2_INT_RAW_R","esp32c6::mcpwm0::int_st::TIMER0_STOP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER1_STOP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER2_STOP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER0_TEZ_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER1_TEZ_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER2_TEZ_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER0_TEP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER1_TEP_INT_ST_R","esp32c6::mcpwm0::int_st::TIMER2_TEP_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT0_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT1_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT2_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT0_CLR_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT1_CLR_INT_ST_R","esp32c6::mcpwm0::int_st::FAULT2_CLR_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR0_TEA_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR1_TEA_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR2_TEA_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR0_TEB_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR1_TEB_INT_ST_R","esp32c6::mcpwm0::int_st::CMPR2_TEB_INT_ST_R","esp32c6::mcpwm0::int_st::TZ0_CBC_INT_ST_R","esp32c6::mcpwm0::int_st::TZ1_CBC_INT_ST_R","esp32c6::mcpwm0::int_st::TZ2_CBC_INT_ST_R","esp32c6::mcpwm0::int_st::TZ0_OST_INT_ST_R","esp32c6::mcpwm0::int_st::TZ1_OST_INT_ST_R","esp32c6::mcpwm0::int_st::TZ2_OST_INT_ST_R","esp32c6::mcpwm0::int_st::CAP0_INT_ST_R","esp32c6::mcpwm0::int_st::CAP1_INT_ST_R","esp32c6::mcpwm0::int_st::CAP2_INT_ST_R","esp32c6::mcpwm0::evt_en::EVT_TIMER0_STOP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER1_STOP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER2_STOP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER0_TEZ_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER1_TEZ_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER2_TEZ_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER0_TEP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER1_TEP_EN_R","esp32c6::mcpwm0::evt_en::EVT_TIMER2_TEP_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP0_TEA_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP1_TEA_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP2_TEA_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP0_TEB_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP1_TEB_EN_R","esp32c6::mcpwm0::evt_en::EVT_OP2_TEB_EN_R","esp32c6::mcpwm0::evt_en::EVT_F0_EN_R","esp32c6::mcpwm0::evt_en::EVT_F1_EN_R","esp32c6::mcpwm0::evt_en::EVT_F2_EN_R","esp32c6::mcpwm0::evt_en::EVT_F0_CLR_EN_R","esp32c6::mcpwm0::evt_en::EVT_F1_CLR_EN_R","esp32c6::mcpwm0::evt_en::EVT_F2_CLR_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ0_CBC_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ1_CBC_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ2_CBC_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ0_OST_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ1_OST_EN_R","esp32c6::mcpwm0::evt_en::EVT_TZ2_OST_EN_R","esp32c6::mcpwm0::evt_en::EVT_CAP0_EN_R","esp32c6::mcpwm0::evt_en::EVT_CAP1_EN_R","esp32c6::mcpwm0::evt_en::EVT_CAP2_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR0_A_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR1_A_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR2_A_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR0_B_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR1_B_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_CMPR2_B_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_GEN_STOP_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER0_SYNC_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER1_SYNC_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER2_SYNC_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER0_PERIOD_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER1_PERIOD_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_TIMER2_PERIOD_UP_EN_R","esp32c6::mcpwm0::task_en::TASK_TZ0_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_TZ1_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_TZ2_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_CLR0_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_CLR1_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_CLR2_OST_EN_R","esp32c6::mcpwm0::task_en::TASK_CAP0_EN_R","esp32c6::mcpwm0::task_en::TASK_CAP1_EN_R","esp32c6::mcpwm0::task_en::TASK_CAP2_EN_R","esp32c6::mcpwm0::clk::EN_R","esp32c6::mem_monitor::log_setting::LOG_MEM_LOOP_ENABLE_R","esp32c6::mem_monitor::log_mem_full_flag::LOG_MEM_FULL_FLAG_R","esp32c6::mem_monitor::clock_gate::CLK_EN_R","esp32c6::modem_lpcon::test_conf::CLK_EN_R","esp32c6::modem_lpcon::test_conf::CLK_DEBUG_ENA_R","esp32c6::modem_lpcon::lp_timer_conf::CLK_LP_TIMER_SEL_OSC_SLOW_R","esp32c6::modem_lpcon::lp_timer_conf::CLK_LP_TIMER_SEL_OSC_FAST_R","esp32c6::modem_lpcon::lp_timer_conf::CLK_LP_TIMER_SEL_XTAL_R","esp32c6::modem_lpcon::lp_timer_conf::CLK_LP_TIMER_SEL_XTAL32K_R","esp32c6::modem_lpcon::coex_lp_clk_conf::CLK_COEX_LP_SEL_OSC_SLOW_R","esp32c6::modem_lpcon::coex_lp_clk_conf::CLK_COEX_LP_SEL_OSC_FAST_R","esp32c6::modem_lpcon::coex_lp_clk_conf::CLK_COEX_LP_SEL_XTAL_R","esp32c6::modem_lpcon::coex_lp_clk_conf::CLK_COEX_LP_SEL_XTAL32K_R","esp32c6::modem_lpcon::wifi_lp_clk_conf::CLK_WIFIPWR_LP_SEL_OSC_SLOW_R","esp32c6::modem_lpcon::wifi_lp_clk_conf::CLK_WIFIPWR_LP_SEL_OSC_FAST_R","esp32c6::modem_lpcon::wifi_lp_clk_conf::CLK_WIFIPWR_LP_SEL_XTAL_R","esp32c6::modem_lpcon::wifi_lp_clk_conf::CLK_WIFIPWR_LP_SEL_XTAL32K_R","esp32c6::modem_lpcon::i2c_mst_clk_conf::CLK_I2C_MST_SEL_160M_R","esp32c6::modem_lpcon::clk_conf::CLK_WIFIPWR_EN_R","esp32c6::modem_lpcon::clk_conf::CLK_COEX_EN_R","esp32c6::modem_lpcon::clk_conf::CLK_I2C_MST_EN_R","esp32c6::modem_lpcon::clk_conf::CLK_LP_TIMER_EN_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_WIFIPWR_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_COEX_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_I2C_MST_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_LP_TIMER_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_BCMEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_I2C_MST_MEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_CHAN_FREQ_MEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_PBUS_MEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_AGC_MEM_FO_R","esp32c6::modem_lpcon::clk_conf_force_on::CLK_DC_MEM_FO_R","esp32c6::modem_lpcon::mem_conf::DC_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::DC_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::AGC_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::AGC_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::PBUS_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::PBUS_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::BC_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::BC_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::I2C_MST_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::I2C_MST_MEM_FORCE_PD_R","esp32c6::modem_lpcon::mem_conf::CHAN_FREQ_MEM_FORCE_PU_R","esp32c6::modem_lpcon::mem_conf::CHAN_FREQ_MEM_FORCE_PD_R","esp32c6::modem_syscon::test_conf::CLK_EN_R","esp32c6::modem_syscon::clk_conf::CLK_DATA_DUMP_MUX_R","esp32c6::modem_syscon::clk_conf::CLK_ETM_EN_R","esp32c6::modem_syscon::clk_conf::CLK_ZB_APB_EN_R","esp32c6::modem_syscon::clk_conf::CLK_ZB_MAC_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_ECB_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_CCM_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_BAH_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_APB_EN_R","esp32c6::modem_syscon::clk_conf::CLK_MODEM_SEC_EN_R","esp32c6::modem_syscon::clk_conf::CLK_BLE_TIMER_EN_R","esp32c6::modem_syscon::clk_conf::CLK_DATA_DUMP_EN_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_ETM_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_ZB_APB_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_ZB_MAC_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_ECB_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_CCM_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_BAH_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_APB_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_MODEM_SEC_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_BLE_TIMER_FO_R","esp32c6::modem_syscon::clk_conf_force_on::CLK_DATA_DUMP_FO_R","esp32c6::modem_syscon::modem_rst_conf::RST_WIFIBB_R","esp32c6::modem_syscon::modem_rst_conf::RST_WIFIMAC_R","esp32c6::modem_syscon::modem_rst_conf::RST_FE_R","esp32c6::modem_syscon::modem_rst_conf::RST_BTMAC_APB_R","esp32c6::modem_syscon::modem_rst_conf::RST_BTMAC_R","esp32c6::modem_syscon::modem_rst_conf::RST_BTBB_APB_R","esp32c6::modem_syscon::modem_rst_conf::RST_BTBB_R","esp32c6::modem_syscon::modem_rst_conf::RST_ETM_R","esp32c6::modem_syscon::modem_rst_conf::RST_ZBMAC_R","esp32c6::modem_syscon::modem_rst_conf::RST_MODEM_ECB_R","esp32c6::modem_syscon::modem_rst_conf::RST_MODEM_CCM_R","esp32c6::modem_syscon::modem_rst_conf::RST_MODEM_BAH_R","esp32c6::modem_syscon::modem_rst_conf::RST_MODEM_SEC_R","esp32c6::modem_syscon::modem_rst_conf::RST_BLE_TIMER_R","esp32c6::modem_syscon::modem_rst_conf::RST_DATA_DUMP_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_22M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_40M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_44M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_80M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_40X_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_80X_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_40X1_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_80X1_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_160X1_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIMAC_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFI_APB_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_20M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_40M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_80M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_160M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_CAL_160M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_APB_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_BT_APB_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_BT_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_WIFIBB_480M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_480M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_ANAMODE_40M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_ANAMODE_80M_EN_R","esp32c6::modem_syscon::clk_conf1::CLK_FE_ANAMODE_160M_EN_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_22M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_40M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_44M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_80M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_40X_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_80X_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_40X1_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_80X1_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_160X1_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIMAC_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFI_APB_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_20M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_40M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_80M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_160M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_CAL_160M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_APB_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_BT_APB_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_BT_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_WIFIBB_480M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_480M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_ANAMODE_40M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_ANAMODE_80M_FO_R","esp32c6::modem_syscon::clk_conf1_force_on::CLK_FE_ANAMODE_160M_FO_R","esp32c6::otp_debug::clk::EN_R","esp32c6::otp_debug::apb2otp_en::APB2OTP_EN_R","esp32c6::parl_io::rx_cfg0::RX_EOF_GEN_SEL_R","esp32c6::parl_io::rx_cfg0::RX_START_R","esp32c6::parl_io::rx_cfg0::RX_SW_EN_R","esp32c6::parl_io::rx_cfg0::RX_LEVEL_SUBMODE_SEL_R","esp32c6::parl_io::rx_cfg0::RX_CLK_EDGE_SEL_R","esp32c6::parl_io::rx_cfg0::RX_BIT_PACK_ORDER_R","esp32c6::parl_io::rx_cfg0::RX_FIFO_SRST_R","esp32c6::parl_io::rx_cfg1::RX_TIMEOUT_EN_R","esp32c6::parl_io::tx_cfg0::TX_GATING_EN_R","esp32c6::parl_io::tx_cfg0::TX_START_R","esp32c6::parl_io::tx_cfg0::TX_HW_VALID_EN_R","esp32c6::parl_io::tx_cfg0::TX_SMP_EDGE_SEL_R","esp32c6::parl_io::tx_cfg0::TX_BIT_UNPACK_ORDER_R","esp32c6::parl_io::tx_cfg0::TX_FIFO_SRST_R","esp32c6::parl_io::st::TX_READY_R","esp32c6::parl_io::int_ena::TX_FIFO_REMPTY_INT_ENA_R","esp32c6::parl_io::int_ena::RX_FIFO_WFULL_INT_ENA_R","esp32c6::parl_io::int_ena::TX_EOF_INT_ENA_R","esp32c6::parl_io::int_raw::TX_FIFO_REMPTY_INT_RAW_R","esp32c6::parl_io::int_raw::RX_FIFO_WFULL_INT_RAW_R","esp32c6::parl_io::int_raw::TX_EOF_INT_RAW_R","esp32c6::parl_io::int_st::TX_FIFO_REMPTY_INT_ST_R","esp32c6::parl_io::int_st::RX_FIFO_WFULL_INT_ST_R","esp32c6::parl_io::int_st::TX_EOF_INT_ST_R","esp32c6::parl_io::clk::EN_R","esp32c6::pau::regdma_conf::TO_MEM_R","esp32c6::pau::regdma_conf::TO_MEM_MAC_R","esp32c6::pau::regdma_conf::SEL_MAC_R","esp32c6::pau::regdma_clk_conf::CLK_EN_R","esp32c6::pau::int_ena::DONE_INT_ENA_R","esp32c6::pau::int_ena::ERROR_INT_ENA_R","esp32c6::pau::int_raw::DONE_INT_RAW_R","esp32c6::pau::int_raw::ERROR_INT_RAW_R","esp32c6::pau::int_st::DONE_INT_ST_R","esp32c6::pau::int_st::ERROR_INT_ST_R","esp32c6::pcnt::u_conf0::FILTER_EN_R","esp32c6::pcnt::u_conf0::THR_ZERO_EN_R","esp32c6::pcnt::u_conf0::THR_H_LIM_EN_R","esp32c6::pcnt::u_conf0::THR_L_LIM_EN_R","esp32c6::pcnt::u_conf0::THR_THRES0_EN_R","esp32c6::pcnt::u_conf0::THR_THRES1_EN_R","esp32c6::pcnt::int_raw::CNT_THR_EVENT_U0_R","esp32c6::pcnt::int_raw::CNT_THR_EVENT_U1_R","esp32c6::pcnt::int_raw::CNT_THR_EVENT_U2_R","esp32c6::pcnt::int_raw::CNT_THR_EVENT_U3_R","esp32c6::pcnt::int_st::CNT_THR_EVENT_U0_R","esp32c6::pcnt::int_st::CNT_THR_EVENT_U1_R","esp32c6::pcnt::int_st::CNT_THR_EVENT_U2_R","esp32c6::pcnt::int_st::CNT_THR_EVENT_U3_R","esp32c6::pcnt::int_ena::CNT_THR_EVENT_U0_R","esp32c6::pcnt::int_ena::CNT_THR_EVENT_U1_R","esp32c6::pcnt::int_ena::CNT_THR_EVENT_U2_R","esp32c6::pcnt::int_ena::CNT_THR_EVENT_U3_R","esp32c6::pcnt::u_status::THRES1_R","esp32c6::pcnt::u_status::THRES0_R","esp32c6::pcnt::u_status::L_LIM_R","esp32c6::pcnt::u_status::H_LIM_R","esp32c6::pcnt::u_status::ZERO_R","esp32c6::pcnt::ctrl::CNT_RST_U0_R","esp32c6::pcnt::ctrl::CNT_PAUSE_U0_R","esp32c6::pcnt::ctrl::CNT_RST_U1_R","esp32c6::pcnt::ctrl::CNT_PAUSE_U1_R","esp32c6::pcnt::ctrl::CNT_RST_U2_R","esp32c6::pcnt::ctrl::CNT_PAUSE_U2_R","esp32c6::pcnt::ctrl::CNT_RST_U3_R","esp32c6::pcnt::ctrl::CNT_PAUSE_U3_R","esp32c6::pcnt::ctrl::CLK_EN_R","esp32c6::pcr::uart0_conf::UART0_CLK_EN_R","esp32c6::pcr::uart0_conf::UART0_RST_EN_R","esp32c6::pcr::uart0_sclk_conf::UART0_SCLK_EN_R","esp32c6::pcr::uart0_pd_ctrl::UART0_MEM_FORCE_PU_R","esp32c6::pcr::uart0_pd_ctrl::UART0_MEM_FORCE_PD_R","esp32c6::pcr::uart1_conf::UART1_CLK_EN_R","esp32c6::pcr::uart1_conf::UART1_RST_EN_R","esp32c6::pcr::uart1_sclk_conf::UART1_SCLK_EN_R","esp32c6::pcr::uart1_pd_ctrl::UART1_MEM_FORCE_PU_R","esp32c6::pcr::uart1_pd_ctrl::UART1_MEM_FORCE_PD_R","esp32c6::pcr::mspi_conf::MSPI_CLK_EN_R","esp32c6::pcr::mspi_conf::MSPI_RST_EN_R","esp32c6::pcr::mspi_conf::MSPI_PLL_CLK_EN_R","esp32c6::pcr::i2c0_conf::I2C0_CLK_EN_R","esp32c6::pcr::i2c0_conf::I2C0_RST_EN_R","esp32c6::pcr::i2c_sclk_conf::I2C_SCLK_SEL_R","esp32c6::pcr::i2c_sclk_conf::I2C_SCLK_EN_R","esp32c6::pcr::uhci_conf::UHCI_CLK_EN_R","esp32c6::pcr::uhci_conf::UHCI_RST_EN_R","esp32c6::pcr::rmt_conf::RMT_CLK_EN_R","esp32c6::pcr::rmt_conf::RMT_RST_EN_R","esp32c6::pcr::rmt_sclk_conf::SCLK_EN_R","esp32c6::pcr::ledc_conf::LEDC_CLK_EN_R","esp32c6::pcr::ledc_conf::LEDC_RST_EN_R","esp32c6::pcr::ledc_sclk_conf::LEDC_SCLK_EN_R","esp32c6::pcr::timergroup0_conf::TG0_CLK_EN_R","esp32c6::pcr::timergroup0_conf::TG0_RST_EN_R","esp32c6::pcr::timergroup0_timer_clk_conf::TG0_TIMER_CLK_EN_R","esp32c6::pcr::timergroup0_wdt_clk_conf::TG0_WDT_CLK_EN_R","esp32c6::pcr::timergroup1_conf::TG1_CLK_EN_R","esp32c6::pcr::timergroup1_conf::TG1_RST_EN_R","esp32c6::pcr::timergroup1_timer_clk_conf::TG1_TIMER_CLK_EN_R","esp32c6::pcr::timergroup1_wdt_clk_conf::TG1_WDT_CLK_EN_R","esp32c6::pcr::systimer_conf::SYSTIMER_CLK_EN_R","esp32c6::pcr::systimer_conf::SYSTIMER_RST_EN_R","esp32c6::pcr::systimer_func_clk_conf::SYSTIMER_FUNC_CLK_SEL_R","esp32c6::pcr::systimer_func_clk_conf::SYSTIMER_FUNC_CLK_EN_R","esp32c6::pcr::twai0_conf::TWAI0_CLK_EN_R","esp32c6::pcr::twai0_conf::TWAI0_RST_EN_R","esp32c6::pcr::twai0_func_clk_conf::TWAI0_FUNC_CLK_SEL_R","esp32c6::pcr::twai0_func_clk_conf::TWAI0_FUNC_CLK_EN_R","esp32c6::pcr::twai1_conf::TWAI1_CLK_EN_R","esp32c6::pcr::twai1_conf::TWAI1_RST_EN_R","esp32c6::pcr::twai1_func_clk_conf::TWAI1_FUNC_CLK_SEL_R","esp32c6::pcr::twai1_func_clk_conf::TWAI1_FUNC_CLK_EN_R","esp32c6::pcr::i2s_conf::I2S_CLK_EN_R","esp32c6::pcr::i2s_conf::I2S_RST_EN_R","esp32c6::pcr::i2s_tx_clkm_conf::I2S_TX_CLKM_EN_R","esp32c6::pcr::i2s_tx_clkm_div_conf::I2S_TX_CLKM_DIV_YN1_R","esp32c6::pcr::i2s_rx_clkm_conf::I2S_RX_CLKM_EN_R","esp32c6::pcr::i2s_rx_clkm_conf::I2S_MCLK_SEL_R","esp32c6::pcr::i2s_rx_clkm_div_conf::I2S_RX_CLKM_DIV_YN1_R","esp32c6::pcr::saradc_conf::SARADC_CLK_EN_R","esp32c6::pcr::saradc_conf::SARADC_RST_EN_R","esp32c6::pcr::saradc_conf::SARADC_REG_CLK_EN_R","esp32c6::pcr::saradc_conf::SARADC_REG_RST_EN_R","esp32c6::pcr::saradc_clkm_conf::SARADC_CLKM_EN_R","esp32c6::pcr::tsens_clk_conf::TSENS_CLK_SEL_R","esp32c6::pcr::tsens_clk_conf::TSENS_CLK_EN_R","esp32c6::pcr::tsens_clk_conf::TSENS_RST_EN_R","esp32c6::pcr::usb_device_conf::USB_DEVICE_CLK_EN_R","esp32c6::pcr::usb_device_conf::USB_DEVICE_RST_EN_R","esp32c6::pcr::intmtx_conf::INTMTX_CLK_EN_R","esp32c6::pcr::intmtx_conf::INTMTX_RST_EN_R","esp32c6::pcr::pcnt_conf::PCNT_CLK_EN_R","esp32c6::pcr::pcnt_conf::PCNT_RST_EN_R","esp32c6::pcr::etm_conf::ETM_CLK_EN_R","esp32c6::pcr::etm_conf::ETM_RST_EN_R","esp32c6::pcr::pwm_conf::PWM_CLK_EN_R","esp32c6::pcr::pwm_conf::PWM_RST_EN_R","esp32c6::pcr::pwm_clk_conf::PWM_CLKM_EN_R","esp32c6::pcr::parl_io_conf::PARL_CLK_EN_R","esp32c6::pcr::parl_io_conf::PARL_RST_EN_R","esp32c6::pcr::parl_clk_rx_conf::PARL_CLK_RX_EN_R","esp32c6::pcr::parl_clk_rx_conf::PARL_RX_RST_EN_R","esp32c6::pcr::parl_clk_tx_conf::PARL_CLK_TX_EN_R","esp32c6::pcr::parl_clk_tx_conf::PARL_TX_RST_EN_R","esp32c6::pcr::sdio_slave_conf::SDIO_SLAVE_CLK_EN_R","esp32c6::pcr::sdio_slave_conf::SDIO_SLAVE_RST_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_CLK_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_RST_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_SITE1_CLK_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_SITE2_CLK_EN_R","esp32c6::pcr::pvt_monitor_conf::PVT_MONITOR_SITE3_CLK_EN_R","esp32c6::pcr::pvt_monitor_func_clk_conf::PVT_MONITOR_FUNC_CLK_SEL_R","esp32c6::pcr::pvt_monitor_func_clk_conf::PVT_MONITOR_FUNC_CLK_EN_R","esp32c6::pcr::gdma_conf::GDMA_CLK_EN_R","esp32c6::pcr::gdma_conf::GDMA_RST_EN_R","esp32c6::pcr::spi2_conf::SPI2_CLK_EN_R","esp32c6::pcr::spi2_conf::SPI2_RST_EN_R","esp32c6::pcr::spi2_clkm_conf::SPI2_CLKM_EN_R","esp32c6::pcr::aes_conf::AES_CLK_EN_R","esp32c6::pcr::aes_conf::AES_RST_EN_R","esp32c6::pcr::sha_conf::SHA_CLK_EN_R","esp32c6::pcr::sha_conf::SHA_RST_EN_R","esp32c6::pcr::rsa_conf::RSA_CLK_EN_R","esp32c6::pcr::rsa_conf::RSA_RST_EN_R","esp32c6::pcr::rsa_pd_ctrl::RSA_MEM_PD_R","esp32c6::pcr::rsa_pd_ctrl::RSA_MEM_FORCE_PU_R","esp32c6::pcr::rsa_pd_ctrl::RSA_MEM_FORCE_PD_R","esp32c6::pcr::ecc_conf::ECC_CLK_EN_R","esp32c6::pcr::ecc_conf::ECC_RST_EN_R","esp32c6::pcr::ecc_pd_ctrl::ECC_MEM_PD_R","esp32c6::pcr::ecc_pd_ctrl::ECC_MEM_FORCE_PU_R","esp32c6::pcr::ecc_pd_ctrl::ECC_MEM_FORCE_PD_R","esp32c6::pcr::ds_conf::DS_CLK_EN_R","esp32c6::pcr::ds_conf::DS_RST_EN_R","esp32c6::pcr::hmac_conf::HMAC_CLK_EN_R","esp32c6::pcr::hmac_conf::HMAC_RST_EN_R","esp32c6::pcr::iomux_conf::IOMUX_CLK_EN_R","esp32c6::pcr::iomux_conf::IOMUX_RST_EN_R","esp32c6::pcr::iomux_clk_conf::IOMUX_FUNC_CLK_EN_R","esp32c6::pcr::mem_monitor_conf::MEM_MONITOR_CLK_EN_R","esp32c6::pcr::mem_monitor_conf::MEM_MONITOR_RST_EN_R","esp32c6::pcr::regdma_conf::REGDMA_CLK_EN_R","esp32c6::pcr::regdma_conf::REGDMA_RST_EN_R","esp32c6::pcr::retention_conf::RETENTION_CLK_EN_R","esp32c6::pcr::retention_conf::RETENTION_RST_EN_R","esp32c6::pcr::trace_conf::TRACE_CLK_EN_R","esp32c6::pcr::trace_conf::TRACE_RST_EN_R","esp32c6::pcr::assist_conf::ASSIST_CLK_EN_R","esp32c6::pcr::assist_conf::ASSIST_RST_EN_R","esp32c6::pcr::cache_conf::CACHE_CLK_EN_R","esp32c6::pcr::cache_conf::CACHE_RST_EN_R","esp32c6::pcr::modem_apb_conf::MODEM_APB_CLK_EN_R","esp32c6::pcr::modem_apb_conf::MODEM_RST_EN_R","esp32c6::pcr::timeout_conf::CPU_TIMEOUT_RST_EN_R","esp32c6::pcr::timeout_conf::HP_TIMEOUT_RST_EN_R","esp32c6::pcr::cpu_waiti_conf::PLL_FREQ_SEL_R","esp32c6::pcr::cpu_waiti_conf::CPU_WAIT_MODE_FORCE_ON_R","esp32c6::pcr::cpu_freq_conf::CPU_HS_120M_FORCE_R","esp32c6::pcr::pll_div_clk_en::PLL_240M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_160M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_120M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_80M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_48M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_40M_CLK_EN_R","esp32c6::pcr::pll_div_clk_en::PLL_20M_CLK_EN_R","esp32c6::pcr::ctrl_clk_out_en::CLK20_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK22_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK44_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_BB_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK80_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK160_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_320M_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_ADC_INF_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_DAC_CPU_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK40X_BB_OEN_R","esp32c6::pcr::ctrl_clk_out_en::CLK_XTAL_OEN_R","esp32c6::pcr::ctrl_tick_conf::TICK_ENABLE_R","esp32c6::pcr::ctrl_tick_conf::RST_TICK_CNT_R","esp32c6::pcr::reset_event_bypass::APM_R","esp32c6::pcr::reset_event_bypass::RESET_EVENT_BYPASS_R","esp32c6::pcr::clock_gate::CLK_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_VDD_SPI_PD_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_HP_MEM_DSLP_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_PD_HP_WIFI_PD_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_PD_HP_CPU_PD_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_PD_HP_AON_PD_EN_R","esp32c6::pmu::hp_active_dig_power::HP_ACTIVE_PD_TOP_PD_EN_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_UART_WAKEUP_EN_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_LP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_HP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_PAD_SLP_SEL_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_PAUSE_WDT_R","esp32c6::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_CPU_STALL_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_I2C_ISO_EN_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_I2C_RETENTION_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_BB_I2C_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_BBPLL_I2C_R","esp32c6::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_BBPLL_R","esp32c6::pmu::hp_active_bias::HP_ACTIVE_XPD_BIAS_R","esp32c6::pmu::hp_active_bias::HP_ACTIVE_PD_CUR_R","esp32c6::pmu::hp_active_bias::SLEEP_R","esp32c6::pmu::hp_active_backup::HP_ACTIVE_RETENTION_MODE_R","esp32c6::pmu::hp_active_backup::HP_SLEEP2ACTIVE_RETENTION_EN_R","esp32c6::pmu::hp_active_backup::HP_MODEM2ACTIVE_RETENTION_EN_R","esp32c6::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_EN_R","esp32c6::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_EN_R","esp32c6::pmu::hp_active_sysclk::HP_ACTIVE_DIG_SYS_CLK_NO_DIV_R","esp32c6::pmu::hp_active_sysclk::HP_ACTIVE_ICG_SYS_CLOCK_EN_R","esp32c6::pmu::hp_active_sysclk::HP_ACTIVE_SYS_CLK_SLP_SEL_R","esp32c6::pmu::hp_active_sysclk::HP_ACTIVE_ICG_SLP_SEL_R","esp32c6::pmu::hp_active_hp_regulator0::DIG_REGULATOR0_DBIAS_SEL_R","esp32c6::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_R","esp32c6::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32c6::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_XPD_R","esp32c6::pmu::hp_active_xtal::HP_ACTIVE_XPD_XTAL_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_VDD_SPI_PD_EN_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_HP_MEM_DSLP_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_PD_HP_WIFI_PD_EN_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_PD_HP_CPU_PD_EN_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_PD_HP_AON_PD_EN_R","esp32c6::pmu::hp_modem_dig_power::HP_MODEM_PD_TOP_PD_EN_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_UART_WAKEUP_EN_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_LP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_HP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_DIG_PAD_SLP_SEL_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_DIG_PAUSE_WDT_R","esp32c6::pmu::hp_modem_hp_sys_cntl::HP_MODEM_DIG_CPU_STALL_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_I2C_ISO_EN_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_I2C_RETENTION_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_XPD_BB_I2C_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_XPD_BBPLL_I2C_R","esp32c6::pmu::hp_modem_hp_ck_power::HP_MODEM_XPD_BBPLL_R","esp32c6::pmu::hp_modem_bias::HP_MODEM_XPD_BIAS_R","esp32c6::pmu::hp_modem_bias::HP_MODEM_PD_CUR_R","esp32c6::pmu::hp_modem_bias::SLEEP_R","esp32c6::pmu::hp_modem_backup::HP_MODEM_RETENTION_MODE_R","esp32c6::pmu::hp_modem_backup::HP_SLEEP2MODEM_RETENTION_EN_R","esp32c6::pmu::hp_modem_backup::HP_SLEEP2MODEM_BACKUP_EN_R","esp32c6::pmu::hp_modem_sysclk::HP_MODEM_DIG_SYS_CLK_NO_DIV_R","esp32c6::pmu::hp_modem_sysclk::HP_MODEM_ICG_SYS_CLOCK_EN_R","esp32c6::pmu::hp_modem_sysclk::HP_MODEM_SYS_CLK_SLP_SEL_R","esp32c6::pmu::hp_modem_sysclk::HP_MODEM_ICG_SLP_SEL_R","esp32c6::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_SLP_MEM_XPD_R","esp32c6::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32c6::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_XPD_R","esp32c6::pmu::hp_modem_xtal::HP_MODEM_XPD_XTAL_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_VDD_SPI_PD_EN_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_HP_MEM_DSLP_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_PD_HP_WIFI_PD_EN_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_PD_HP_CPU_PD_EN_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_PD_HP_AON_PD_EN_R","esp32c6::pmu::hp_sleep_dig_power::HP_SLEEP_PD_TOP_PD_EN_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_UART_WAKEUP_EN_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_LP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_HP_PAD_HOLD_ALL_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_PAD_SLP_SEL_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_PAUSE_WDT_R","esp32c6::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_CPU_STALL_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_I2C_ISO_EN_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_I2C_RETENTION_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_BB_I2C_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_BBPLL_I2C_R","esp32c6::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_BBPLL_R","esp32c6::pmu::hp_sleep_bias::HP_SLEEP_XPD_BIAS_R","esp32c6::pmu::hp_sleep_bias::HP_SLEEP_PD_CUR_R","esp32c6::pmu::hp_sleep_bias::SLEEP_R","esp32c6::pmu::hp_sleep_backup::HP_SLEEP_RETENTION_MODE_R","esp32c6::pmu::hp_sleep_backup::HP_MODEM2SLEEP_RETENTION_EN_R","esp32c6::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_RETENTION_EN_R","esp32c6::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_EN_R","esp32c6::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_EN_R","esp32c6::pmu::hp_sleep_sysclk::HP_SLEEP_DIG_SYS_CLK_NO_DIV_R","esp32c6::pmu::hp_sleep_sysclk::HP_SLEEP_ICG_SYS_CLOCK_EN_R","esp32c6::pmu::hp_sleep_sysclk::HP_SLEEP_SYS_CLK_SLP_SEL_R","esp32c6::pmu::hp_sleep_sysclk::HP_SLEEP_ICG_SLP_SEL_R","esp32c6::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_R","esp32c6::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32c6::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_XPD_R","esp32c6::pmu::hp_sleep_xtal::HP_SLEEP_XPD_XTAL_R","esp32c6::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_SLP_XPD_R","esp32c6::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_XPD_R","esp32c6::pmu::hp_sleep_lp_dig_power::HP_SLEEP_LP_MEM_DSLP_R","esp32c6::pmu::hp_sleep_lp_dig_power::HP_SLEEP_PD_LP_PERI_PD_EN_R","esp32c6::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_XTAL32K_R","esp32c6::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_RC32K_R","esp32c6::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_FOSC_CLK_R","esp32c6::pmu::hp_sleep_lp_ck_power::HP_SLEEP_PD_OSC_CLK_R","esp32c6::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_SLP_XPD_R","esp32c6::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_XPD_R","esp32c6::pmu::lp_sleep_xtal::LP_SLEEP_XPD_XTAL_R","esp32c6::pmu::lp_sleep_lp_dig_power::LP_SLEEP_LP_MEM_DSLP_R","esp32c6::pmu::lp_sleep_lp_dig_power::LP_SLEEP_PD_LP_PERI_PD_EN_R","esp32c6::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_XTAL32K_R","esp32c6::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_RC32K_R","esp32c6::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_FOSC_CLK_R","esp32c6::pmu::lp_sleep_lp_ck_power::LP_SLEEP_PD_OSC_CLK_R","esp32c6::pmu::lp_sleep_bias::LP_SLEEP_XPD_BIAS_R","esp32c6::pmu::lp_sleep_bias::LP_SLEEP_PD_CUR_R","esp32c6::pmu::lp_sleep_bias::SLEEP_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_RESET_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_ISO_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_PU_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_NO_RESET_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_NO_ISO_R","esp32c6::pmu::power_pd_top_cntl::FORCE_TOP_PD_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_RESET_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_ISO_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_PU_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_NO_RESET_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_NO_ISO_R","esp32c6::pmu::power_pd_hpaon_cntl::FORCE_HP_AON_PD_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_RESET_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_ISO_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_PU_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_NO_RESET_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_NO_ISO_R","esp32c6::pmu::power_pd_hpcpu_cntl::FORCE_HP_CPU_PD_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_RESET_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_ISO_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_PU_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_NO_RESET_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_NO_ISO_R","esp32c6::pmu::power_pd_hpwifi_cntl::FORCE_HP_WIFI_PD_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_RESET_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_ISO_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_PU_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_NO_RESET_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_NO_ISO_R","esp32c6::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_PD_R","esp32c6::pmu::power_hp_pad::FORCE_HP_PAD_NO_ISO_ALL_R","esp32c6::pmu::power_hp_pad::FORCE_HP_PAD_ISO_ALL_R","esp32c6::pmu::power_vdd_spi_cntl::VDD_SPI_PWR_SEL_SW_R","esp32c6::pmu::slp_wakeup_cntl1::SLP_REJECT_EN_R","esp32c6::pmu::por_status::POR_DONE_R","esp32c6::pmu::rf_pwc::PERIF_I2C_RSTB_R","esp32c6::pmu::rf_pwc::XPD_PERIF_I2C_R","esp32c6::pmu::rf_pwc::XPD_TXRF_I2C_R","esp32c6::pmu::rf_pwc::XPD_RFRX_PBUS_R","esp32c6::pmu::rf_pwc::XPD_CKGEN_I2C_R","esp32c6::pmu::rf_pwc::XPD_PLL_I2C_R","esp32c6::pmu::backup_cfg::BACKUP_SYS_CLK_NO_DIV_R","esp32c6::pmu::int_raw::LP_CPU_EXC_INT_RAW_R","esp32c6::pmu::int_raw::SDIO_IDLE_INT_RAW_R","esp32c6::pmu::int_raw::SW_INT_RAW_R","esp32c6::pmu::int_raw::SOC_SLEEP_REJECT_INT_RAW_R","esp32c6::pmu::int_raw::SOC_WAKEUP_INT_RAW_R","esp32c6::pmu::hp_int_st::LP_CPU_EXC_INT_ST_R","esp32c6::pmu::hp_int_st::SDIO_IDLE_INT_ST_R","esp32c6::pmu::hp_int_st::SW_INT_ST_R","esp32c6::pmu::hp_int_st::SOC_SLEEP_REJECT_INT_ST_R","esp32c6::pmu::hp_int_st::SOC_WAKEUP_INT_ST_R","esp32c6::pmu::hp_int_ena::LP_CPU_EXC_INT_ENA_R","esp32c6::pmu::hp_int_ena::SDIO_IDLE_INT_ENA_R","esp32c6::pmu::hp_int_ena::SW_INT_ENA_R","esp32c6::pmu::hp_int_ena::SOC_SLEEP_REJECT_INT_ENA_R","esp32c6::pmu::hp_int_ena::SOC_WAKEUP_INT_ENA_R","esp32c6::pmu::lp_int_raw::LP_CPU_WAKEUP_INT_RAW_R","esp32c6::pmu::lp_int_raw::MODEM_SWITCH_ACTIVE_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::SLEEP_SWITCH_ACTIVE_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::SLEEP_SWITCH_MODEM_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::MODEM_SWITCH_SLEEP_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::ACTIVE_SWITCH_SLEEP_END_INT_RAW_R","esp32c6::pmu::lp_int_raw::MODEM_SWITCH_ACTIVE_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::SLEEP_SWITCH_ACTIVE_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::SLEEP_SWITCH_MODEM_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::MODEM_SWITCH_SLEEP_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::ACTIVE_SWITCH_SLEEP_START_INT_RAW_R","esp32c6::pmu::lp_int_raw::HP_SW_TRIGGER_INT_RAW_R","esp32c6::pmu::lp_int_st::LP_CPU_WAKEUP_INT_ST_R","esp32c6::pmu::lp_int_st::MODEM_SWITCH_ACTIVE_END_INT_ST_R","esp32c6::pmu::lp_int_st::SLEEP_SWITCH_ACTIVE_END_INT_ST_R","esp32c6::pmu::lp_int_st::SLEEP_SWITCH_MODEM_END_INT_ST_R","esp32c6::pmu::lp_int_st::MODEM_SWITCH_SLEEP_END_INT_ST_R","esp32c6::pmu::lp_int_st::ACTIVE_SWITCH_SLEEP_END_INT_ST_R","esp32c6::pmu::lp_int_st::MODEM_SWITCH_ACTIVE_START_INT_ST_R","esp32c6::pmu::lp_int_st::SLEEP_SWITCH_ACTIVE_START_INT_ST_R","esp32c6::pmu::lp_int_st::SLEEP_SWITCH_MODEM_START_INT_ST_R","esp32c6::pmu::lp_int_st::MODEM_SWITCH_SLEEP_START_INT_ST_R","esp32c6::pmu::lp_int_st::ACTIVE_SWITCH_SLEEP_START_INT_ST_R","esp32c6::pmu::lp_int_st::HP_SW_TRIGGER_INT_ST_R","esp32c6::pmu::lp_int_ena::LP_CPU_WAKEUP_INT_ENA_R","esp32c6::pmu::lp_int_ena::MODEM_SWITCH_ACTIVE_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::SLEEP_SWITCH_ACTIVE_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::SLEEP_SWITCH_MODEM_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::MODEM_SWITCH_SLEEP_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::ACTIVE_SWITCH_SLEEP_END_INT_ENA_R","esp32c6::pmu::lp_int_ena::MODEM_SWITCH_ACTIVE_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::SLEEP_SWITCH_ACTIVE_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::SLEEP_SWITCH_MODEM_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::MODEM_SWITCH_SLEEP_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::ACTIVE_SWITCH_SLEEP_START_INT_ENA_R","esp32c6::pmu::lp_int_ena::HP_SW_TRIGGER_INT_ENA_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_WAITI_RDY_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_STALL_RDY_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_FORCE_STALL_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_WAITI_FLAG_EN_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_FLAG_EN_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_EN_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_RESET_EN_R","esp32c6::pmu::lp_cpu_pwr0::LP_CPU_SLP_BYPASS_INTR_EN_R","esp32c6::pmu::hp_regulator_cfg::DIG_REGULATOR_EN_CAL_R","esp32c6::pmu::clk_state0::STABLE_XPD_BBPLL_STATE_R","esp32c6::pmu::clk_state0::STABLE_XPD_XTAL_STATE_R","esp32c6::pmu::clk_state0::SYS_CLK_SLP_SEL_STATE_R","esp32c6::pmu::clk_state0::SYS_CLK_NO_DIV_STATE_R","esp32c6::pmu::clk_state0::ICG_SYS_CLK_EN_STATE_R","esp32c6::pmu::clk_state0::ICG_MODEM_SWITCH_STATE_R","esp32c6::pmu::clk_state0::ICG_SLP_SEL_STATE_R","esp32c6::pmu::clk_state0::ICG_GLOBAL_XTAL_STATE_R","esp32c6::pmu::clk_state0::ICG_GLOBAL_PLL_STATE_R","esp32c6::pmu::clk_state0::ANA_I2C_ISO_EN_STATE_R","esp32c6::pmu::clk_state0::ANA_I2C_RETENTION_STATE_R","esp32c6::pmu::clk_state0::ANA_XPD_BB_I2C_STATE_R","esp32c6::pmu::clk_state0::ANA_XPD_BBPLL_I2C_STATE_R","esp32c6::pmu::clk_state0::ANA_XPD_BBPLL_STATE_R","esp32c6::pmu::clk_state0::ANA_XPD_XTAL_STATE_R","esp32c6::pmu::vdd_spi_status::STABLE_VDD_SPI_PWR_DRV_R","esp32c6::pmu::date::CLK_EN_R","esp32c6::rmt::ch_tx_conf0::TX_CONTI_MODE_R","esp32c6::rmt::ch_tx_conf0::MEM_TX_WRAP_EN_R","esp32c6::rmt::ch_tx_conf0::IDLE_OUT_LV_R","esp32c6::rmt::ch_tx_conf0::IDLE_OUT_EN_R","esp32c6::rmt::ch_tx_conf0::TX_STOP_R","esp32c6::rmt::ch_tx_conf0::CARRIER_EFF_EN_R","esp32c6::rmt::ch_tx_conf0::CARRIER_EN_R","esp32c6::rmt::ch_tx_conf0::CARRIER_OUT_LV_R","esp32c6::rmt::ch_rx_conf0::CARRIER_EN_R","esp32c6::rmt::ch_rx_conf0::CARRIER_OUT_LV_R","esp32c6::rmt::ch_rx_conf1::RX_EN_R","esp32c6::rmt::ch_rx_conf1::MEM_OWNER_R","esp32c6::rmt::ch_rx_conf1::RX_FILTER_EN_R","esp32c6::rmt::ch_rx_conf1::MEM_RX_WRAP_EN_R","esp32c6::rmt::ch_tx_status::APB_MEM_RD_ERR_R","esp32c6::rmt::ch_tx_status::MEM_EMPTY_R","esp32c6::rmt::ch_tx_status::APB_MEM_WR_ERR_R","esp32c6::rmt::ch_rx_status::MEM_OWNER_ERR_R","esp32c6::rmt::ch_rx_status::MEM_FULL_R","esp32c6::rmt::ch_rx_status::APB_MEM_RD_ERR_R","esp32c6::rmt::int_raw::CH_TX_END_R","esp32c6::rmt::int_raw::CH_RX_END_R","esp32c6::rmt::int_raw::CH_TX_ERR_R","esp32c6::rmt::int_raw::CH_RX_ERR_R","esp32c6::rmt::int_raw::CH_TX_THR_EVENT_R","esp32c6::rmt::int_raw::CH_RX_THR_EVENT_R","esp32c6::rmt::int_raw::CH_TX_LOOP_R","esp32c6::rmt::int_st::CH_TX_END_R","esp32c6::rmt::int_st::CH_RX_END_R","esp32c6::rmt::int_st::CH_TX_ERR_R","esp32c6::rmt::int_st::CH_RX_ERR_R","esp32c6::rmt::int_st::CH_TX_THR_EVENT_R","esp32c6::rmt::int_st::CH_RX_THR_EVENT_R","esp32c6::rmt::int_st::CH_X_LOOP_R","esp32c6::rmt::int_ena::CH_TX_END_R","esp32c6::rmt::int_ena::CH_RX_END_R","esp32c6::rmt::int_ena::CH_TX_ERR_R","esp32c6::rmt::int_ena::CH_RX_ERR_R","esp32c6::rmt::int_ena::CH_TX_THR_EVENT_R","esp32c6::rmt::int_ena::CH_RX_THR_EVENT_R","esp32c6::rmt::int_ena::CH_X_LOOP_R","esp32c6::rmt::ch_tx_lim::TX_LOOP_CNT_EN_R","esp32c6::rmt::ch_tx_lim::LOOP_STOP_EN_R","esp32c6::rmt::sys_conf::APB_FIFO_MASK_R","esp32c6::rmt::sys_conf::MEM_CLK_FORCE_ON_R","esp32c6::rmt::sys_conf::MEM_FORCE_PD_R","esp32c6::rmt::sys_conf::MEM_FORCE_PU_R","esp32c6::rmt::sys_conf::SCLK_ACTIVE_R","esp32c6::rmt::sys_conf::CLK_EN_R","esp32c6::rmt::tx_sim::CH0_R","esp32c6::rmt::tx_sim::CH1_R","esp32c6::rmt::tx_sim::EN_R","esp32c6::rsa::query_clean::QUERY_CLEAN_R","esp32c6::rsa::query_idle::QUERY_IDLE_R","esp32c6::rsa::constant_time::CONSTANT_TIME_R","esp32c6::rsa::search_enable::SEARCH_ENABLE_R","esp32c6::rsa::int_ena::INT_ENA_R","esp32c6::sha::busy::STATE_R","esp32c6::sha::irq_ena::INTERRUPT_ENA_R","esp32c6::slchost::func2_0::SLC_FUNC2_INT_R","esp32c6::slchost::func2_1::SLC_FUNC2_INT_EN_R","esp32c6::slchost::func2_2::SLC_FUNC1_MDSTAT_R","esp32c6::slchost::slc0host_token_rdata::SLC0_RX_PF_VALID_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT0_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT1_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT2_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT3_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT4_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT5_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT6_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOHOST_BIT7_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOKEN0_1TO0_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOKEN1_1TO0_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOKEN0_0TO1_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TOKEN1_0TO1_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0HOST_RX_SOF_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0HOST_RX_EOF_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0HOST_RX_START_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0HOST_TX_START_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_RX_UDF_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_TX_OVF_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_RX_PF_VALID_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_EXT_BIT0_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_EXT_BIT1_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_EXT_BIT2_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_EXT_BIT3_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_RX_NEW_PACKET_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::SLC0_HOST_RD_RETRY_INT_RAW_R","esp32c6::slchost::slc0host_int_raw::GPIO_SDIO_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT0_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT1_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT2_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT3_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT4_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT5_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT6_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOHOST_BIT7_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOKEN0_1TO0_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOKEN1_1TO0_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOKEN0_0TO1_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TOKEN1_0TO1_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1HOST_RX_SOF_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1HOST_RX_EOF_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1HOST_RX_START_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1HOST_TX_START_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_RX_UDF_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_TX_OVF_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_RX_PF_VALID_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_EXT_BIT0_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_EXT_BIT1_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_EXT_BIT2_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_EXT_BIT3_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_WIFI_RX_NEW_PACKET_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_HOST_RD_RETRY_INT_RAW_R","esp32c6::slchost::slc1host_int_raw::SLC1_BT_RX_NEW_PACKET_INT_RAW_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT0_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT1_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT2_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT3_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT4_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT5_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT6_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOHOST_BIT7_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOKEN0_1TO0_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOKEN1_1TO0_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOKEN0_0TO1_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TOKEN1_0TO1_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0HOST_RX_SOF_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0HOST_RX_EOF_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0HOST_RX_START_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0HOST_TX_START_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_RX_UDF_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_TX_OVF_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_RX_PF_VALID_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_EXT_BIT0_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_EXT_BIT1_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_EXT_BIT2_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_EXT_BIT3_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_RX_NEW_PACKET_INT_ST_R","esp32c6::slchost::slc0host_int_st::SLC0_HOST_RD_RETRY_INT_ST_R","esp32c6::slchost::slc0host_int_st::GPIO_SDIO_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT0_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT1_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT2_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT3_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT4_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT5_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT6_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOHOST_BIT7_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOKEN0_1TO0_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOKEN1_1TO0_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOKEN0_0TO1_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TOKEN1_0TO1_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1HOST_RX_SOF_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1HOST_RX_EOF_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1HOST_RX_START_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1HOST_TX_START_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_RX_UDF_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_TX_OVF_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_RX_PF_VALID_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_EXT_BIT0_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_EXT_BIT1_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_EXT_BIT2_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_EXT_BIT3_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_WIFI_RX_NEW_PACKET_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_HOST_RD_RETRY_INT_ST_R","esp32c6::slchost::slc1host_int_st::SLC1_BT_RX_NEW_PACKET_INT_ST_R","esp32c6::slchost::slc1host_token_rdata::SLC1_RX_PF_VALID_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_RX_UDF_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_TX_OVF_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc0host_func1_int_ena::FN1_GPIO_SDIO_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_RX_UDF_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_TX_OVF_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc1host_func1_int_ena::FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_RX_UDF_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_TX_OVF_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc0host_func2_int_ena::FN2_GPIO_SDIO_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_RX_UDF_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_TX_OVF_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc1host_func2_int_ena::FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_RX_UDF_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_TX_OVF_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::SLC0_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc0host_int_ena::GPIO_SDIO_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT4_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT5_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT6_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOHOST_BIT7_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOKEN0_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOKEN1_1TO0_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOKEN0_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TOKEN1_0TO1_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1HOST_RX_SOF_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1HOST_RX_EOF_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1HOST_RX_START_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1HOST_TX_START_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_RX_UDF_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_TX_OVF_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_RX_PF_VALID_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_EXT_BIT0_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_EXT_BIT1_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_EXT_BIT2_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_EXT_BIT3_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_HOST_RD_RETRY_INT_ENA_R","esp32c6::slchost::slc1host_int_ena::SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32c6::slchost::slc_apbwin_conf::SLC_APBWIN_WR_R","esp32c6::slchost::slc_apbwin_conf::SLC_APBWIN_START_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT0_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT1_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT2_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT3_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT4_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT5_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT6_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOHOST_BIT7_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOKEN0_1TO0_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOKEN1_1TO0_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOKEN0_0TO1_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TOKEN1_0TO1_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0HOST_RX_SOF_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0HOST_RX_EOF_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0HOST_RX_START_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0HOST_TX_START_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_RX_UDF_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_TX_OVF_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_RX_PF_VALID_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_EXT_BIT0_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_EXT_BIT1_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_EXT_BIT2_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_EXT_BIT3_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_RX_NEW_PACKET_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::SLC0_HOST_RD_RETRY_INT_ENA1_R","esp32c6::slchost::slc0host_int_ena1::GPIO_SDIO_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT0_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT1_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT2_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT3_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT4_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT5_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT6_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOHOST_BIT7_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOKEN0_1TO0_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOKEN1_1TO0_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOKEN0_0TO1_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TOKEN1_0TO1_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1HOST_RX_SOF_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1HOST_RX_EOF_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1HOST_RX_START_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1HOST_TX_START_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_RX_UDF_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_TX_OVF_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_RX_PF_VALID_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_EXT_BIT0_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_EXT_BIT1_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_EXT_BIT2_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_EXT_BIT3_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_HOST_RD_RETRY_INT_ENA1_R","esp32c6::slchost::slc1host_int_ena1::SLC1_BT_RX_NEW_PACKET_INT_ENA1_R","esp32c6::slchost::conf::SDIO20_INT_DELAY_R","esp32c6::slchost::conf::SDIO_PAD_PULLUP_R","esp32c6::slchost::conf::HSPEED_CON_EN_R","esp32c6::slchost::inf_st::DLL_ON_SW_R","esp32c6::slchost::inf_st::DLL_ON_R","esp32c6::slchost::inf_st::CLK_MODE_SW_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA0_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA1_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA2_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA3_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA4_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA5_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA6_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA7_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA8_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA9_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA10_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA11_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA12_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA13_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA14_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA15_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA16_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA17_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA18_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA19_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA20_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA21_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA22_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA23_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA24_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA25_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA26_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA27_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA28_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA29_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA30_R","esp32c6::soc_etm::ch_ena_ad0::CH_ENA31_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA32_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA33_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA34_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA35_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA36_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA37_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA38_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA39_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA40_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA41_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA42_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA43_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA44_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA45_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA46_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA47_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA48_R","esp32c6::soc_etm::ch_ena_ad1::CH_ENA49_R","esp32c6::soc_etm::clk_en::CLK_EN_R","esp32c6::spi0::spi_mem_cmd::SPI_MEM_USR_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_ALWAYS_OUT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_Q_POL_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_D_POL_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WP_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_DQS_IE_ALWAYS_ON_R","esp32c6::spi0::spi_mem_ctrl::SPI_MEM_DATA_IE_ALWAYS_ON_R","esp32c6::spi0::spi_mem_ctrl1::SPI_AR_SIZE0_1_SUPPORT_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_AW_SIZE0_1_SUPPORT_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_AXI_RDATA_BACK_FAST_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_RRESP_ECC_ERR_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_AR_SPLICE_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_AW_SPLICE_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_RAM0_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_DUAL_RAM_EN_R","esp32c6::spi0::spi_mem_ctrl1::SPI_MEM_FAST_WRITE_EN_R","esp32c6::spi0::spi_mem_ctrl2::SPI_MEM_ECC_SKIP_PAGE_CORNER_R","esp32c6::spi0::spi_mem_ctrl2::SPI_MEM_ECC_16TO18_BYTE_EN_R","esp32c6::spi0::spi_mem_ctrl2::SPI_MEM_SPLIT_TRANS_EN_R","esp32c6::spi0::spi_mem_clock::SPI_MEM_CLK_EQU_SYSCLK_R","esp32c6::spi0::spi_mem_user::SPI_MEM_CS_HOLD_R","esp32c6::spi0::spi_mem_user::SPI_MEM_CS_SETUP_R","esp32c6::spi0::spi_mem_user::SPI_MEM_CK_OUT_EDGE_R","esp32c6::spi0::spi_mem_user::SPI_MEM_USR_DUMMY_IDLE_R","esp32c6::spi0::spi_mem_user::SPI_MEM_USR_DUMMY_R","esp32c6::spi0::spi_mem_misc::SPI_MEM_FSUB_PIN_R","esp32c6::spi0::spi_mem_misc::SPI_MEM_SSUB_PIN_R","esp32c6::spi0::spi_mem_misc::SPI_MEM_CK_IDLE_EDGE_R","esp32c6::spi0::spi_mem_misc::SPI_MEM_CS_KEEP_ACTIVE_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_AXI_REQ_EN_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_FLASH_USR_CMD_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_SAME_AW_AR_ADDR_CHK_EN_R","esp32c6::spi0::spi_mem_cache_fctrl::SPI_CLOSE_AXI_INF_EN_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_USR_SADDR_4BYTE_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_SRAM_DIO_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_SRAM_QIO_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_WR_SRAM_DUMMY_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_RD_SRAM_DUMMY_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_SRAM_USR_RCMD_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_SRAM_USR_WCMD_R","esp32c6::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_DUAL_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_DUAL_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_DUAL_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_QUAD_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_QUAD_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_QUAD_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SCMD_QUAD_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SCMD_OCT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDUMMY_RIN_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_MEM_SDUMMY_WOUT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_SMEM_WDUMMY_DQS_ALWAYS_OUT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_SMEM_WDUMMY_ALWAYS_OUT_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_SMEM_DQS_IE_ALWAYS_ON_R","esp32c6::spi0::spi_mem_sram_cmd::SPI_SMEM_DATA_IE_ALWAYS_ON_R","esp32c6::spi0::spi_mem_sram_clk::SPI_MEM_SCLK_EQU_SYSCLK_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_SLV_ST_END_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_MST_ST_END_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_ECC_ERR_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_PMS_REJECT_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_AXI_RADDR_ERR_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA_R","esp32c6::spi0::spi_mem_int_ena::SPI_MEM_AXI_WADDR_ERR_INT__ENA_R","esp32c6::spi0::spi_mem_int_clr::SPI_MEM_ECC_ERR_INT_CLR_R","esp32c6::spi0::spi_mem_int_clr::SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR_R","esp32c6::spi0::spi_mem_int_clr::SPI_MEM_AXI_WADDR_ERR_INT_CLR_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_SLV_ST_END_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_MST_ST_END_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_ECC_ERR_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_PMS_REJECT_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_AXI_RADDR_ERR_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW_R","esp32c6::spi0::spi_mem_int_raw::SPI_MEM_AXI_WADDR_ERR_INT_RAW_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_SLV_ST_END_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_MST_ST_END_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_ECC_ERR_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_PMS_REJECT_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_AXI_RADDR_ERR_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_AXI_WR_FLASH_ERR_INT_ST_R","esp32c6::spi0::spi_mem_int_st::SPI_MEM_AXI_WADDR_ERR_INT_ST_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_EN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_TX_DDR_MSK_EN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_RX_DDR_MSK_EN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R","esp32c6::spi0::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R","esp32c6::spi0::spi_smem_ddr::EN_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_VAR_DUMMY_R","esp32c6::spi0::spi_smem_ddr::RDAT_SWP_R","esp32c6::spi0::spi_smem_ddr::WDAT_SWP_R","esp32c6::spi0::spi_smem_ddr::CMD_DIS_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_TX_DDR_MSK_EN_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_RX_DDR_MSK_EN_R","esp32c6::spi0::spi_smem_ddr::DQS_LOOP_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_CLK_DIFF_EN_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_DQS_CA_IN_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_HYPERBUS_DUMMY_2X_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_CLK_DIFF_INV_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_OCTA_RAM_ADDR_R","esp32c6::spi0::spi_smem_ddr::SPI_SMEM_HYPERBUS_CA_R","esp32c6::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_RD_ATTR_R","esp32c6::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_WR_ATTR_R","esp32c6::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_ECC_R","esp32c6::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_RD_ATTR_R","esp32c6::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_WR_ATTR_R","esp32c6::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_ECC_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PM_EN_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PMS_LD_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PMS_ST_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PMS_MULTI_HIT_R","esp32c6::spi0::spi_mem_pms_reject::SPI_MEM_PMS_IVD_R","esp32c6::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ERR_INT_EN_R","esp32c6::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ADDR_EN_R","esp32c6::spi0::spi_mem_ecc_ctrl::SPI_MEM_USR_ECC_ADDR_EN_R","esp32c6::spi0::spi_mem_ecc_ctrl::SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_MEM_ALL_FIFO_EMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_RDATA_AFIFO_REMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_RADDR_AFIFO_REMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_WDATA_AFIFO_REMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_WBLEN_AFIFO_REMPTY_R","esp32c6::spi0::spi_mem_axi_err_addr::SPI_ALL_AXI_TRANS_AFIFO_EMPTY_R","esp32c6::spi0::spi_smem_ecc_ctrl::SPI_SMEM_ECC_ERR_INT_EN_R","esp32c6::spi0::spi_smem_ecc_ctrl::SPI_SMEM_ECC_ADDR_EN_R","esp32c6::spi0::spi_mem_timing_cali::SPI_MEM_TIMING_CLK_ENA_R","esp32c6::spi0::spi_mem_timing_cali::SPI_MEM_TIMING_CALI_R","esp32c6::spi0::spi_mem_timing_cali::SPI_MEM_DLL_TIMING_CALI_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT0_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT1_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT2_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT3_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT4_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT5_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT6_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUT7_MODE_R","esp32c6::spi0::spi_mem_dout_mode::SPI_MEM_DOUTS_MODE_R","esp32c6::spi0::spi_smem_timing_cali::SPI_SMEM_TIMING_CLK_ENA_R","esp32c6::spi0::spi_smem_timing_cali::SPI_SMEM_TIMING_CALI_R","esp32c6::spi0::spi_smem_timing_cali::SPI_SMEM_DLL_TIMING_CALI_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT0_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT1_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT2_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT3_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT4_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT5_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT6_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT7_MODE_R","esp32c6::spi0::spi_smem_dout_mode::SPI_SMEM_DOUTS_MODE_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_CS_SETUP_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_ECC_SKIP_PAGE_CORNER_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_ECC_16TO18_BYTE_EN_R","esp32c6::spi0::spi_smem_ac::SPI_SMEM_SPLIT_TRANS_EN_R","esp32c6::spi0::spi_mem_clock_gate::SPI_CLK_EN_R","esp32c6::spi0::spi_mem_xts_destination::SPI_XTS_DESTINATION_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_ON_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_PD_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_PU_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_RDN_ENA_R","esp32c6::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_RDN_RESULT_R","esp32c6::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_CALC_D_DPA_EN_R","esp32c6::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_DPA_SELECT_REGISTER_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_PE_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_USR_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_HPM_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_RES_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_DP_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_CE_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_BE_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_SE_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_PP_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_WRSR_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_RDSR_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_RDID_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_WRDI_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_WREN_R","esp32c6::spi1::spi_mem_cmd::SPI_MEM_FLASH_READ_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FCS_CRC_EN_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_TX_CRC_EN_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_RESANDRES_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_Q_POL_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_D_POL_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_WP_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_WRSR_2B_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R","esp32c6::spi1::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R","esp32c6::spi1::spi_mem_clock::SPI_MEM_CLK_EQU_SYSCLK_R","esp32c6::spi1::spi_mem_user::SPI_MEM_CK_OUT_EDGE_R","esp32c6::spi1::spi_mem_user::SPI_MEM_FWRITE_DUAL_R","esp32c6::spi1::spi_mem_user::SPI_MEM_FWRITE_QUAD_R","esp32c6::spi1::spi_mem_user::SPI_MEM_FWRITE_DIO_R","esp32c6::spi1::spi_mem_user::SPI_MEM_FWRITE_QIO_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_MISO_HIGHPART_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_MOSI_HIGHPART_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_DUMMY_IDLE_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_MOSI_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_MISO_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_DUMMY_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_ADDR_R","esp32c6::spi1::spi_mem_user::SPI_MEM_USR_COMMAND_R","esp32c6::spi1::spi_mem_misc::SPI_MEM_CS0_DIS_R","esp32c6::spi1::spi_mem_misc::SPI_MEM_CS1_DIS_R","esp32c6::spi1::spi_mem_misc::SPI_MEM_CK_IDLE_EDGE_R","esp32c6::spi1::spi_mem_misc::SPI_MEM_CS_KEEP_ACTIVE_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R","esp32c6::spi1::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R","esp32c6::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_EN_R","esp32c6::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_DUMMY_R","esp32c6::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_ADDR_EN_R","esp32c6::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_CMD_2B_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PER_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PER_WAIT_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_WAIT_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PES_PER_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_FMEM_RD_SUS_2B_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PER_END_EN_R","esp32c6::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PES_END_EN_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_SUS_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_WAIT_PESR_CMD_2B_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_HPM_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_RES_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_DP_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PER_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PES_DLY_128_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_SPI0_LOCK_EN_R","esp32c6::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PESR_CMD_2B_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_PER_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_PES_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_WPE_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_SLV_ST_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_MST_ST_END_INT_ENA_R","esp32c6::spi1::spi_mem_int_ena::SPI_MEM_BROWN_OUT_INT_ENA_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_PER_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_PES_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_WPE_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_SLV_ST_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_MST_ST_END_INT_RAW_R","esp32c6::spi1::spi_mem_int_raw::SPI_MEM_BROWN_OUT_INT_RAW_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_PER_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_PES_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_WPE_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_SLV_ST_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_MST_ST_END_INT_ST_R","esp32c6::spi1::spi_mem_int_st::SPI_MEM_BROWN_OUT_INT_ST_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_EN_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R","esp32c6::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R","esp32c6::spi1::spi_mem_timing_cali::SPI_MEM_TIMING_CALI_R","esp32c6::spi1::spi_mem_clock_gate::SPI_MEM_CLK_EN_R","esp32c6::spi2::cmd::UPDATE_R","esp32c6::spi2::cmd::USR_R","esp32c6::spi2::ctrl::DUMMY_OUT_R","esp32c6::spi2::ctrl::FADDR_DUAL_R","esp32c6::spi2::ctrl::FADDR_QUAD_R","esp32c6::spi2::ctrl::FADDR_OCT_R","esp32c6::spi2::ctrl::FCMD_DUAL_R","esp32c6::spi2::ctrl::FCMD_QUAD_R","esp32c6::spi2::ctrl::FCMD_OCT_R","esp32c6::spi2::ctrl::FREAD_DUAL_R","esp32c6::spi2::ctrl::FREAD_QUAD_R","esp32c6::spi2::ctrl::FREAD_OCT_R","esp32c6::spi2::ctrl::Q_POL_R","esp32c6::spi2::ctrl::D_POL_R","esp32c6::spi2::ctrl::HOLD_POL_R","esp32c6::spi2::ctrl::WP_POL_R","esp32c6::spi2::clock::CLK_EQU_SYSCLK_R","esp32c6::spi2::user::DOUTDIN_R","esp32c6::spi2::user::QPI_MODE_R","esp32c6::spi2::user::OPI_MODE_R","esp32c6::spi2::user::TSCK_I_EDGE_R","esp32c6::spi2::user::CS_HOLD_R","esp32c6::spi2::user::CS_SETUP_R","esp32c6::spi2::user::RSCK_I_EDGE_R","esp32c6::spi2::user::CK_OUT_EDGE_R","esp32c6::spi2::user::FWRITE_DUAL_R","esp32c6::spi2::user::FWRITE_QUAD_R","esp32c6::spi2::user::FWRITE_OCT_R","esp32c6::spi2::user::USR_CONF_NXT_R","esp32c6::spi2::user::SIO_R","esp32c6::spi2::user::USR_MISO_HIGHPART_R","esp32c6::spi2::user::USR_MOSI_HIGHPART_R","esp32c6::spi2::user::USR_DUMMY_IDLE_R","esp32c6::spi2::user::USR_MOSI_R","esp32c6::spi2::user::USR_MISO_R","esp32c6::spi2::user::USR_DUMMY_R","esp32c6::spi2::user::USR_ADDR_R","esp32c6::spi2::user::USR_COMMAND_R","esp32c6::spi2::user1::MST_WFULL_ERR_END_EN_R","esp32c6::spi2::user2::MST_REMPTY_ERR_END_EN_R","esp32c6::spi2::misc::CS0_DIS_R","esp32c6::spi2::misc::CS1_DIS_R","esp32c6::spi2::misc::CS2_DIS_R","esp32c6::spi2::misc::CS3_DIS_R","esp32c6::spi2::misc::CS4_DIS_R","esp32c6::spi2::misc::CS5_DIS_R","esp32c6::spi2::misc::CK_DIS_R","esp32c6::spi2::misc::CLK_DATA_DTR_EN_R","esp32c6::spi2::misc::DATA_DTR_EN_R","esp32c6::spi2::misc::ADDR_DTR_EN_R","esp32c6::spi2::misc::CMD_DTR_EN_R","esp32c6::spi2::misc::SLAVE_CS_POL_R","esp32c6::spi2::misc::DQS_IDLE_EDGE_R","esp32c6::spi2::misc::CK_IDLE_EDGE_R","esp32c6::spi2::misc::CS_KEEP_ACTIVE_R","esp32c6::spi2::misc::QUAD_DIN_PIN_SWAP_R","esp32c6::spi2::din_mode::TIMING_HCLK_ACTIVE_R","esp32c6::spi2::dout_mode::DOUT0_MODE_R","esp32c6::spi2::dout_mode::DOUT1_MODE_R","esp32c6::spi2::dout_mode::DOUT2_MODE_R","esp32c6::spi2::dout_mode::DOUT3_MODE_R","esp32c6::spi2::dout_mode::DOUT4_MODE_R","esp32c6::spi2::dout_mode::DOUT5_MODE_R","esp32c6::spi2::dout_mode::DOUT6_MODE_R","esp32c6::spi2::dout_mode::DOUT7_MODE_R","esp32c6::spi2::dout_mode::D_DQS_MODE_R","esp32c6::spi2::dma_conf::DMA_OUTFIFO_EMPTY_R","esp32c6::spi2::dma_conf::DMA_INFIFO_FULL_R","esp32c6::spi2::dma_conf::DMA_SLV_SEG_TRANS_EN_R","esp32c6::spi2::dma_conf::SLV_RX_SEG_TRANS_CLR_EN_R","esp32c6::spi2::dma_conf::SLV_TX_SEG_TRANS_CLR_EN_R","esp32c6::spi2::dma_conf::RX_EOF_EN_R","esp32c6::spi2::dma_conf::DMA_RX_ENA_R","esp32c6::spi2::dma_conf::DMA_TX_ENA_R","esp32c6::spi2::dma_int_ena::DMA_INFIFO_FULL_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_EX_QPI_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_EN_QPI_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMD7_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMD8_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMD9_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMDA_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_RD_DMA_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_WR_DMA_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_RD_BUF_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_WR_BUF_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::TRANS_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::DMA_SEG_TRANS_DONE_INT_ENA_R","esp32c6::spi2::dma_int_ena::SEG_MAGIC_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_BUF_ADDR_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::SLV_CMD_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","esp32c6::spi2::dma_int_ena::APP2_INT_ENA_R","esp32c6::spi2::dma_int_ena::APP1_INT_ENA_R","esp32c6::spi2::dma_int_raw::DMA_INFIFO_FULL_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_EX_QPI_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_EN_QPI_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMD7_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMD8_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMD9_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMDA_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_RD_DMA_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_WR_DMA_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_RD_BUF_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_WR_BUF_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::TRANS_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::DMA_SEG_TRANS_DONE_INT_RAW_R","esp32c6::spi2::dma_int_raw::SEG_MAGIC_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_BUF_ADDR_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::SLV_CMD_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","esp32c6::spi2::dma_int_raw::APP2_INT_RAW_R","esp32c6::spi2::dma_int_raw::APP1_INT_RAW_R","esp32c6::spi2::dma_int_st::DMA_INFIFO_FULL_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_EX_QPI_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_EN_QPI_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMD7_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMD8_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMD9_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMDA_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_RD_DMA_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_WR_DMA_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_RD_BUF_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_WR_BUF_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::TRANS_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::DMA_SEG_TRANS_DONE_INT_ST_R","esp32c6::spi2::dma_int_st::SEG_MAGIC_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_BUF_ADDR_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::SLV_CMD_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::MST_RX_AFIFO_WFULL_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","esp32c6::spi2::dma_int_st::APP2_INT_ST_R","esp32c6::spi2::dma_int_st::APP1_INT_ST_R","esp32c6::spi2::slave::CLK_MODE_13_R","esp32c6::spi2::slave::RSCK_DATA_OUT_R","esp32c6::spi2::slave::SLV_RDDMA_BITLEN_EN_R","esp32c6::spi2::slave::SLV_WRDMA_BITLEN_EN_R","esp32c6::spi2::slave::SLV_RDBUF_BITLEN_EN_R","esp32c6::spi2::slave::SLV_WRBUF_BITLEN_EN_R","esp32c6::spi2::slave::MODE_R","esp32c6::spi2::slave::USR_CONF_R","esp32c6::spi2::slave::MST_FD_WAIT_DMA_TX_DATA_R","esp32c6::spi2::clk_gate::CLK_EN_R","esp32c6::spi2::clk_gate::MST_CLK_ACTIVE_R","esp32c6::spi2::clk_gate::MST_CLK_SEL_R","esp32c6::systimer::conf::SYSTIMER_CLK_FO_R","esp32c6::systimer::conf::ETM_EN_R","esp32c6::systimer::conf::TARGET2_WORK_EN_R","esp32c6::systimer::conf::TARGET1_WORK_EN_R","esp32c6::systimer::conf::TARGET0_WORK_EN_R","esp32c6::systimer::conf::TIMER_UNIT1_CORE1_STALL_EN_R","esp32c6::systimer::conf::TIMER_UNIT1_CORE0_STALL_EN_R","esp32c6::systimer::conf::TIMER_UNIT0_CORE1_STALL_EN_R","esp32c6::systimer::conf::TIMER_UNIT0_CORE0_STALL_EN_R","esp32c6::systimer::conf::TIMER_UNIT1_WORK_EN_R","esp32c6::systimer::conf::TIMER_UNIT0_WORK_EN_R","esp32c6::systimer::conf::CLK_EN_R","esp32c6::systimer::unit0_op::TIMER_UNIT0_VALUE_VALID_R","esp32c6::systimer::unit1_op::TIMER_UNIT1_VALUE_VALID_R","esp32c6::systimer::target0_conf::TARGET0_PERIOD_MODE_R","esp32c6::systimer::target0_conf::TARGET0_TIMER_UNIT_SEL_R","esp32c6::systimer::target1_conf::TARGET1_PERIOD_MODE_R","esp32c6::systimer::target1_conf::TARGET1_TIMER_UNIT_SEL_R","esp32c6::systimer::target2_conf::TARGET2_PERIOD_MODE_R","esp32c6::systimer::target2_conf::TARGET2_TIMER_UNIT_SEL_R","esp32c6::systimer::int_ena::TARGET0_INT_ENA_R","esp32c6::systimer::int_ena::TARGET1_INT_ENA_R","esp32c6::systimer::int_ena::TARGET2_INT_ENA_R","esp32c6::systimer::int_raw::TARGET0_INT_RAW_R","esp32c6::systimer::int_raw::TARGET1_INT_RAW_R","esp32c6::systimer::int_raw::TARGET2_INT_RAW_R","esp32c6::systimer::int_st::TARGET0_INT_ST_R","esp32c6::systimer::int_st::TARGET1_INT_ST_R","esp32c6::systimer::int_st::TARGET2_INT_ST_R","esp32c6::tee::clock_gate::CLK_EN_R","esp32c6::timg0::t0config::USE_XTAL_R","esp32c6::timg0::t0config::ALARM_EN_R","esp32c6::timg0::t0config::AUTORELOAD_R","esp32c6::timg0::t0config::INCREASE_R","esp32c6::timg0::t0config::EN_R","esp32c6::timg0::t0update::UPDATE_R","esp32c6::timg0::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32c6::timg0::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32c6::timg0::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32c6::timg0::wdtconfig0::WDT_USE_XTAL_R","esp32c6::timg0::wdtconfig0::WDT_EN_R","esp32c6::timg0::rtccalicfg::RTC_CALI_START_CYCLING_R","esp32c6::timg0::rtccalicfg::RTC_CALI_RDY_R","esp32c6::timg0::rtccalicfg::RTC_CALI_START_R","esp32c6::timg0::rtccalicfg1::RTC_CALI_CYCLING_DATA_VLD_R","esp32c6::timg0::int_ena_timers::T0_INT_ENA_R","esp32c6::timg0::int_ena_timers::WDT_INT_ENA_R","esp32c6::timg0::int_raw_timers::T0_INT_RAW_R","esp32c6::timg0::int_raw_timers::WDT_INT_RAW_R","esp32c6::timg0::int_st_timers::T0_INT_ST_R","esp32c6::timg0::int_st_timers::WDT_INT_ST_R","esp32c6::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_R","esp32c6::timg0::regclk::ETM_EN_R","esp32c6::timg0::regclk::WDT_CLK_IS_ACTIVE_R","esp32c6::timg0::regclk::TIMER_CLK_IS_ACTIVE_R","esp32c6::timg0::regclk::CLK_EN_R","esp32c6::trace::fifo_status::FIFO_EMPTY_R","esp32c6::trace::fifo_status::WORK_STATUS_R","esp32c6::trace::intr_ena::FIFO_OVERFLOW_INTR_ENA_R","esp32c6::trace::intr_ena::MEM_FULL_INTR_ENA_R","esp32c6::trace::intr_raw::FIFO_OVERFLOW_INTR_RAW_R","esp32c6::trace::intr_raw::MEM_FULL_INTR_RAW_R","esp32c6::trace::trigger::MEM_LOOP_R","esp32c6::trace::trigger::RESTART_ENA_R","esp32c6::trace::resync_prolonged::RESYNC_MODE_R","esp32c6::trace::clock_gate::CLK_EN_R","esp32c6::twai0::mode::RESET_MODE_R","esp32c6::twai0::mode::LISTEN_ONLY_MODE_R","esp32c6::twai0::mode::SELF_TEST_MODE_R","esp32c6::twai0::mode::RX_FILTER_MODE_R","esp32c6::twai0::status::RX_BUF_ST_R","esp32c6::twai0::status::OVERRUN_R","esp32c6::twai0::status::TX_BUF_ST_R","esp32c6::twai0::status::TRANSMISSION_COMPLETE_R","esp32c6::twai0::status::RECEIVE_R","esp32c6::twai0::status::TRANSMIT_R","esp32c6::twai0::status::ERR_R","esp32c6::twai0::status::BUS_OFF_ST_R","esp32c6::twai0::status::MISS_ST_R","esp32c6::twai0::interrupt::RECEIVE_INT_ST_R","esp32c6::twai0::interrupt::TRANSMIT_INT_ST_R","esp32c6::twai0::interrupt::ERR_WARNING_INT_ST_R","esp32c6::twai0::interrupt::DATA_OVERRUN_INT_ST_R","esp32c6::twai0::interrupt::ERR_PASSIVE_INT_ST_R","esp32c6::twai0::interrupt::ARBITRATION_LOST_INT_ST_R","esp32c6::twai0::interrupt::BUS_ERR_INT_ST_R","esp32c6::twai0::interrupt::IDLE_INT_ST_R","esp32c6::twai0::interrupt_enable::EXT_RECEIVE_INT_ENA_R","esp32c6::twai0::interrupt_enable::EXT_TRANSMIT_INT_ENA_R","esp32c6::twai0::interrupt_enable::EXT_ERR_WARNING_INT_ENA_R","esp32c6::twai0::interrupt_enable::EXT_DATA_OVERRUN_INT_ENA_R","esp32c6::twai0::interrupt_enable::ERR_PASSIVE_INT_ENA_R","esp32c6::twai0::interrupt_enable::ARBITRATION_LOST_INT_ENA_R","esp32c6::twai0::interrupt_enable::BUS_ERR_INT_ENA_R","esp32c6::twai0::interrupt_enable::IDLE_INT_ENA_R","esp32c6::twai0::bus_timing_1::TIME_SAMP_R","esp32c6::twai0::err_code_cap::ERR_CAPTURE_CODE_DIRECTION_R","esp32c6::twai0::clock_divider::CLOCK_OFF_R","esp32c6::twai0::sw_standby_cfg::SW_STANDBY_EN_R","esp32c6::twai0::sw_standby_cfg::SW_STANDBY_CLR_R","esp32c6::twai0::hw_cfg::HW_STANDBY_EN_R","esp32c6::twai0::eco_cfg::RDN_ENA_R","esp32c6::twai0::eco_cfg::RDN_RESULT_R","esp32c6::uart0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32c6::uart0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32c6::uart0::int_raw::PARITY_ERR_INT_RAW_R","esp32c6::uart0::int_raw::FRM_ERR_INT_RAW_R","esp32c6::uart0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c6::uart0::int_raw::DSR_CHG_INT_RAW_R","esp32c6::uart0::int_raw::CTS_CHG_INT_RAW_R","esp32c6::uart0::int_raw::BRK_DET_INT_RAW_R","esp32c6::uart0::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32c6::uart0::int_raw::SW_XON_INT_RAW_R","esp32c6::uart0::int_raw::SW_XOFF_INT_RAW_R","esp32c6::uart0::int_raw::GLITCH_DET_INT_RAW_R","esp32c6::uart0::int_raw::TX_BRK_DONE_INT_RAW_R","esp32c6::uart0::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32c6::uart0::int_raw::TX_DONE_INT_RAW_R","esp32c6::uart0::int_raw::RS485_PARITY_ERR_INT_RAW_R","esp32c6::uart0::int_raw::RS485_FRM_ERR_INT_RAW_R","esp32c6::uart0::int_raw::RS485_CLASH_INT_RAW_R","esp32c6::uart0::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32c6::uart0::int_raw::WAKEUP_INT_RAW_R","esp32c6::uart0::int_st::RXFIFO_FULL_INT_ST_R","esp32c6::uart0::int_st::TXFIFO_EMPTY_INT_ST_R","esp32c6::uart0::int_st::PARITY_ERR_INT_ST_R","esp32c6::uart0::int_st::FRM_ERR_INT_ST_R","esp32c6::uart0::int_st::RXFIFO_OVF_INT_ST_R","esp32c6::uart0::int_st::DSR_CHG_INT_ST_R","esp32c6::uart0::int_st::CTS_CHG_INT_ST_R","esp32c6::uart0::int_st::BRK_DET_INT_ST_R","esp32c6::uart0::int_st::RXFIFO_TOUT_INT_ST_R","esp32c6::uart0::int_st::SW_XON_INT_ST_R","esp32c6::uart0::int_st::SW_XOFF_INT_ST_R","esp32c6::uart0::int_st::GLITCH_DET_INT_ST_R","esp32c6::uart0::int_st::TX_BRK_DONE_INT_ST_R","esp32c6::uart0::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32c6::uart0::int_st::TX_DONE_INT_ST_R","esp32c6::uart0::int_st::RS485_PARITY_ERR_INT_ST_R","esp32c6::uart0::int_st::RS485_FRM_ERR_INT_ST_R","esp32c6::uart0::int_st::RS485_CLASH_INT_ST_R","esp32c6::uart0::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32c6::uart0::int_st::WAKEUP_INT_ST_R","esp32c6::uart0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32c6::uart0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32c6::uart0::int_ena::PARITY_ERR_INT_ENA_R","esp32c6::uart0::int_ena::FRM_ERR_INT_ENA_R","esp32c6::uart0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c6::uart0::int_ena::DSR_CHG_INT_ENA_R","esp32c6::uart0::int_ena::CTS_CHG_INT_ENA_R","esp32c6::uart0::int_ena::BRK_DET_INT_ENA_R","esp32c6::uart0::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32c6::uart0::int_ena::SW_XON_INT_ENA_R","esp32c6::uart0::int_ena::SW_XOFF_INT_ENA_R","esp32c6::uart0::int_ena::GLITCH_DET_INT_ENA_R","esp32c6::uart0::int_ena::TX_BRK_DONE_INT_ENA_R","esp32c6::uart0::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32c6::uart0::int_ena::TX_DONE_INT_ENA_R","esp32c6::uart0::int_ena::RS485_PARITY_ERR_INT_ENA_R","esp32c6::uart0::int_ena::RS485_FRM_ERR_INT_ENA_R","esp32c6::uart0::int_ena::RS485_CLASH_INT_ENA_R","esp32c6::uart0::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32c6::uart0::int_ena::WAKEUP_INT_ENA_R","esp32c6::uart0::rx_filt::GLITCH_FILT_EN_R","esp32c6::uart0::status::DSRN_R","esp32c6::uart0::status::CTSN_R","esp32c6::uart0::status::RXD_R","esp32c6::uart0::status::DTRN_R","esp32c6::uart0::status::RTSN_R","esp32c6::uart0::status::TXD_R","esp32c6::uart0::conf0::PARITY_R","esp32c6::uart0::conf0::PARITY_EN_R","esp32c6::uart0::conf0::TXD_BRK_R","esp32c6::uart0::conf0::IRDA_DPLX_R","esp32c6::uart0::conf0::IRDA_TX_EN_R","esp32c6::uart0::conf0::IRDA_WCTL_R","esp32c6::uart0::conf0::IRDA_TX_INV_R","esp32c6::uart0::conf0::IRDA_RX_INV_R","esp32c6::uart0::conf0::LOOPBACK_R","esp32c6::uart0::conf0::TX_FLOW_EN_R","esp32c6::uart0::conf0::IRDA_EN_R","esp32c6::uart0::conf0::RXD_INV_R","esp32c6::uart0::conf0::TXD_INV_R","esp32c6::uart0::conf0::DIS_RX_DAT_OVF_R","esp32c6::uart0::conf0::ERR_WR_MASK_R","esp32c6::uart0::conf0::AUTOBAUD_EN_R","esp32c6::uart0::conf0::MEM_CLK_EN_R","esp32c6::uart0::conf0::SW_RTS_R","esp32c6::uart0::conf0::RXFIFO_RST_R","esp32c6::uart0::conf0::TXFIFO_RST_R","esp32c6::uart0::conf1::CTS_INV_R","esp32c6::uart0::conf1::DSR_INV_R","esp32c6::uart0::conf1::RTS_INV_R","esp32c6::uart0::conf1::DTR_INV_R","esp32c6::uart0::conf1::SW_DTR_R","esp32c6::uart0::conf1::CLK_EN_R","esp32c6::uart0::hwfc_conf::RX_FLOW_EN_R","esp32c6::uart0::swfc_conf0::XON_XOFF_STILL_SEND_R","esp32c6::uart0::swfc_conf0::SW_FLOW_CON_EN_R","esp32c6::uart0::swfc_conf0::XONOFF_DEL_R","esp32c6::uart0::swfc_conf0::FORCE_XON_R","esp32c6::uart0::swfc_conf0::FORCE_XOFF_R","esp32c6::uart0::swfc_conf0::SEND_XON_R","esp32c6::uart0::swfc_conf0::SEND_XOFF_R","esp32c6::uart0::rs485_conf::RS485_EN_R","esp32c6::uart0::rs485_conf::DL0_EN_R","esp32c6::uart0::rs485_conf::DL1_EN_R","esp32c6::uart0::rs485_conf::RS485TX_RX_EN_R","esp32c6::uart0::rs485_conf::RS485RXBY_TX_EN_R","esp32c6::uart0::rs485_conf::RS485_RX_DLY_NUM_R","esp32c6::uart0::mem_conf::MEM_FORCE_PD_R","esp32c6::uart0::mem_conf::MEM_FORCE_PU_R","esp32c6::uart0::tout_conf::RX_TOUT_EN_R","esp32c6::uart0::tout_conf::RX_TOUT_FLOW_DIS_R","esp32c6::uart0::clk_conf::SCLK_EN_R","esp32c6::uart0::clk_conf::RST_CORE_R","esp32c6::uart0::clk_conf::TX_SCLK_EN_R","esp32c6::uart0::clk_conf::RX_SCLK_EN_R","esp32c6::uart0::clk_conf::TX_RST_CORE_R","esp32c6::uart0::clk_conf::RX_RST_CORE_R","esp32c6::uart0::afifo_status::TX_AFIFO_FULL_R","esp32c6::uart0::afifo_status::TX_AFIFO_EMPTY_R","esp32c6::uart0::afifo_status::RX_AFIFO_FULL_R","esp32c6::uart0::afifo_status::RX_AFIFO_EMPTY_R","esp32c6::uart0::reg_update::REG_UPDATE_R","esp32c6::uhci0::conf0::TX_RST_R","esp32c6::uhci0::conf0::RX_RST_R","esp32c6::uhci0::conf0::UART0_CE_R","esp32c6::uhci0::conf0::UART1_CE_R","esp32c6::uhci0::conf0::SEPER_EN_R","esp32c6::uhci0::conf0::HEAD_EN_R","esp32c6::uhci0::conf0::CRC_REC_EN_R","esp32c6::uhci0::conf0::UART_IDLE_EOF_EN_R","esp32c6::uhci0::conf0::LEN_EOF_EN_R","esp32c6::uhci0::conf0::ENCODE_CRC_EN_R","esp32c6::uhci0::conf0::CLK_EN_R","esp32c6::uhci0::conf0::UART_RX_BRK_EOF_EN_R","esp32c6::uhci0::int_raw::RX_START_INT_RAW_R","esp32c6::uhci0::int_raw::TX_START_INT_RAW_R","esp32c6::uhci0::int_raw::RX_HUNG_INT_RAW_R","esp32c6::uhci0::int_raw::TX_HUNG_INT_RAW_R","esp32c6::uhci0::int_raw::SEND_S_REG_Q_INT_RAW_R","esp32c6::uhci0::int_raw::SEND_A_REG_Q_INT_RAW_R","esp32c6::uhci0::int_raw::OUT_EOF_INT_RAW_R","esp32c6::uhci0::int_raw::APP_CTRL0_INT_RAW_R","esp32c6::uhci0::int_raw::APP_CTRL1_INT_RAW_R","esp32c6::uhci0::int_st::RX_START_INT_ST_R","esp32c6::uhci0::int_st::TX_START_INT_ST_R","esp32c6::uhci0::int_st::RX_HUNG_INT_ST_R","esp32c6::uhci0::int_st::TX_HUNG_INT_ST_R","esp32c6::uhci0::int_st::SEND_S_REG_Q_INT_ST_R","esp32c6::uhci0::int_st::SEND_A_REG_Q_INT_ST_R","esp32c6::uhci0::int_st::OUTLINK_EOF_ERR_INT_ST_R","esp32c6::uhci0::int_st::APP_CTRL0_INT_ST_R","esp32c6::uhci0::int_st::APP_CTRL1_INT_ST_R","esp32c6::uhci0::int_ena::RX_START_INT_ENA_R","esp32c6::uhci0::int_ena::TX_START_INT_ENA_R","esp32c6::uhci0::int_ena::RX_HUNG_INT_ENA_R","esp32c6::uhci0::int_ena::TX_HUNG_INT_ENA_R","esp32c6::uhci0::int_ena::SEND_S_REG_Q_INT_ENA_R","esp32c6::uhci0::int_ena::SEND_A_REG_Q_INT_ENA_R","esp32c6::uhci0::int_ena::OUTLINK_EOF_ERR_INT_ENA_R","esp32c6::uhci0::int_ena::APP_CTRL0_INT_ENA_R","esp32c6::uhci0::int_ena::APP_CTRL1_INT_ENA_R","esp32c6::uhci0::conf1::CHECK_SUM_EN_R","esp32c6::uhci0::conf1::CHECK_SEQ_EN_R","esp32c6::uhci0::conf1::CRC_DISABLE_R","esp32c6::uhci0::conf1::SAVE_HEAD_R","esp32c6::uhci0::conf1::TX_CHECK_SUM_RE_R","esp32c6::uhci0::conf1::TX_ACK_NUM_RE_R","esp32c6::uhci0::conf1::WAIT_SW_START_R","esp32c6::uhci0::escape_conf::TX_C0_ESC_EN_R","esp32c6::uhci0::escape_conf::TX_DB_ESC_EN_R","esp32c6::uhci0::escape_conf::TX_11_ESC_EN_R","esp32c6::uhci0::escape_conf::TX_13_ESC_EN_R","esp32c6::uhci0::escape_conf::RX_C0_ESC_EN_R","esp32c6::uhci0::escape_conf::RX_DB_ESC_EN_R","esp32c6::uhci0::escape_conf::RX_11_ESC_EN_R","esp32c6::uhci0::escape_conf::RX_13_ESC_EN_R","esp32c6::uhci0::hung_conf::TXFIFO_TIMEOUT_ENA_R","esp32c6::uhci0::hung_conf::RXFIFO_TIMEOUT_ENA_R","esp32c6::uhci0::quick_sent::ALWAYS_SEND_EN_R","esp32c6::usb_device::ep1_conf::SERIAL_IN_EP_DATA_FREE_R","esp32c6::usb_device::ep1_conf::SERIAL_OUT_EP_DATA_AVAIL_R","esp32c6::usb_device::int_raw::JTAG_IN_FLUSH_INT_RAW_R","esp32c6::usb_device::int_raw::SOF_INT_RAW_R","esp32c6::usb_device::int_raw::SERIAL_OUT_RECV_PKT_INT_RAW_R","esp32c6::usb_device::int_raw::SERIAL_IN_EMPTY_INT_RAW_R","esp32c6::usb_device::int_raw::PID_ERR_INT_RAW_R","esp32c6::usb_device::int_raw::CRC5_ERR_INT_RAW_R","esp32c6::usb_device::int_raw::CRC16_ERR_INT_RAW_R","esp32c6::usb_device::int_raw::STUFF_ERR_INT_RAW_R","esp32c6::usb_device::int_raw::IN_TOKEN_REC_IN_EP1_INT_RAW_R","esp32c6::usb_device::int_raw::USB_BUS_RESET_INT_RAW_R","esp32c6::usb_device::int_raw::OUT_EP1_ZERO_PAYLOAD_INT_RAW_R","esp32c6::usb_device::int_raw::OUT_EP2_ZERO_PAYLOAD_INT_RAW_R","esp32c6::usb_device::int_raw::RTS_CHG_INT_RAW_R","esp32c6::usb_device::int_raw::DTR_CHG_INT_RAW_R","esp32c6::usb_device::int_raw::GET_LINE_CODE_INT_RAW_R","esp32c6::usb_device::int_raw::SET_LINE_CODE_INT_RAW_R","esp32c6::usb_device::int_st::JTAG_IN_FLUSH_INT_ST_R","esp32c6::usb_device::int_st::SOF_INT_ST_R","esp32c6::usb_device::int_st::SERIAL_OUT_RECV_PKT_INT_ST_R","esp32c6::usb_device::int_st::SERIAL_IN_EMPTY_INT_ST_R","esp32c6::usb_device::int_st::PID_ERR_INT_ST_R","esp32c6::usb_device::int_st::CRC5_ERR_INT_ST_R","esp32c6::usb_device::int_st::CRC16_ERR_INT_ST_R","esp32c6::usb_device::int_st::STUFF_ERR_INT_ST_R","esp32c6::usb_device::int_st::IN_TOKEN_REC_IN_EP1_INT_ST_R","esp32c6::usb_device::int_st::USB_BUS_RESET_INT_ST_R","esp32c6::usb_device::int_st::OUT_EP1_ZERO_PAYLOAD_INT_ST_R","esp32c6::usb_device::int_st::OUT_EP2_ZERO_PAYLOAD_INT_ST_R","esp32c6::usb_device::int_st::RTS_CHG_INT_ST_R","esp32c6::usb_device::int_st::DTR_CHG_INT_ST_R","esp32c6::usb_device::int_st::GET_LINE_CODE_INT_ST_R","esp32c6::usb_device::int_st::SET_LINE_CODE_INT_ST_R","esp32c6::usb_device::int_ena::JTAG_IN_FLUSH_INT_ENA_R","esp32c6::usb_device::int_ena::SOF_INT_ENA_R","esp32c6::usb_device::int_ena::SERIAL_OUT_RECV_PKT_INT_ENA_R","esp32c6::usb_device::int_ena::SERIAL_IN_EMPTY_INT_ENA_R","esp32c6::usb_device::int_ena::PID_ERR_INT_ENA_R","esp32c6::usb_device::int_ena::CRC5_ERR_INT_ENA_R","esp32c6::usb_device::int_ena::CRC16_ERR_INT_ENA_R","esp32c6::usb_device::int_ena::STUFF_ERR_INT_ENA_R","esp32c6::usb_device::int_ena::IN_TOKEN_REC_IN_EP1_INT_ENA_R","esp32c6::usb_device::int_ena::USB_BUS_RESET_INT_ENA_R","esp32c6::usb_device::int_ena::OUT_EP1_ZERO_PAYLOAD_INT_ENA_R","esp32c6::usb_device::int_ena::OUT_EP2_ZERO_PAYLOAD_INT_ENA_R","esp32c6::usb_device::int_ena::RTS_CHG_INT_ENA_R","esp32c6::usb_device::int_ena::DTR_CHG_INT_ENA_R","esp32c6::usb_device::int_ena::GET_LINE_CODE_INT_ENA_R","esp32c6::usb_device::int_ena::SET_LINE_CODE_INT_ENA_R","esp32c6::usb_device::conf0::PHY_SEL_R","esp32c6::usb_device::conf0::EXCHG_PINS_OVERRIDE_R","esp32c6::usb_device::conf0::EXCHG_PINS_R","esp32c6::usb_device::conf0::VREF_OVERRIDE_R","esp32c6::usb_device::conf0::PAD_PULL_OVERRIDE_R","esp32c6::usb_device::conf0::DP_PULLUP_R","esp32c6::usb_device::conf0::DP_PULLDOWN_R","esp32c6::usb_device::conf0::DM_PULLUP_R","esp32c6::usb_device::conf0::DM_PULLDOWN_R","esp32c6::usb_device::conf0::PULLUP_VALUE_R","esp32c6::usb_device::conf0::USB_PAD_ENABLE_R","esp32c6::usb_device::conf0::USB_JTAG_BRIDGE_EN_R","esp32c6::usb_device::test::TEST_ENABLE_R","esp32c6::usb_device::test::TEST_USB_OE_R","esp32c6::usb_device::test::TEST_TX_DP_R","esp32c6::usb_device::test::TEST_TX_DM_R","esp32c6::usb_device::test::TEST_RX_RCV_R","esp32c6::usb_device::test::TEST_RX_DP_R","esp32c6::usb_device::test::TEST_RX_DM_R","esp32c6::usb_device::jfifo_st::IN_FIFO_EMPTY_R","esp32c6::usb_device::jfifo_st::IN_FIFO_FULL_R","esp32c6::usb_device::jfifo_st::OUT_FIFO_EMPTY_R","esp32c6::usb_device::jfifo_st::OUT_FIFO_FULL_R","esp32c6::usb_device::jfifo_st::IN_FIFO_RESET_R","esp32c6::usb_device::jfifo_st::OUT_FIFO_RESET_R","esp32c6::usb_device::misc_conf::CLK_EN_R","esp32c6::usb_device::mem_conf::USB_MEM_PD_R","esp32c6::usb_device::mem_conf::USB_MEM_CLK_EN_R","esp32c6::usb_device::chip_rst::RTS_R","esp32c6::usb_device::chip_rst::DTR_R","esp32c6::usb_device::chip_rst::USB_UART_CHIP_RST_DIS_R","esp32c6::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_RESET_WR_R","esp32c6::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_RESET_RD_R","esp32c6::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_RESET_WR_R","esp32c6::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_RESET_RD_R","esp32c6::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_REMPTY_R","esp32c6::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_WFULL_R","esp32c6::usb_device::bus_reset_st::USB_BUS_RESET_ST_R"]]
};if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()