Loading plugins phase: Elapsed time ==> 0s.179ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\labview.cyprj -d CY8C5888LTI-LP097 -s D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.749ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.069ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  labview.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\labview.cyprj -dcpsoc3 labview.v -verilog
======================================================================

======================================================================
Compiling:  labview.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\labview.cyprj -dcpsoc3 labview.v -verilog
======================================================================

======================================================================
Compiling:  labview.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\labview.cyprj -dcpsoc3 -verilog labview.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Mar 10 20:25:41 2020


======================================================================
Compiling:  labview.v
Program  :   vpp
Options  :    -yv2 -q10 labview.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Mar 10 20:25:41 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'labview.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  labview.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\labview.cyprj -dcpsoc3 -verilog labview.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Mar 10 20:25:41 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\codegentemp\labview.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\codegentemp\labview.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  labview.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\labview.cyprj -dcpsoc3 -verilog labview.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Mar 10 20:25:42 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\codegentemp\labview.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\codegentemp\labview.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_268\
	\ADC:Net_270\
	\UART:BUART:reset_sr\
	Net_23
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_18
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_149
	Net_147
	\Counter2:Net_49\
	\Counter2:Net_82\
	\Counter2:Net_95\
	\Counter2:Net_91\
	\Counter2:Net_102\
	\Counter2:CounterUDB:ctrl_cmod_2\
	\Counter2:CounterUDB:ctrl_cmod_1\
	\Counter2:CounterUDB:ctrl_cmod_0\
	Net_148
	Net_125
	Net_122
	\Counter1:Net_49\
	\Counter1:Net_82\
	\Counter1:Net_95\
	\Counter1:Net_91\
	\Counter1:Net_102\
	\Counter1:CounterUDB:ctrl_cmod_2\
	\Counter1:CounterUDB:ctrl_cmod_1\
	\Counter1:CounterUDB:ctrl_cmod_0\
	Net_123
	\PWM1:PWMUDB:km_run\
	\PWM1:PWMUDB:ctrl_enable\
	\PWM1:PWMUDB:control_7\
	\PWM1:PWMUDB:control_6\
	\PWM1:PWMUDB:control_5\
	\PWM1:PWMUDB:control_4\
	\PWM1:PWMUDB:control_3\
	\PWM1:PWMUDB:control_2\
	\PWM1:PWMUDB:control_1\
	\PWM1:PWMUDB:control_0\
	\PWM1:PWMUDB:ctrl_cmpmode2_2\
	\PWM1:PWMUDB:ctrl_cmpmode2_1\
	\PWM1:PWMUDB:ctrl_cmpmode2_0\
	\PWM1:PWMUDB:ctrl_cmpmode1_2\
	\PWM1:PWMUDB:ctrl_cmpmode1_1\
	\PWM1:PWMUDB:ctrl_cmpmode1_0\
	\PWM1:PWMUDB:capt_rising\
	\PWM1:PWMUDB:capt_falling\
	\PWM1:PWMUDB:trig_rise\
	\PWM1:PWMUDB:trig_fall\
	\PWM1:PWMUDB:sc_kill\
	\PWM1:PWMUDB:min_kill\
	\PWM1:PWMUDB:km_tc\
	\PWM1:PWMUDB:db_tc\
	\PWM1:PWMUDB:dith_sel\
	\PWM1:PWMUDB:compare2\
	\PWM1:Net_101\
	Net_709
	Net_710
	\PWM1:PWMUDB:MODULE_6:b_31\
	\PWM1:PWMUDB:MODULE_6:b_30\
	\PWM1:PWMUDB:MODULE_6:b_29\
	\PWM1:PWMUDB:MODULE_6:b_28\
	\PWM1:PWMUDB:MODULE_6:b_27\
	\PWM1:PWMUDB:MODULE_6:b_26\
	\PWM1:PWMUDB:MODULE_6:b_25\
	\PWM1:PWMUDB:MODULE_6:b_24\
	\PWM1:PWMUDB:MODULE_6:b_23\
	\PWM1:PWMUDB:MODULE_6:b_22\
	\PWM1:PWMUDB:MODULE_6:b_21\
	\PWM1:PWMUDB:MODULE_6:b_20\
	\PWM1:PWMUDB:MODULE_6:b_19\
	\PWM1:PWMUDB:MODULE_6:b_18\
	\PWM1:PWMUDB:MODULE_6:b_17\
	\PWM1:PWMUDB:MODULE_6:b_16\
	\PWM1:PWMUDB:MODULE_6:b_15\
	\PWM1:PWMUDB:MODULE_6:b_14\
	\PWM1:PWMUDB:MODULE_6:b_13\
	\PWM1:PWMUDB:MODULE_6:b_12\
	\PWM1:PWMUDB:MODULE_6:b_11\
	\PWM1:PWMUDB:MODULE_6:b_10\
	\PWM1:PWMUDB:MODULE_6:b_9\
	\PWM1:PWMUDB:MODULE_6:b_8\
	\PWM1:PWMUDB:MODULE_6:b_7\
	\PWM1:PWMUDB:MODULE_6:b_6\
	\PWM1:PWMUDB:MODULE_6:b_5\
	\PWM1:PWMUDB:MODULE_6:b_4\
	\PWM1:PWMUDB:MODULE_6:b_3\
	\PWM1:PWMUDB:MODULE_6:b_2\
	\PWM1:PWMUDB:MODULE_6:b_1\
	\PWM1:PWMUDB:MODULE_6:b_0\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_602
	Net_601
	\PWM1:Net_113\
	\PWM1:Net_107\
	\PWM1:Net_114\
	\PWM0:PWMUDB:km_run\
	\PWM0:PWMUDB:ctrl_enable\
	\PWM0:PWMUDB:control_7\
	\PWM0:PWMUDB:control_6\
	\PWM0:PWMUDB:control_5\
	\PWM0:PWMUDB:control_4\
	\PWM0:PWMUDB:control_3\
	\PWM0:PWMUDB:control_2\
	\PWM0:PWMUDB:control_1\
	\PWM0:PWMUDB:control_0\
	\PWM0:PWMUDB:ctrl_cmpmode2_2\
	\PWM0:PWMUDB:ctrl_cmpmode2_1\
	\PWM0:PWMUDB:ctrl_cmpmode2_0\
	\PWM0:PWMUDB:ctrl_cmpmode1_2\
	\PWM0:PWMUDB:ctrl_cmpmode1_1\
	\PWM0:PWMUDB:ctrl_cmpmode1_0\
	\PWM0:PWMUDB:capt_rising\
	\PWM0:PWMUDB:capt_falling\
	\PWM0:PWMUDB:trig_rise\
	\PWM0:PWMUDB:trig_fall\
	\PWM0:PWMUDB:sc_kill\
	\PWM0:PWMUDB:min_kill\
	\PWM0:PWMUDB:km_tc\
	\PWM0:PWMUDB:db_tc\
	\PWM0:PWMUDB:dith_sel\
	\PWM0:PWMUDB:compare2\
	\PWM0:Net_101\
	Net_720
	Net_721
	\PWM0:PWMUDB:MODULE_7:b_31\
	\PWM0:PWMUDB:MODULE_7:b_30\
	\PWM0:PWMUDB:MODULE_7:b_29\
	\PWM0:PWMUDB:MODULE_7:b_28\
	\PWM0:PWMUDB:MODULE_7:b_27\
	\PWM0:PWMUDB:MODULE_7:b_26\
	\PWM0:PWMUDB:MODULE_7:b_25\
	\PWM0:PWMUDB:MODULE_7:b_24\
	\PWM0:PWMUDB:MODULE_7:b_23\
	\PWM0:PWMUDB:MODULE_7:b_22\
	\PWM0:PWMUDB:MODULE_7:b_21\
	\PWM0:PWMUDB:MODULE_7:b_20\
	\PWM0:PWMUDB:MODULE_7:b_19\
	\PWM0:PWMUDB:MODULE_7:b_18\
	\PWM0:PWMUDB:MODULE_7:b_17\
	\PWM0:PWMUDB:MODULE_7:b_16\
	\PWM0:PWMUDB:MODULE_7:b_15\
	\PWM0:PWMUDB:MODULE_7:b_14\
	\PWM0:PWMUDB:MODULE_7:b_13\
	\PWM0:PWMUDB:MODULE_7:b_12\
	\PWM0:PWMUDB:MODULE_7:b_11\
	\PWM0:PWMUDB:MODULE_7:b_10\
	\PWM0:PWMUDB:MODULE_7:b_9\
	\PWM0:PWMUDB:MODULE_7:b_8\
	\PWM0:PWMUDB:MODULE_7:b_7\
	\PWM0:PWMUDB:MODULE_7:b_6\
	\PWM0:PWMUDB:MODULE_7:b_5\
	\PWM0:PWMUDB:MODULE_7:b_4\
	\PWM0:PWMUDB:MODULE_7:b_3\
	\PWM0:PWMUDB:MODULE_7:b_2\
	\PWM0:PWMUDB:MODULE_7:b_1\
	\PWM0:PWMUDB:MODULE_7:b_0\
	\PWM0:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM0:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM0:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM0:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM0:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM0:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM0:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM0:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM0:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM0:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_722
	Net_659
	\PWM0:Net_113\
	\PWM0:Net_107\
	\PWM0:Net_114\

    Synthesized names
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM0:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 336 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PGA:Net_37\ to zero
Aliasing \PGA:Net_40\ to zero
Aliasing \PGA:Net_38\ to zero
Aliasing \PGA:Net_39\ to zero
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing one to \ADC:soc\
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:soc\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \ADC:soc\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \ADC:soc\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \ADC:soc\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \ADC:soc\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \ADC:soc\
Aliasing tmpOE__Rx_1_net_0 to \ADC:soc\
Aliasing tmpOE__Tx_1_net_0 to \ADC:soc\
Aliasing tmpOE__A0_net_0 to \ADC:soc\
Aliasing tmpOE__A1_net_0 to \ADC:soc\
Aliasing tmpOE__A2_net_0 to \ADC:soc\
Aliasing tmpOE__A3_net_0 to \ADC:soc\
Aliasing tmpOE__A4_net_0 to \ADC:soc\
Aliasing tmpOE__A5_net_0 to \ADC:soc\
Aliasing tmpOE__A6_net_0 to \ADC:soc\
Aliasing tmpOE__A7_net_0 to \ADC:soc\
Aliasing tmpOE__D0_net_0 to \ADC:soc\
Aliasing tmpOE__D1_net_0 to \ADC:soc\
Aliasing tmpOE__D2_net_0 to \ADC:soc\
Aliasing tmpOE__SalidaD1_net_0 to \ADC:soc\
Aliasing tmpOE__SalidaD0_net_0 to \ADC:soc\
Aliasing tmpOE__SalidaD2_net_0 to \ADC:soc\
Aliasing \VDAC2:Net_83\ to zero
Aliasing \VDAC2:Net_81\ to zero
Aliasing \VDAC2:Net_82\ to zero
Aliasing \VDAC1:Net_83\ to zero
Aliasing \VDAC1:Net_81\ to zero
Aliasing \VDAC1:Net_82\ to zero
Aliasing tmpOE__DAC2_net_0 to \ADC:soc\
Aliasing tmpOE__DAC1_net_0 to \ADC:soc\
Aliasing Net_134 to zero
Aliasing \Counter2:Net_89\ to \ADC:soc\
Aliasing \Counter2:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter2:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter2:CounterUDB:capt_rising\ to zero
Aliasing \Counter2:CounterUDB:tc_i\ to \Counter2:CounterUDB:reload_tc\
Aliasing \Counter1:Net_89\ to \ADC:soc\
Aliasing \Counter1:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter1:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter1:CounterUDB:capt_rising\ to zero
Aliasing Net_121 to zero
Aliasing \Counter1:CounterUDB:tc_i\ to \Counter1:CounterUDB:reload_tc\
Aliasing tmpOE__Pin_1_net_0 to \ADC:soc\
Aliasing tmpOE__Pin_2_net_0 to \ADC:soc\
Aliasing tmpOE__pin2_net_0 to \ADC:soc\
Aliasing tmpOE__pin1_net_0 to \ADC:soc\
Aliasing \PWM1:PWMUDB:hwCapture\ to zero
Aliasing Net_212 to \ADC:soc\
Aliasing \PWM1:PWMUDB:trig_out\ to \ADC:soc\
Aliasing Net_246 to zero
Aliasing \PWM1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill\ to \ADC:soc\
Aliasing \PWM1:PWMUDB:dith_count_1\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM1:PWMUDB:dith_count_0\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM1:PWMUDB:status_6\ to zero
Aliasing \PWM1:PWMUDB:status_4\ to zero
Aliasing \PWM1:PWMUDB:cmp2\ to zero
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cs_addr_0\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:soc\
Aliasing \PWM0:PWMUDB:hwCapture\ to zero
Aliasing Net_628 to \ADC:soc\
Aliasing \PWM0:PWMUDB:trig_out\ to \ADC:soc\
Aliasing Net_620 to zero
Aliasing \PWM0:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM0:PWMUDB:ltch_kill_reg\\R\ to \PWM0:PWMUDB:runmode_enable\\R\
Aliasing \PWM0:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM0:PWMUDB:min_kill_reg\\R\ to \PWM0:PWMUDB:runmode_enable\\R\
Aliasing \PWM0:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM0:PWMUDB:final_kill\ to \ADC:soc\
Aliasing \PWM0:PWMUDB:dith_count_1\\R\ to \PWM0:PWMUDB:runmode_enable\\R\
Aliasing \PWM0:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM0:PWMUDB:dith_count_0\\R\ to \PWM0:PWMUDB:runmode_enable\\R\
Aliasing \PWM0:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM0:PWMUDB:status_6\ to zero
Aliasing \PWM0:PWMUDB:status_4\ to zero
Aliasing \PWM0:PWMUDB:cmp2\ to zero
Aliasing \PWM0:PWMUDB:cmp1_status_reg\\R\ to \PWM0:PWMUDB:runmode_enable\\R\
Aliasing \PWM0:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM0:PWMUDB:cmp2_status_reg\\R\ to \PWM0:PWMUDB:runmode_enable\\R\
Aliasing \PWM0:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM0:PWMUDB:final_kill_reg\\R\ to \PWM0:PWMUDB:runmode_enable\\R\
Aliasing \PWM0:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM0:PWMUDB:cs_addr_0\ to \PWM0:PWMUDB:runmode_enable\\R\
Aliasing \PWM0:PWMUDB:pwm1_i\ to zero
Aliasing \PWM0:PWMUDB:pwm2_i\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:soc\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Counter2:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter2:CounterUDB:cmp_out_reg_i\\D\ to \Counter2:CounterUDB:prevCompare\\D\
Aliasing \Counter1:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter1:CounterUDB:cmp_out_reg_i\\D\ to \Counter1:CounterUDB:prevCompare\\D\
Aliasing \PWM1:PWMUDB:min_kill_reg\\D\ to \ADC:soc\
Aliasing \PWM1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\D\ to \ADC:soc\
Aliasing \PWM1:PWMUDB:prevCompare1\\D\ to \PWM1:PWMUDB:pwm_temp\
Aliasing \PWM1:PWMUDB:tc_i_reg\\D\ to \PWM1:PWMUDB:status_2\
Aliasing \PWM0:PWMUDB:min_kill_reg\\D\ to \ADC:soc\
Aliasing \PWM0:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM0:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM0:PWMUDB:ltch_kill_reg\\D\ to \ADC:soc\
Aliasing \PWM0:PWMUDB:prevCompare1\\D\ to \PWM0:PWMUDB:pwm_temp\
Aliasing \PWM0:PWMUDB:tc_i_reg\\D\ to \PWM0:PWMUDB:status_2\
Removing Lhs of wire \PGA:Net_37\[13] = zero[9]
Removing Lhs of wire \PGA:Net_40\[14] = zero[9]
Removing Lhs of wire \PGA:Net_38\[15] = zero[9]
Removing Lhs of wire \PGA:Net_39\[16] = zero[9]
Removing Rhs of wire \ADC:Net_488\[34] = \ADC:Net_250\[69]
Removing Lhs of wire \ADC:Net_481\[36] = zero[9]
Removing Lhs of wire \ADC:Net_482\[37] = zero[9]
Removing Lhs of wire \ADC:Net_252\[71] = zero[9]
Removing Lhs of wire \UART:Net_61\[78] = \UART:Net_9\[77]
Removing Rhs of wire one[80] = \ADC:soc\[73]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[83] = zero[9]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[84] = zero[9]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[85] = zero[9]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[86] = zero[9]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[87] = zero[9]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[88] = zero[9]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[89] = zero[9]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[90] = zero[9]
Removing Rhs of wire Net_33[97] = \UART:BUART:rx_interrupt_out\[98]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[102] = \UART:BUART:tx_bitclk_dp\[138]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[148] = \UART:BUART:tx_counter_dp\[139]
Removing Lhs of wire \UART:BUART:tx_status_6\[149] = zero[9]
Removing Lhs of wire \UART:BUART:tx_status_5\[150] = zero[9]
Removing Lhs of wire \UART:BUART:tx_status_4\[151] = zero[9]
Removing Lhs of wire \UART:BUART:tx_status_1\[153] = \UART:BUART:tx_fifo_empty\[116]
Removing Lhs of wire \UART:BUART:tx_status_3\[155] = \UART:BUART:tx_fifo_notfull\[115]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[215] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[223] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[234]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[225] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[235]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[226] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[251]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[227] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[228] = \UART:BUART:sRX:s23Poll:MODIN1_1\[229]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[229] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[230] = \UART:BUART:sRX:s23Poll:MODIN1_0\[231]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[231] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[237] = one[80]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[238] = one[80]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[239] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[240] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[241] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[242] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[243] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[244] = one[80]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[245] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[246] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[247] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[248] = one[80]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[253] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[254] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[255] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[256] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[257] = one[80]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[258] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[259] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[260] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[261] = one[80]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[262] = zero[9]
Removing Lhs of wire \UART:BUART:rx_status_1\[269] = zero[9]
Removing Rhs of wire \UART:BUART:rx_status_2\[270] = \UART:BUART:rx_parity_error_status\[271]
Removing Rhs of wire \UART:BUART:rx_status_3\[272] = \UART:BUART:rx_stop_bit_error\[273]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[283] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[332]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[287] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[354]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[288] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[289] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[290] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[291] = \UART:BUART:sRX:MODIN4_6\[292]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[292] = \UART:BUART:rx_count_6\[210]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[293] = \UART:BUART:sRX:MODIN4_5\[294]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[294] = \UART:BUART:rx_count_5\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[295] = \UART:BUART:sRX:MODIN4_4\[296]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[296] = \UART:BUART:rx_count_4\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[297] = \UART:BUART:sRX:MODIN4_3\[298]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[298] = \UART:BUART:rx_count_3\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[299] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[300] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[301] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[302] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[303] = one[80]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[304] = one[80]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[305] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[306] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[307] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[308] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[309] = \UART:BUART:rx_count_6\[210]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[310] = \UART:BUART:rx_count_5\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[311] = \UART:BUART:rx_count_4\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[312] = \UART:BUART:rx_count_3\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[313] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[314] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[315] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[316] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[317] = one[80]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[318] = one[80]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[319] = zero[9]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[334] = \UART:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[335] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[336] = \UART:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[337] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[338] = \UART:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[339] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[341] = one[80]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[342] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[340]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[343] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[340]
Removing Lhs of wire tmpOE__Rx_1_net_0[365] = one[80]
Removing Lhs of wire tmpOE__Tx_1_net_0[370] = one[80]
Removing Lhs of wire tmpOE__A0_net_0[376] = one[80]
Removing Lhs of wire tmpOE__A1_net_0[382] = one[80]
Removing Lhs of wire tmpOE__A2_net_0[388] = one[80]
Removing Lhs of wire tmpOE__A3_net_0[394] = one[80]
Removing Lhs of wire tmpOE__A4_net_0[400] = one[80]
Removing Lhs of wire tmpOE__A5_net_0[406] = one[80]
Removing Lhs of wire tmpOE__A6_net_0[412] = one[80]
Removing Lhs of wire tmpOE__A7_net_0[418] = one[80]
Removing Lhs of wire tmpOE__D0_net_0[425] = one[80]
Removing Lhs of wire tmpOE__D1_net_0[431] = one[80]
Removing Lhs of wire tmpOE__D2_net_0[437] = one[80]
Removing Lhs of wire tmpOE__SalidaD1_net_0[443] = one[80]
Removing Lhs of wire tmpOE__SalidaD0_net_0[449] = one[80]
Removing Lhs of wire tmpOE__SalidaD2_net_0[455] = one[80]
Removing Lhs of wire \VDAC2:Net_83\[461] = zero[9]
Removing Lhs of wire \VDAC2:Net_81\[462] = zero[9]
Removing Lhs of wire \VDAC2:Net_82\[463] = zero[9]
Removing Lhs of wire \VDAC1:Net_83\[468] = zero[9]
Removing Lhs of wire \VDAC1:Net_81\[469] = zero[9]
Removing Lhs of wire \VDAC1:Net_82\[470] = zero[9]
Removing Lhs of wire tmpOE__DAC2_net_0[475] = one[80]
Removing Lhs of wire tmpOE__DAC1_net_0[481] = one[80]
Removing Lhs of wire Net_134[488] = zero[9]
Removing Lhs of wire \Counter2:Net_89\[494] = one[80]
Removing Lhs of wire \Counter2:CounterUDB:ctrl_capmode_1\[503] = zero[9]
Removing Lhs of wire \Counter2:CounterUDB:ctrl_capmode_0\[504] = zero[9]
Removing Lhs of wire \Counter2:CounterUDB:ctrl_enable\[516] = \Counter2:CounterUDB:control_7\[508]
Removing Lhs of wire \Counter2:CounterUDB:capt_rising\[518] = zero[9]
Removing Lhs of wire \Counter2:CounterUDB:capt_falling\[519] = \Counter2:CounterUDB:prevCapture\[517]
Removing Lhs of wire \Counter2:CounterUDB:final_enable\[524] = \Counter2:CounterUDB:control_7\[508]
Removing Lhs of wire \Counter2:CounterUDB:counter_enable\[525] = \Counter2:CounterUDB:control_7\[508]
Removing Rhs of wire \Counter2:CounterUDB:status_0\[526] = \Counter2:CounterUDB:cmp_out_status\[527]
Removing Rhs of wire \Counter2:CounterUDB:status_1\[528] = \Counter2:CounterUDB:per_zero\[529]
Removing Rhs of wire \Counter2:CounterUDB:status_2\[530] = \Counter2:CounterUDB:overflow_status\[531]
Removing Rhs of wire \Counter2:CounterUDB:status_3\[532] = \Counter2:CounterUDB:underflow_status\[533]
Removing Lhs of wire \Counter2:CounterUDB:status_4\[534] = \Counter2:CounterUDB:hwCapture\[521]
Removing Rhs of wire \Counter2:CounterUDB:status_5\[535] = \Counter2:CounterUDB:fifo_full\[536]
Removing Rhs of wire \Counter2:CounterUDB:status_6\[537] = \Counter2:CounterUDB:fifo_nempty\[538]
Removing Lhs of wire \Counter2:CounterUDB:dp_dir\[541] = one[80]
Removing Lhs of wire \Counter2:CounterUDB:tc_i\[546] = \Counter2:CounterUDB:reload_tc\[523]
Removing Rhs of wire \Counter2:CounterUDB:cmp_out_i\[548] = \Counter2:CounterUDB:cmp_less\[549]
Removing Lhs of wire \Counter2:CounterUDB:cs_addr_2\[556] = one[80]
Removing Lhs of wire \Counter2:CounterUDB:cs_addr_1\[557] = \Counter2:CounterUDB:count_enable\[555]
Removing Lhs of wire \Counter2:CounterUDB:cs_addr_0\[558] = \Counter2:CounterUDB:reload\[522]
Removing Lhs of wire \Counter1:Net_89\[688] = one[80]
Removing Lhs of wire \Counter1:CounterUDB:ctrl_capmode_1\[698] = zero[9]
Removing Lhs of wire \Counter1:CounterUDB:ctrl_capmode_0\[699] = zero[9]
Removing Lhs of wire \Counter1:CounterUDB:ctrl_enable\[711] = \Counter1:CounterUDB:control_7\[703]
Removing Lhs of wire \Counter1:CounterUDB:capt_rising\[713] = zero[9]
Removing Lhs of wire \Counter1:CounterUDB:capt_falling\[714] = \Counter1:CounterUDB:prevCapture\[712]
Removing Lhs of wire Net_121[718] = zero[9]
Removing Lhs of wire \Counter1:CounterUDB:final_enable\[720] = \Counter1:CounterUDB:control_7\[703]
Removing Lhs of wire \Counter1:CounterUDB:counter_enable\[721] = \Counter1:CounterUDB:control_7\[703]
Removing Rhs of wire \Counter1:CounterUDB:status_0\[722] = \Counter1:CounterUDB:cmp_out_status\[723]
Removing Rhs of wire \Counter1:CounterUDB:status_1\[724] = \Counter1:CounterUDB:per_zero\[725]
Removing Rhs of wire \Counter1:CounterUDB:status_2\[726] = \Counter1:CounterUDB:overflow_status\[727]
Removing Rhs of wire \Counter1:CounterUDB:status_3\[728] = \Counter1:CounterUDB:underflow_status\[729]
Removing Lhs of wire \Counter1:CounterUDB:status_4\[730] = \Counter1:CounterUDB:hwCapture\[716]
Removing Rhs of wire \Counter1:CounterUDB:status_5\[731] = \Counter1:CounterUDB:fifo_full\[732]
Removing Rhs of wire \Counter1:CounterUDB:status_6\[733] = \Counter1:CounterUDB:fifo_nempty\[734]
Removing Lhs of wire \Counter1:CounterUDB:dp_dir\[737] = one[80]
Removing Lhs of wire \Counter1:CounterUDB:tc_i\[742] = \Counter1:CounterUDB:reload_tc\[719]
Removing Rhs of wire \Counter1:CounterUDB:cmp_out_i\[744] = \Counter1:CounterUDB:cmp_less\[745]
Removing Lhs of wire \Counter1:CounterUDB:cs_addr_2\[752] = one[80]
Removing Lhs of wire \Counter1:CounterUDB:cs_addr_1\[753] = \Counter1:CounterUDB:count_enable\[751]
Removing Lhs of wire \Counter1:CounterUDB:cs_addr_0\[754] = \Counter1:CounterUDB:reload\[717]
Removing Lhs of wire tmpOE__Pin_1_net_0[881] = one[80]
Removing Lhs of wire tmpOE__Pin_2_net_0[886] = one[80]
Removing Lhs of wire tmpOE__pin2_net_0[893] = one[80]
Removing Rhs of wire Net_732[894] = \PWM0:Net_96\[1459]
Removing Rhs of wire Net_732[894] = \PWM0:PWMUDB:pwm_i_reg\[1451]
Removing Lhs of wire tmpOE__pin1_net_0[900] = one[80]
Removing Rhs of wire Net_61[901] = \PWM1:Net_96\[1078]
Removing Rhs of wire Net_61[901] = \PWM1:PWMUDB:pwm_i_reg\[1070]
Removing Lhs of wire \PWM1:PWMUDB:hwCapture\[928] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:hwEnable\[929] = one[80]
Removing Lhs of wire Net_212[930] = one[80]
Removing Lhs of wire \PWM1:PWMUDB:trig_out\[934] = one[80]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\R\[936] = zero[9]
Removing Lhs of wire Net_246[937] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\S\[938] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:final_enable\[939] = \PWM1:PWMUDB:runmode_enable\[935]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\R\[943] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\S\[944] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\R\[945] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\S\[946] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:final_kill\[949] = one[80]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_6_1\[953] = \PWM1:PWMUDB:MODULE_6:g2:a0:s_1\[1240]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_6_0\[955] = \PWM1:PWMUDB:MODULE_6:g2:a0:s_0\[1241]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\R\[956] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\S\[957] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\R\[958] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\S\[959] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:status_6\[962] = zero[9]
Removing Rhs of wire \PWM1:PWMUDB:status_5\[963] = \PWM1:PWMUDB:final_kill_reg\[977]
Removing Lhs of wire \PWM1:PWMUDB:status_4\[964] = zero[9]
Removing Rhs of wire \PWM1:PWMUDB:status_3\[965] = \PWM1:PWMUDB:fifo_full\[984]
Removing Rhs of wire \PWM1:PWMUDB:status_1\[967] = \PWM1:PWMUDB:cmp2_status_reg\[976]
Removing Rhs of wire \PWM1:PWMUDB:status_0\[968] = \PWM1:PWMUDB:cmp1_status_reg\[975]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status\[973] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:cmp2\[974] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\R\[978] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\S\[979] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\R\[980] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\S\[981] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\R\[982] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\S\[983] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_2\[985] = \PWM1:PWMUDB:tc_i\[941]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_1\[986] = \PWM1:PWMUDB:runmode_enable\[935]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_0\[987] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:compare1\[1068] = \PWM1:PWMUDB:cmp1_less\[1039]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i\[1073] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i\[1075] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:pwm_temp\[1081] = \PWM1:PWMUDB:cmp1\[971]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_23\[1122] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_22\[1123] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_21\[1124] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_20\[1125] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_19\[1126] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_18\[1127] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_17\[1128] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_16\[1129] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_15\[1130] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_14\[1131] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_13\[1132] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_12\[1133] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_11\[1134] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_10\[1135] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_9\[1136] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_8\[1137] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_7\[1138] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_6\[1139] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_5\[1140] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_4\[1141] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_3\[1142] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_2\[1143] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_1\[1144] = \PWM1:PWMUDB:MODIN5_1\[1145]
Removing Lhs of wire \PWM1:PWMUDB:MODIN5_1\[1145] = \PWM1:PWMUDB:dith_count_1\[952]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_0\[1146] = \PWM1:PWMUDB:MODIN5_0\[1147]
Removing Lhs of wire \PWM1:PWMUDB:MODIN5_0\[1147] = \PWM1:PWMUDB:dith_count_0\[954]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1279] = one[80]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1280] = one[80]
Removing Lhs of wire \PWM0:PWMUDB:hwCapture\[1309] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:hwEnable\[1310] = one[80]
Removing Lhs of wire Net_628[1311] = one[80]
Removing Lhs of wire \PWM0:PWMUDB:trig_out\[1315] = one[80]
Removing Lhs of wire \PWM0:PWMUDB:runmode_enable\\R\[1317] = zero[9]
Removing Lhs of wire Net_620[1318] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:runmode_enable\\S\[1319] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:final_enable\[1320] = \PWM0:PWMUDB:runmode_enable\[1316]
Removing Lhs of wire \PWM0:PWMUDB:ltch_kill_reg\\R\[1324] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:ltch_kill_reg\\S\[1325] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:min_kill_reg\\R\[1326] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:min_kill_reg\\S\[1327] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:final_kill\[1330] = one[80]
Removing Lhs of wire \PWM0:PWMUDB:add_vi_vv_MODGEN_7_1\[1334] = \PWM0:PWMUDB:MODULE_7:g2:a0:s_1\[1621]
Removing Lhs of wire \PWM0:PWMUDB:add_vi_vv_MODGEN_7_0\[1336] = \PWM0:PWMUDB:MODULE_7:g2:a0:s_0\[1622]
Removing Lhs of wire \PWM0:PWMUDB:dith_count_1\\R\[1337] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:dith_count_1\\S\[1338] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:dith_count_0\\R\[1339] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:dith_count_0\\S\[1340] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:status_6\[1343] = zero[9]
Removing Rhs of wire \PWM0:PWMUDB:status_5\[1344] = \PWM0:PWMUDB:final_kill_reg\[1358]
Removing Lhs of wire \PWM0:PWMUDB:status_4\[1345] = zero[9]
Removing Rhs of wire \PWM0:PWMUDB:status_3\[1346] = \PWM0:PWMUDB:fifo_full\[1365]
Removing Rhs of wire \PWM0:PWMUDB:status_1\[1348] = \PWM0:PWMUDB:cmp2_status_reg\[1357]
Removing Rhs of wire \PWM0:PWMUDB:status_0\[1349] = \PWM0:PWMUDB:cmp1_status_reg\[1356]
Removing Lhs of wire \PWM0:PWMUDB:cmp2_status\[1354] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:cmp2\[1355] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:cmp1_status_reg\\R\[1359] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:cmp1_status_reg\\S\[1360] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:cmp2_status_reg\\R\[1361] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:cmp2_status_reg\\S\[1362] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:final_kill_reg\\R\[1363] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:final_kill_reg\\S\[1364] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:cs_addr_2\[1366] = \PWM0:PWMUDB:tc_i\[1322]
Removing Lhs of wire \PWM0:PWMUDB:cs_addr_1\[1367] = \PWM0:PWMUDB:runmode_enable\[1316]
Removing Lhs of wire \PWM0:PWMUDB:cs_addr_0\[1368] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:compare1\[1449] = \PWM0:PWMUDB:cmp1_less\[1420]
Removing Lhs of wire \PWM0:PWMUDB:pwm1_i\[1454] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:pwm2_i\[1456] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:pwm_temp\[1462] = \PWM0:PWMUDB:cmp1\[1352]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_23\[1503] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_22\[1504] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_21\[1505] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_20\[1506] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_19\[1507] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_18\[1508] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_17\[1509] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_16\[1510] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_15\[1511] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_14\[1512] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_13\[1513] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_12\[1514] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_11\[1515] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_10\[1516] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_9\[1517] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_8\[1518] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_7\[1519] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_6\[1520] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_5\[1521] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_4\[1522] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_3\[1523] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_2\[1524] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_1\[1525] = \PWM0:PWMUDB:MODIN6_1\[1526]
Removing Lhs of wire \PWM0:PWMUDB:MODIN6_1\[1526] = \PWM0:PWMUDB:dith_count_1\[1333]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:a_0\[1527] = \PWM0:PWMUDB:MODIN6_0\[1528]
Removing Lhs of wire \PWM0:PWMUDB:MODIN6_0\[1528] = \PWM0:PWMUDB:dith_count_0\[1335]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1660] = one[80]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1661] = one[80]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1668] = zero[9]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1683] = \UART:BUART:rx_bitclk_pre\[204]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1692] = \UART:BUART:rx_parity_error_pre\[281]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1693] = zero[9]
Removing Lhs of wire \Counter2:CounterUDB:prevCapture\\D\[1697] = zero[9]
Removing Lhs of wire \Counter2:CounterUDB:overflow_reg_i\\D\[1698] = \Counter2:CounterUDB:overflow\[540]
Removing Lhs of wire \Counter2:CounterUDB:underflow_reg_i\\D\[1699] = \Counter2:CounterUDB:underflow\[543]
Removing Lhs of wire \Counter2:CounterUDB:tc_reg_i\\D\[1700] = \Counter2:CounterUDB:reload_tc\[523]
Removing Lhs of wire \Counter2:CounterUDB:prevCompare\\D\[1701] = \Counter2:CounterUDB:cmp_out_i\[548]
Removing Lhs of wire \Counter2:CounterUDB:cmp_out_reg_i\\D\[1702] = \Counter2:CounterUDB:cmp_out_i\[548]
Removing Lhs of wire \Counter2:CounterUDB:count_stored_i\\D\[1703] = Net_144[554]
Removing Lhs of wire \Counter1:CounterUDB:prevCapture\\D\[1704] = zero[9]
Removing Lhs of wire \Counter1:CounterUDB:overflow_reg_i\\D\[1705] = \Counter1:CounterUDB:overflow\[736]
Removing Lhs of wire \Counter1:CounterUDB:underflow_reg_i\\D\[1706] = \Counter1:CounterUDB:underflow\[739]
Removing Lhs of wire \Counter1:CounterUDB:tc_reg_i\\D\[1707] = \Counter1:CounterUDB:reload_tc\[719]
Removing Lhs of wire \Counter1:CounterUDB:prevCompare\\D\[1708] = \Counter1:CounterUDB:cmp_out_i\[744]
Removing Lhs of wire \Counter1:CounterUDB:cmp_out_reg_i\\D\[1709] = \Counter1:CounterUDB:cmp_out_i\[744]
Removing Lhs of wire \Counter1:CounterUDB:count_stored_i\\D\[1710] = Net_131[750]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\D\[1711] = one[80]
Removing Lhs of wire \PWM1:PWMUDB:prevCapture\\D\[1712] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:trig_last\\D\[1713] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\D\[1716] = one[80]
Removing Lhs of wire \PWM1:PWMUDB:prevCompare1\\D\[1719] = \PWM1:PWMUDB:cmp1\[971]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\D\[1720] = \PWM1:PWMUDB:cmp1_status\[972]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\D\[1721] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i_reg\\D\[1723] = \PWM1:PWMUDB:pwm_i\[1071]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i_reg\\D\[1724] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i_reg\\D\[1725] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:tc_i_reg\\D\[1726] = \PWM1:PWMUDB:status_2\[966]
Removing Lhs of wire \PWM0:PWMUDB:min_kill_reg\\D\[1727] = one[80]
Removing Lhs of wire \PWM0:PWMUDB:prevCapture\\D\[1728] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:trig_last\\D\[1729] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:ltch_kill_reg\\D\[1732] = one[80]
Removing Lhs of wire \PWM0:PWMUDB:prevCompare1\\D\[1735] = \PWM0:PWMUDB:cmp1\[1352]
Removing Lhs of wire \PWM0:PWMUDB:cmp1_status_reg\\D\[1736] = \PWM0:PWMUDB:cmp1_status\[1353]
Removing Lhs of wire \PWM0:PWMUDB:cmp2_status_reg\\D\[1737] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:pwm_i_reg\\D\[1739] = \PWM0:PWMUDB:pwm_i\[1452]
Removing Lhs of wire \PWM0:PWMUDB:pwm1_i_reg\\D\[1740] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:pwm2_i_reg\\D\[1741] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:tc_i_reg\\D\[1742] = \PWM0:PWMUDB:status_2\[1347]

------------------------------------------------------
Aliased 0 equations, 355 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Counter2:CounterUDB:capt_either_edge\' (cost = 0):
\Counter2:CounterUDB:capt_either_edge\ <= (\Counter2:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter2:CounterUDB:overflow\' (cost = 0):
\Counter2:CounterUDB:overflow\ <= (\Counter2:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter2:CounterUDB:underflow\' (cost = 0):
\Counter2:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter1:CounterUDB:capt_either_edge\' (cost = 0):
\Counter1:CounterUDB:capt_either_edge\ <= (\Counter1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter1:CounterUDB:overflow\' (cost = 0):
\Counter1:CounterUDB:overflow\ <= (\Counter1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter1:CounterUDB:underflow\' (cost = 0):
\Counter1:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp1\' (cost = 0):
\PWM1:PWMUDB:cmp1\ <= (\PWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM0:PWMUDB:cmp1\' (cost = 0):
\PWM0:PWMUDB:cmp1\ <= (\PWM0:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM0:PWMUDB:dith_count_1\ and \PWM0:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Counter2:CounterUDB:reload_tc\' (cost = 0):
\Counter2:CounterUDB:reload_tc\ <= (\Counter2:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter1:CounterUDB:reload_tc\' (cost = 0):
\Counter1:CounterUDB:reload_tc\ <= (\Counter1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM0:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM0:PWMUDB:dith_count_0\ and \PWM0:PWMUDB:dith_count_1\)
	OR (not \PWM0:PWMUDB:dith_count_1\ and \PWM0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_22 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_22 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_22 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_22 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_22 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 89 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Counter2:CounterUDB:hwCapture\ to zero
Aliasing \Counter2:CounterUDB:status_3\ to zero
Aliasing \Counter2:CounterUDB:underflow\ to zero
Aliasing \Counter1:CounterUDB:hwCapture\ to zero
Aliasing \Counter1:CounterUDB:status_3\ to zero
Aliasing \Counter1:CounterUDB:underflow\ to zero
Aliasing \PWM1:PWMUDB:final_capture\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM0:PWMUDB:final_capture\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM1:PWMUDB:runmode_enable\\D\ to one
Aliasing \PWM1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM0:PWMUDB:runmode_enable\\D\ to one
Aliasing \PWM0:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[168] = \UART:BUART:rx_bitclk\[216]
Removing Lhs of wire \UART:BUART:rx_status_0\[267] = zero[9]
Removing Lhs of wire \UART:BUART:rx_status_6\[276] = zero[9]
Removing Lhs of wire \Counter2:CounterUDB:hwCapture\[521] = zero[9]
Removing Rhs of wire \Counter2:CounterUDB:reload\[522] = \Counter2:CounterUDB:per_equal\[542]
Removing Lhs of wire \Counter2:CounterUDB:status_3\[532] = zero[9]
Removing Lhs of wire \Counter2:CounterUDB:underflow\[543] = zero[9]
Removing Lhs of wire \Counter1:CounterUDB:hwCapture\[716] = zero[9]
Removing Rhs of wire \Counter1:CounterUDB:reload\[717] = \Counter1:CounterUDB:per_equal\[738]
Removing Lhs of wire \Counter1:CounterUDB:status_3\[728] = zero[9]
Removing Lhs of wire \Counter1:CounterUDB:underflow\[739] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:final_capture\[989] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1250] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1260] = zero[9]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1270] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:final_capture\[1370] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1631] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1641] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1651] = zero[9]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1675] = \UART:BUART:tx_ctrl_mark_last\[159]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1687] = zero[9]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1688] = zero[9]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1690] = zero[9]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1691] = \UART:BUART:rx_markspace_pre\[280]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1696] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\D\[1714] = one[80]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\D\[1722] = zero[9]
Removing Lhs of wire \PWM0:PWMUDB:runmode_enable\\D\[1730] = one[80]
Removing Lhs of wire \PWM0:PWMUDB:final_kill_reg\\D\[1738] = zero[9]

------------------------------------------------------
Aliased 0 equations, 29 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_22 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_22 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\labview.cyprj -dcpsoc3 labview.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.230ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 10 March 2020 20:25:43
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\LABVIEW\labview.cydsn\labview.cyprj -d CY8C5888LTI-LP097 labview.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Counter2:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter2:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Counter1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter1:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM0:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM0:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM0:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM0:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM0:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM0:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_621
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock_2'. Fanout=2, Signal=Net_137
    Digital Clock 4: Automatic-assigning  clock 'timer_clock_1'. Fanout=2, Signal=Net_124
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_94
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Counter2:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Counter1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM0:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: A3(0), A4(0), A5(0), A6(0), A7(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_22 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_17 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A0(0)__PA ,
            analog_term => Net_1 ,
            pad => A0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A1(0)__PA ,
            analog_term => Net_2 ,
            pad => A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A2(0)__PA ,
            analog_term => Net_3 ,
            pad => A2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A3(0)__PA ,
            analog_term => Net_4 ,
            pad => A3(0)_PAD );

    Pin : Name = A4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A4(0)__PA ,
            analog_term => Net_29 ,
            pad => A4(0)_PAD );

    Pin : Name = A5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A5(0)__PA ,
            analog_term => Net_30 ,
            pad => A5(0)_PAD );

    Pin : Name = A6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A6(0)__PA ,
            analog_term => Net_31 ,
            pad => A6(0)_PAD );

    Pin : Name = A7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A7(0)__PA ,
            analog_term => Net_32 ,
            pad => A7(0)_PAD );

    Pin : Name = D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D0(0)__PA ,
            pad => D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D1(0)__PA ,
            pad => D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D2(0)__PA ,
            pad => D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SalidaD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SalidaD1(0)__PA ,
            pad => SalidaD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SalidaD0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SalidaD0(0)__PA ,
            pad => SalidaD0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SalidaD2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SalidaD2(0)__PA ,
            pad => SalidaD2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DAC2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DAC2(0)__PA ,
            analog_term => Net_60 ,
            pad => DAC2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DAC1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DAC1(0)__PA ,
            analog_term => Net_80 ,
            pad => DAC1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => Net_131 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            fb => Net_144 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin2(0)__PA ,
            pin_input => Net_732 ,
            pad => pin2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin1(0)__PA ,
            pin_input => Net_61 ,
            pad => pin1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_17, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_17 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_22 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Counter2:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:cmp_out_i\ * 
              !\Counter2:CounterUDB:prevCompare\
        );
        Output = \Counter2:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter2:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:reload\ * 
              !\Counter2:CounterUDB:overflow_reg_i\
        );
        Output = \Counter2:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter2:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:control_7\ * 
              !\Counter2:CounterUDB:count_stored_i\ * Net_144
        );
        Output = \Counter2:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Counter1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:cmp_out_i\ * 
              !\Counter1:CounterUDB:prevCompare\
        );
        Output = \Counter1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter1:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:reload\ * 
              !\Counter1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter1:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:control_7\ * 
              !\Counter1:CounterUDB:count_stored_i\ * Net_131
        );
        Output = \Counter1:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM0:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM0:PWMUDB:runmode_enable\ * \PWM0:PWMUDB:tc_i\
        );
        Output = \PWM0:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_22
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_22 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_22 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_22
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_22 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_22 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_22
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_22
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Counter2:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:reload\
        );
        Output = \Counter2:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter2:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:cmp_out_i\
        );
        Output = \Counter2:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter2:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_144
        );
        Output = \Counter2:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Counter1:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:reload\
        );
        Output = \Counter1:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:cmp_out_i\
        );
        Output = \Counter1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_131
        );
        Output = \Counter1:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_61, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_61 (fanout=1)

    MacroCell: Name=\PWM0:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_621) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM0:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM0:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_621) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM0:PWMUDB:cmp1_less\
        );
        Output = \PWM0:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM0:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_621) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM0:PWMUDB:prevCompare1\ * \PWM0:PWMUDB:cmp1_less\
        );
        Output = \PWM0:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_732, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_621) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM0:PWMUDB:runmode_enable\ * \PWM0:PWMUDB:cmp1_less\
        );
        Output = Net_732 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter2:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_137 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter2:CounterUDB:reload\ ,
            chain_out => \Counter2:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter2:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Counter2:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_137 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter2:CounterUDB:reload\ ,
            chain_in => \Counter2:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Counter2:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter2:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Counter2:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Counter2:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_137 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter2:CounterUDB:reload\ ,
            ce0_comb => \Counter2:CounterUDB:reload\ ,
            z0_comb => \Counter2:CounterUDB:status_1\ ,
            cl1_comb => \Counter2:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter2:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter2:CounterUDB:status_5\ ,
            chain_in => \Counter2:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter2:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Counter1:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter1:CounterUDB:reload\ ,
            chain_out => \Counter1:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter1:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Counter1:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter1:CounterUDB:reload\ ,
            chain_in => \Counter1:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Counter1:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter1:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Counter1:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Counter1:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter1:CounterUDB:reload\ ,
            ce0_comb => \Counter1:CounterUDB:reload\ ,
            z0_comb => \Counter1:CounterUDB:status_1\ ,
            cl1_comb => \Counter1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter1:CounterUDB:status_5\ ,
            chain_in => \Counter1:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter1:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\PWM1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_94 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_94 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ ,
            chain_in => \PWM1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM0:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_621 ,
            cs_addr_2 => \PWM0:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM0:PWMUDB:runmode_enable\ ,
            chain_out => \PWM0:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM0:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM0:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_621 ,
            cs_addr_2 => \PWM0:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM0:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM0:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM0:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM0:PWMUDB:status_3\ ,
            chain_in => \PWM0:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM0:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_33 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter2:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_137 ,
            status_6 => \Counter2:CounterUDB:status_6\ ,
            status_5 => \Counter2:CounterUDB:status_5\ ,
            status_2 => \Counter2:CounterUDB:status_2\ ,
            status_1 => \Counter2:CounterUDB:status_1\ ,
            status_0 => \Counter2:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_124 ,
            status_6 => \Counter1:CounterUDB:status_6\ ,
            status_5 => \Counter1:CounterUDB:status_5\ ,
            status_2 => \Counter1:CounterUDB:status_2\ ,
            status_1 => \Counter1:CounterUDB:status_1\ ,
            status_0 => \Counter1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_94 ,
            status_3 => \PWM1:PWMUDB:status_3\ ,
            status_2 => \PWM1:PWMUDB:status_2\ ,
            status_0 => \PWM1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM0:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_621 ,
            status_3 => \PWM0:PWMUDB:status_3\ ,
            status_2 => \PWM0:PWMUDB:status_2\ ,
            status_0 => \PWM0:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter2:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_137 ,
            control_7 => \Counter2:CounterUDB:control_7\ ,
            control_6 => \Counter2:CounterUDB:control_6\ ,
            control_5 => \Counter2:CounterUDB:control_5\ ,
            control_4 => \Counter2:CounterUDB:control_4\ ,
            control_3 => \Counter2:CounterUDB:control_3\ ,
            control_2 => \Counter2:CounterUDB:control_2\ ,
            control_1 => \Counter2:CounterUDB:control_1\ ,
            control_0 => \Counter2:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_124 ,
            control_7 => \Counter1:CounterUDB:control_7\ ,
            control_6 => \Counter1:CounterUDB:control_6\ ,
            control_5 => \Counter1:CounterUDB:control_5\ ,
            control_4 => \Counter1:CounterUDB:control_4\ ,
            control_3 => \Counter1:CounterUDB:control_3\ ,
            control_2 => \Counter1:CounterUDB:control_2\ ,
            control_1 => \Counter1:CounterUDB:control_1\ ,
            control_0 => \Counter1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_12 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isrRx
        PORT MAP (
            interrupt => Net_33 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   25 :   23 :   48 : 52.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   47 :  145 :  192 : 24.48 %
  Unique P-terms              :   64 :  320 :  384 : 16.67 %
  Total P-terms               :   73 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.149ms
Tech Mapping phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : A0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : A1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : A2(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : D0(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : D1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : D2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DAC1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DAC2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SalidaD0(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SalidaD1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SalidaD2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : pin1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : pin2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : A3(0)
IO_3@[IOP=(3)][IoId=(3)] : A4(0)
IO_1@[IOP=(3)][IoId=(1)] : A5(0)
IO_1@[IOP=(15)][IoId=(1)] : A6(0)
IO_2@[IOP=(15)][IoId=(2)] : A7(0)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
SC[1]@[FFB(SC,1)] : \PGA:SC\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC2:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 63% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 86% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : A0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : A1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : A2(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : D0(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : D1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : D2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DAC1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DAC2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SalidaD0(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SalidaD1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SalidaD2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : pin1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : pin2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : A3(0)
IO_1@[IOP=(2)][IoId=(1)] : A4(0)
IO_5@[IOP=(0)][IoId=(5)] : A5(0)
IO_5@[IOP=(15)][IoId=(5)] : A6(0)
IO_5@[IOP=(3)][IoId=(5)] : A7(0)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
SC[0]@[FFB(SC,0)] : \PGA:SC\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC1:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC2:viDAC8\

Analog Placement phase: Elapsed time ==> 7s.539ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_6 {
    sc_0_vin
  }
  Net: Net_1 {
    p0_0
  }
  Net: Net_2 {
    p0_1
  }
  Net: Net_3 {
    p0_2
  }
  Net: Net_4 {
    p0_7
  }
  Net: Net_29 {
    p0_4
  }
  Net: Net_30 {
    p0_5
  }
  Net: Net_31 {
    p0_6
  }
  Net: Net_32 {
    p2_1
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: Net_80 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusr_x_p3_7
    p3_7
  }
  Net: Net_60 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_opamp_1_vminus
    opamp_1_vminus
    opamp_1_vminus_x_p3_6
    p3_6
  }
  Net: Net_9 {
    sc_0_vout
    agl7_x_sc_0_vout
    agl7
    agl7_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: \PGA:Net_17\ {
  }
  Net: \VDAC1:Net_77\ {
  }
  Net: \VDAC2:Net_77\ {
  }
  Net: AmuxNet::MUX {
    sc_0_vin
    agl1_x_sc_0_vin
    agl1
    agl1_x_p2_1
    agl4_x_sc_0_vin
    agl4
    agl4_x_p0_0
    agl6_x_sc_0_vin
    agl6
    agl6_x_p0_2
    agl4_x_vidac_2_iout
    vidac_2_iout
    agl5_x_vidac_2_iout
    agl5
    agl5_x_p0_1
    agl6_x_p0_6
    agl5_x_p0_5
    agl4_x_p0_4
    p0_7_x_vidac_2_iout
    p2_1
    p0_0
    p0_2
    p0_1
    p0_6
    p0_5
    p0_4
    p0_7
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  vidac_1_vout                                     -> Net_80
  amuxbusr_x_vidac_1_vout                          -> Net_80
  amuxbusr                                         -> Net_80
  amuxbusr_x_p3_7                                  -> Net_80
  p3_7                                             -> Net_80
  vidac_3_vout                                     -> Net_60
  agr4_x_vidac_3_vout                              -> Net_60
  agr4                                             -> Net_60
  agr4_x_opamp_1_vminus                            -> Net_60
  opamp_1_vminus                                   -> Net_60
  opamp_1_vminus_x_p3_6                            -> Net_60
  p3_6                                             -> Net_60
  sc_0_vout                                        -> Net_9
  agl7_x_sc_0_vout                                 -> Net_9
  agl7                                             -> Net_9
  agl7_x_dsm_0_vplus                               -> Net_9
  dsm_0_vplus                                      -> Net_9
  sc_0_vin                                         -> Net_6
  p0_0                                             -> Net_1
  p0_1                                             -> Net_2
  p0_2                                             -> Net_3
  p0_7                                             -> Net_4
  p0_4                                             -> Net_29
  p0_5                                             -> Net_30
  p0_6                                             -> Net_31
  p2_1                                             -> Net_32
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl1_x_sc_0_vin                                  -> AmuxNet::MUX
  agl1                                             -> AmuxNet::MUX
  agl1_x_p2_1                                      -> AmuxNet::MUX
  agl4_x_sc_0_vin                                  -> AmuxNet::MUX
  agl4                                             -> AmuxNet::MUX
  agl4_x_p0_0                                      -> AmuxNet::MUX
  agl6_x_sc_0_vin                                  -> AmuxNet::MUX
  agl6                                             -> AmuxNet::MUX
  agl6_x_p0_2                                      -> AmuxNet::MUX
  agl4_x_vidac_2_iout                              -> AmuxNet::MUX
  vidac_2_iout                                     -> AmuxNet::MUX
  agl5_x_vidac_2_iout                              -> AmuxNet::MUX
  agl5                                             -> AmuxNet::MUX
  agl5_x_p0_1                                      -> AmuxNet::MUX
  agl6_x_p0_6                                      -> AmuxNet::MUX
  agl5_x_p0_5                                      -> AmuxNet::MUX
  agl4_x_p0_4                                      -> AmuxNet::MUX
  p0_7_x_vidac_2_iout                              -> AmuxNet::MUX
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: MUX {
     Mouth: Net_6
     Guts:  AmuxNet::MUX
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_1
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sc_0_vin
        sc_0_vin
      }
    }
    Arm: 1 {
      Net:   Net_2
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_vidac_2_iout
        vidac_2_iout
        agl4_x_vidac_2_iout
        agl4
        agl4_x_sc_0_vin
        sc_0_vin
      }
    }
    Arm: 2 {
      Net:   Net_3
      Outer: agl6_x_p0_2
      Inner: __open__
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sc_0_vin
        sc_0_vin
      }
    }
    Arm: 3 {
      Net:   Net_4
      Outer: p0_7_x_vidac_2_iout
      Inner: __open__
      Path {
        p0_7
        p0_7_x_vidac_2_iout
        vidac_2_iout
        agl4_x_vidac_2_iout
        agl4
        agl4_x_sc_0_vin
        sc_0_vin
      }
    }
    Arm: 4 {
      Net:   Net_29
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_sc_0_vin
        sc_0_vin
      }
    }
    Arm: 5 {
      Net:   Net_30
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_vidac_2_iout
        vidac_2_iout
        agl4_x_vidac_2_iout
        agl4
        agl4_x_sc_0_vin
        sc_0_vin
      }
    }
    Arm: 6 {
      Net:   Net_31
      Outer: agl6_x_p0_6
      Inner: __open__
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_sc_0_vin
        sc_0_vin
      }
    }
    Arm: 7 {
      Net:   Net_32
      Outer: agl1_x_p2_1
      Inner: agl1_x_sc_0_vin
      Path {
        p2_1
        agl1_x_p2_1
        agl1
        agl1_x_sc_0_vin
        sc_0_vin
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.71
                   Pterms :            3.38
               Macrocells :            2.24
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       4.93 :       3.13
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_22 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_22
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_22 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_22 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_22 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_22
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_17, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_17 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_33 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_22 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_22
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_22
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_94 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM1:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_61, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_61 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_94 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ ,
        chain_in => \PWM1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_94 ,
        status_3 => \PWM1:PWMUDB:status_3\ ,
        status_2 => \PWM1:PWMUDB:status_2\ ,
        status_0 => \PWM1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter2:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:control_7\ * 
              !\Counter2:CounterUDB:count_stored_i\ * Net_144
        );
        Output = \Counter2:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter2:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_144
        );
        Output = \Counter2:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter2:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:reload\
        );
        Output = \Counter2:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter2:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:reload\ * 
              !\Counter2:CounterUDB:overflow_reg_i\
        );
        Output = \Counter2:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter2:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:cmp_out_i\ * 
              !\Counter2:CounterUDB:prevCompare\
        );
        Output = \Counter2:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter2:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter2:CounterUDB:cmp_out_i\
        );
        Output = \Counter2:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter2:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_137 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter2:CounterUDB:reload\ ,
        ce0_comb => \Counter2:CounterUDB:reload\ ,
        z0_comb => \Counter2:CounterUDB:status_1\ ,
        cl1_comb => \Counter2:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter2:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter2:CounterUDB:status_5\ ,
        chain_in => \Counter2:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter2:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Counter2:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_137 ,
        status_6 => \Counter2:CounterUDB:status_6\ ,
        status_5 => \Counter2:CounterUDB:status_5\ ,
        status_2 => \Counter2:CounterUDB:status_2\ ,
        status_1 => \Counter2:CounterUDB:status_1\ ,
        status_0 => \Counter2:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter2:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_137 ,
        control_7 => \Counter2:CounterUDB:control_7\ ,
        control_6 => \Counter2:CounterUDB:control_6\ ,
        control_5 => \Counter2:CounterUDB:control_5\ ,
        control_4 => \Counter2:CounterUDB:control_4\ ,
        control_3 => \Counter2:CounterUDB:control_3\ ,
        control_2 => \Counter2:CounterUDB:control_2\ ,
        control_1 => \Counter2:CounterUDB:control_1\ ,
        control_0 => \Counter2:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_732, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_621) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM0:PWMUDB:runmode_enable\ * \PWM0:PWMUDB:cmp1_less\
        );
        Output = Net_732 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM0:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_621) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM0:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM0:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_621 ,
        cs_addr_2 => \PWM0:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM0:PWMUDB:runmode_enable\ ,
        chain_out => \PWM0:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM0:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter1:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter1:CounterUDB:reload\ ,
        ce0_comb => \Counter1:CounterUDB:reload\ ,
        z0_comb => \Counter1:CounterUDB:status_1\ ,
        cl1_comb => \Counter1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter1:CounterUDB:status_5\ ,
        chain_in => \Counter1:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter1:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter1:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:reload\
        );
        Output = \Counter1:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter1:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:reload\ * 
              !\Counter1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter1:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter2:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_137 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter2:CounterUDB:reload\ ,
        chain_out => \Counter2:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter2:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Counter1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_124 ,
        status_6 => \Counter1:CounterUDB:status_6\ ,
        status_5 => \Counter1:CounterUDB:status_5\ ,
        status_2 => \Counter1:CounterUDB:status_2\ ,
        status_1 => \Counter1:CounterUDB:status_1\ ,
        status_0 => \Counter1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\Counter2:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_137 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter2:CounterUDB:reload\ ,
        chain_in => \Counter2:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Counter2:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter2:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Counter2:CounterUDB:sC24:counterdp:u2\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM0:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM0:PWMUDB:runmode_enable\ * \PWM0:PWMUDB:tc_i\
        );
        Output = \PWM0:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM0:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_621) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM0:PWMUDB:cmp1_less\
        );
        Output = \PWM0:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM0:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_621) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM0:PWMUDB:prevCompare1\ * \PWM0:PWMUDB:cmp1_less\
        );
        Output = \PWM0:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM0:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_621 ,
        cs_addr_2 => \PWM0:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM0:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM0:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM0:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM0:PWMUDB:status_3\ ,
        chain_in => \PWM0:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM0:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM0:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_621 ,
        status_3 => \PWM0:PWMUDB:status_3\ ,
        status_2 => \PWM0:PWMUDB:status_2\ ,
        status_0 => \PWM0:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:cmp_out_i\ * 
              !\Counter1:CounterUDB:prevCompare\
        );
        Output = \Counter1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:control_7\ * 
              !\Counter1:CounterUDB:count_stored_i\ * Net_131
        );
        Output = \Counter1:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter1:CounterUDB:cmp_out_i\
        );
        Output = \Counter1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_131
        );
        Output = \Counter1:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter1:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter1:CounterUDB:reload\ ,
        chain_in => \Counter1:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Counter1:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter1:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Counter1:CounterUDB:sC24:counterdp:u2\

controlcell: Name =\Counter1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_124 ,
        control_7 => \Counter1:CounterUDB:control_7\ ,
        control_6 => \Counter1:CounterUDB:control_6\ ,
        control_5 => \Counter1:CounterUDB:control_5\ ,
        control_4 => \Counter1:CounterUDB:control_4\ ,
        control_3 => \Counter1:CounterUDB:control_3\ ,
        control_2 => \Counter1:CounterUDB:control_2\ ,
        control_1 => \Counter1:CounterUDB:control_1\ ,
        control_0 => \Counter1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
datapathcell: Name =\Counter1:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter1:CounterUDB:reload\ ,
        chain_out => \Counter1:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter1:CounterUDB:sC24:counterdp:u1\

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isrRx
        PORT MAP (
            interrupt => Net_33 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_12 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = A0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A0(0)__PA ,
        analog_term => Net_1 ,
        pad => A0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A1(0)__PA ,
        analog_term => Net_2 ,
        pad => A1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = A2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A2(0)__PA ,
        analog_term => Net_3 ,
        pad => A2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = A4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A4(0)__PA ,
        analog_term => Net_29 ,
        pad => A4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = A5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A5(0)__PA ,
        analog_term => Net_30 ,
        pad => A5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = A6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A6(0)__PA ,
        analog_term => Net_31 ,
        pad => A6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = A3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A3(0)__PA ,
        analog_term => Net_4 ,
        pad => A3(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D0(0)__PA ,
        pad => D0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D1(0)__PA ,
        pad => D1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D2(0)__PA ,
        pad => D2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => Net_131 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pin1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin1(0)__PA ,
        pin_input => Net_61 ,
        pad => pin1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = A7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A7(0)__PA ,
        analog_term => Net_32 ,
        pad => A7(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SalidaD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SalidaD1(0)__PA ,
        pad => SalidaD1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SalidaD0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SalidaD0(0)__PA ,
        pad => SalidaD0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SalidaD2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SalidaD2(0)__PA ,
        pad => SalidaD2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = pin2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin2(0)__PA ,
        pin_input => Net_732 ,
        pad => pin2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        fb => Net_144 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = DAC2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DAC2(0)__PA ,
        analog_term => Net_60 ,
        pad => DAC2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DAC1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DAC1(0)__PA ,
        analog_term => Net_80 ,
        pad => DAC1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_22 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_17 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => Net_621 ,
            dclk_1 => Net_621_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_3 => Net_137 ,
            dclk_3 => Net_137_local ,
            dclk_glb_4 => Net_124 ,
            dclk_4 => Net_124_local ,
            dclk_glb_5 => Net_94 ,
            dclk_5 => Net_94_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_9 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_12 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\PGA:SC\
        PORT MAP (
            vref => \PGA:Net_17\ ,
            vin => Net_6 ,
            modout => \PGA:Net_41\ ,
            vout => Net_9 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC1:viDAC8\
        PORT MAP (
            vout => Net_80 ,
            iout => \VDAC1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC2:viDAC8\
        PORT MAP (
            vout => Net_60 ,
            iout => \VDAC2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =MUX
        PORT MAP (
            muxin_7 => Net_32 ,
            muxin_6 => Net_31 ,
            muxin_5 => Net_30 ,
            muxin_4 => Net_29 ,
            muxin_3 => Net_4 ,
            muxin_2 => Net_3 ,
            muxin_1 => Net_2 ,
            muxin_0 => Net_1 ,
            vout => Net_6 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+---------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |       A0(0) | Analog(Net_1)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       A1(0) | Analog(Net_2)
     |   2 |     * |      NONE |      HI_Z_ANALOG |       A2(0) | Analog(Net_3)
     |   4 |       |      NONE |      HI_Z_ANALOG |       A4(0) | Analog(Net_29)
     |   5 |       |      NONE |      HI_Z_ANALOG |       A5(0) | Analog(Net_30)
     |   6 |       |      NONE |      HI_Z_ANALOG |       A6(0) | Analog(Net_31)
     |   7 |       |      NONE |      HI_Z_ANALOG |       A3(0) | Analog(Net_4)
-----+-----+-------+-----------+------------------+-------------+---------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |       D0(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       D1(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       D2(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Pin_1(0) | FB(Net_131)
     |   7 |     * |      NONE |         CMOS_OUT |     pin1(0) | In(Net_61)
-----+-----+-------+-----------+------------------+-------------+---------------
   2 |   1 |       |      NONE |      HI_Z_ANALOG |       A7(0) | Analog(Net_32)
     |   3 |     * |      NONE |         CMOS_OUT | SalidaD1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT | SalidaD0(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | SalidaD2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     pin2(0) | In(Net_732)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    Pin_2(0) | FB(Net_144)
-----+-----+-------+-----------+------------------+-------------+---------------
   3 |   6 |     * |      NONE |      HI_Z_ANALOG |     DAC2(0) | Analog(Net_60)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     DAC1(0) | Analog(Net_80)
-----+-----+-------+-----------+------------------+-------------+---------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |     Rx_1(0) | FB(Net_22)
     |   7 |     * |      NONE |         CMOS_OUT |     Tx_1(0) | In(Net_17)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.059ms
Digital Placement phase: Elapsed time ==> 1s.839ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "labview_r.vh2" --pcf-path "labview.pco" --des-name "labview" --dsf-path "labview.dsf" --sdc-path "labview.sdc" --lib-path "labview_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.880ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.160ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in labview_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.520ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.290ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.849ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.849ms
API generation phase: Elapsed time ==> 1s.690ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
