// Seed: 4127484324
module module_0;
  always @(posedge id_1 or posedge 1) begin : LABEL_0
    #id_2;
    id_1 <= "";
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  always id_3 = #(id_2  : 1  : id_2) 1;
  wire id_4;
  always @(1) id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6 = id_6;
  module_0 modCall_1 ();
endmodule
