# Verilog_code_for_Multiplication-_by_repeated_Addition
Lecture 25 : DATAPATH AND CONTROLLER DESIGN (PART 1) by Prof. Indranil Sengupta IIT Kharagpur 
Simulated using icarus verilog . 
command prompt lines -
 iverilog -o mysim mul_datapath.v add.v pipo1.v pipo2.v eqz.v cntr.v controller.v testbench1.v
 vvp mysim
 gtkwave mul.vcd
