Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:05:08 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 4.712ns (59.746%)  route 3.175ns (40.254%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.696     2.187    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.124     2.311 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.718     3.029    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X21Y40         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.565 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.945    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     6.251 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.888     7.139    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X28Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.263 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.492     7.756    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X29Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.880 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     7.880    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.412 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.860 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.860    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X29Y46         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X29Y46         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y46         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[0])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[0]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[0]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[10])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[10]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[10]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[11])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[11]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[11]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[12])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[12]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[12]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[13])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[13]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[13]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[14])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[14]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[14]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[15])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[15]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[15]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[16])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[16]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[16]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 4.685ns (73.241%)  route 1.712ns (26.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/ap_clk
    SLICE_X14Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din0_buf1_reg[1]/Q
                         net (fo=4, routed)           1.710     3.161    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[17])
                                                      4.207     7.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[17]
                         net (fo=1, routed)           0.002     7.370    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[17]
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1997, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X0Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.119    




