{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496685359596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496685359601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 14:55:59 2017 " "Processing started: Mon Jun 05 14:55:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496685359601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496685359601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496685359601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1496685359916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comparador_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_package " "Found design unit 1: comparador_package" {  } { { "comparador_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/comparador_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-strutura " "Found design unit 1: comparador-strutura" {  } { { "comparador.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/comparador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360336 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/comparador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calc-escolha " "Found design unit 1: Calc-escolha" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calc " "Found entity 1: Calc" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-soma " "Found design unit 1: fulladder-soma" {  } { { "fulladder.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/fulladder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360350 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/fulladder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fulladd_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd_package " "Found design unit 1: fulladd_package" {  } { { "fulladd_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/fulladd_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_sub-soma_sub " "Found design unit 1: sum_sub-soma_sub" {  } { { "sum_sub.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/sum_sub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360362 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_sub " "Found entity 1: sum_sub" {  } { { "sum_sub.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/sum_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_sub_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sum_sub_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_sub_package " "Found design unit 1: sum_sub_package" {  } { { "sum_sub_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/sum_sub_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_BCD-Behavior " "Found design unit 1: display_BCD-Behavior" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360374 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_BCD " "Found entity 1: display_BCD" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file display_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_package " "Found design unit 1: display_package" {  } { { "display_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_sinal-strutura " "Found design unit 1: display_sinal-strutura" {  } { { "display_sinal.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_sinal.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360386 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_sinal " "Found entity 1: display_sinal" {  } { { "display_sinal.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_sinal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_sinal_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file display_sinal_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_sinal_package " "Found design unit 1: display_sinal_package" {  } { { "display_sinal_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_sinal_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_op-strutura " "Found design unit 1: display_op-strutura" {  } { { "display_op.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_op.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360402 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_op " "Found entity 1: display_op" {  } { { "display_op.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_op.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_op_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file display_op_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_op_package " "Found design unit 1: display_op_package" {  } { { "display_op_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_op_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo-strutura " "Found design unit 1: modulo-strutura" {  } { { "modulo.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360415 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file modulo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_package " "Found design unit 1: modulo_package" {  } { { "modulo_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor-strutura " "Found design unit 1: inversor-strutura" {  } { { "inversor.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/inversor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360428 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/inversor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file inversor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor_package " "Found design unit 1: inversor_package" {  } { { "inversor_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/inversor_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchd-strutura " "Found design unit 1: latchd-strutura" {  } { { "latch.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360440 ""} { "Info" "ISGN_ENTITY_NAME" "1 latchd " "Found entity 1: latchd" {  } { { "latch.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685360440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file latch_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_package " "Found design unit 1: latch_package" {  } { { "latch_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685360446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685360446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calc " "Elaborating entity \"Calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1496685360485 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "errinversor Calc.vhd(21) " "VHDL Signal Declaration warning at Calc.vhd(21): used implicit default value for signal \"errinversor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "smodulo Calc.vhd(35) " "VHDL Process Statement warning at Calc.vhd(35): signal \"smodulo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinversor Calc.vhd(36) " "VHDL Process Statement warning at Calc.vhd(36): signal \"sinversor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "csoma Calc.vhd(39) " "VHDL Process Statement warning at Calc.vhd(39): signal \"csoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "csoma Calc.vhd(40) " "VHDL Process Statement warning at Calc.vhd(40): signal \"csoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "errmodulo Calc.vhd(41) " "VHDL Process Statement warning at Calc.vhd(41): signal \"errmodulo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "errinversor Calc.vhd(42) " "VHDL Process Statement warning at Calc.vhd(42): signal \"errinversor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec Calc.vhd(44) " "VHDL Process Statement warning at Calc.vhd(44): signal \"rec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva Calc.vhd(46) " "VHDL Process Statement warning at Calc.vhd(46): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360487 "|Calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_sub sum_sub:stage0 " "Elaborating entity \"sum_sub\" for hierarchy \"sum_sub:stage0\"" {  } { { "Calc.vhd" "stage0" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685360490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder sum_sub:stage0\|fulladder:stage0 " "Elaborating entity \"fulladder\" for hierarchy \"sum_sub:stage0\|fulladder:stage0\"" {  } { { "sum_sub.vhd" "stage0" { Text "C:/Users/14118293/Desktop/Projeto_2/sum_sub.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685360493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_BCD display_BCD:stage1 " "Elaborating entity \"display_BCD\" for hierarchy \"display_BCD:stage1\"" {  } { { "Calc.vhd" "stage1" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685360500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "err display_BCD.vhd(33) " "VHDL Process Statement warning at display_BCD.vhd(33): signal \"err\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360502 "|Calc|display_BCD:stage1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led display_BCD.vhd(34) " "VHDL Process Statement warning at display_BCD.vhd(34): signal \"led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360502 "|Calc|display_BCD:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo modulo:stage3 " "Elaborating entity \"modulo\" for hierarchy \"modulo:stage3\"" {  } { { "Calc.vhd" "stage3" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685360506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 modulo.vhd(11) " "Verilog HDL or VHDL warning at modulo.vhd(11): object \"c1\" assigned a value but never read" {  } { { "modulo.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1496685360507 "|Calc|modulo:stage3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inv2 modulo.vhd(21) " "VHDL Process Statement warning at modulo.vhd(21): signal \"inv2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "modulo.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685360507 "|Calc|modulo:stage3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:stage4 " "Elaborating entity \"comparador\" for hierarchy \"comparador:stage4\"" {  } { { "Calc.vhd" "stage4" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685360523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_sinal display_sinal:stagesin_x " "Elaborating entity \"display_sinal\" for hierarchy \"display_sinal:stagesin_x\"" {  } { { "Calc.vhd" "stagesin_x" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685360540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchd latchd:stagesalva0 " "Elaborating entity \"latchd\" for hierarchy \"latchd:stagesalva0\"" {  } { { "Calc.vhd" "stagesalva0" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685360544 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q latch.vhd(10) " "VHDL Process Statement warning at latch.vhd(10): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "latch.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1496685360546 "|Calc|latchd:stagesalva0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q latch.vhd(10) " "Inferred latch for \"q\" at latch.vhd(10)" {  } { { "latch.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496685360546 "|Calc|latchd:stagesalva0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_op display_op:stageop " "Elaborating entity \"display_op\" for hierarchy \"display_op:stageop\"" {  } { { "Calc.vhd" "stageop" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685360552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "op_d\[2\] GND " "Pin \"op_d\[2\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|op_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_x\[7\] VCC " "Pin \"sinal_x\[7\]\" is stuck at VCC" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_x\[3\] GND " "Pin \"sinal_x\[3\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_x\[2\] GND " "Pin \"sinal_x\[2\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_y\[7\] VCC " "Pin \"sinal_y\[7\]\" is stuck at VCC" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_y\[3\] GND " "Pin \"sinal_y\[3\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_y\[2\] GND " "Pin \"sinal_y\[2\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_s\[7\] VCC " "Pin \"sinal_s\[7\]\" is stuck at VCC" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_s[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_s\[3\] GND " "Pin \"sinal_s\[3\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_s\[2\] GND " "Pin \"sinal_s\[2\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685361287 "|Calc|sinal_s[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1496685361287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1496685361398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1496685361747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1496685361747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1496685361814 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1496685361814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1496685361814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1496685361814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496685361854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 14:56:01 2017 " "Processing ended: Mon Jun 05 14:56:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496685361854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496685361854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496685361854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496685361854 ""}
