#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 14 16:53:22 2025
# Process ID: 25305
# Current directory: /home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_master_IA_0_0_synth_1
# Command line: vivado -log design_1_master_IA_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_master_IA_0_0.tcl
# Log file: /home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_master_IA_0_0_synth_1/design_1_master_IA_0_0.vds
# Journal file: /home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_master_IA_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_master_IA_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/IP_NEXYS/ip_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_master_IA_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_master_IA_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1858.793 ; gain = 202.656 ; free physical = 451 ; free virtual = 16497
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_master_IA_0_0' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_master_IA_0_0/synth/design_1_master_IA_0_0.vhd:76]
INFO: [Synth 8-3491] module 'master_IA' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:34' bound to instance 'U0' of component 'master_IA' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_master_IA_0_0/synth/design_1_master_IA_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'master_IA' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:52]
WARNING: [Synth 8-614] signal 'input_data' is read in the process but is not in the sensitivity list [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:58]
WARNING: [Synth 8-614] signal 'o_data' is read in the process but is not in the sensitivity list [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:76]
WARNING: [Synth 8-3848] Net state_machine_data in module/entity master_IA does not have driver. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'master_IA' (1#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_master_IA_0_0' (2#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_master_IA_0_0/synth/design_1_master_IA_0_0.vhd:76]
WARNING: [Synth 8-3331] design master_IA has unconnected port state_machine_data[7]
WARNING: [Synth 8-3331] design master_IA has unconnected port state_machine_data[6]
WARNING: [Synth 8-3331] design master_IA has unconnected port state_machine_data[5]
WARNING: [Synth 8-3331] design master_IA has unconnected port state_machine_data[4]
WARNING: [Synth 8-3331] design master_IA has unconnected port state_machine_data[3]
WARNING: [Synth 8-3331] design master_IA has unconnected port state_machine_data[2]
WARNING: [Synth 8-3331] design master_IA has unconnected port state_machine_data[1]
WARNING: [Synth 8-3331] design master_IA has unconnected port state_machine_data[0]
WARNING: [Synth 8-3331] design master_IA has unconnected port clk
WARNING: [Synth 8-3331] design master_IA has unconnected port ap_done
WARNING: [Synth 8-3331] design master_IA has unconnected port ap_ready
WARNING: [Synth 8-3331] design master_IA has unconnected port ap_idle
WARNING: [Synth 8-3331] design master_IA has unconnected port o_valid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1923.512 ; gain = 267.375 ; free physical = 188 ; free virtual = 15997
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1923.512 ; gain = 267.375 ; free physical = 122 ; free virtual = 15932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1923.512 ; gain = 267.375 ; free physical = 122 ; free virtual = 15932
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.512 ; gain = 0.000 ; free physical = 135 ; free virtual = 15944
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.277 ; gain = 0.000 ; free physical = 182 ; free virtual = 15673
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1996.277 ; gain = 0.000 ; free physical = 236 ; free virtual = 15726
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1996.277 ; gain = 340.141 ; free physical = 159 ; free virtual = 14950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1996.277 ; gain = 340.141 ; free physical = 158 ; free virtual = 14949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1996.277 ; gain = 340.141 ; free physical = 160 ; free virtual = 14951
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rst_out_reg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'i_valid_reg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'i_data_reg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/new/master_IA.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1996.277 ; gain = 340.141 ; free physical = 157 ; free virtual = 14873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module master_IA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port state_machine_data[7]
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port state_machine_data[6]
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port state_machine_data[5]
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port state_machine_data[4]
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port state_machine_data[3]
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port state_machine_data[2]
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port state_machine_data[1]
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port state_machine_data[0]
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port clk
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port ap_done
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port ap_ready
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port ap_idle
WARNING: [Synth 8-3331] design design_1_master_IA_0_0 has unconnected port o_valid
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[0]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[1]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[2]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[3]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[4]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[5]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[6]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[7]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[8]' (LDP) to 'U0/i_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[9]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[10]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[11]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[12]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[13]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[14]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[15]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[16]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[17]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[18]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[19]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[20]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[21]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[22]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[23]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[24]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[26]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[27]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[28]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[29]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[30]' (LDC) to 'U0/i_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/i_data_reg[31] )
INFO: [Synth 8-3332] Sequential element (U0/i_data_reg[31]) is unused and will be removed from module design_1_master_IA_0_0.
INFO: [Synth 8-3886] merging instance 'U0/i_data_reg[25]' (LDP) to 'U0/i_valid_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1996.277 ; gain = 340.141 ; free physical = 179 ; free virtual = 14692
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:07 . Memory (MB): peak = 2003.277 ; gain = 347.141 ; free physical = 133 ; free virtual = 14306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:07 . Memory (MB): peak = 2003.277 ; gain = 347.141 ; free physical = 137 ; free virtual = 14304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:07 . Memory (MB): peak = 2013.293 ; gain = 357.156 ; free physical = 128 ; free virtual = 14295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2027.168 ; gain = 371.031 ; free physical = 237 ; free virtual = 14342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2027.168 ; gain = 371.031 ; free physical = 237 ; free virtual = 14342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2027.168 ; gain = 371.031 ; free physical = 236 ; free virtual = 14341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2027.168 ; gain = 371.031 ; free physical = 236 ; free virtual = 14341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2027.168 ; gain = 371.031 ; free physical = 235 ; free virtual = 14341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2027.168 ; gain = 371.031 ; free physical = 235 ; free virtual = 14341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT6 |     2|
|4     |LD   |     1|
|5     |LDP  |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |     6|
|2     |  U0     |master_IA |     5|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2027.168 ; gain = 371.031 ; free physical = 235 ; free virtual = 14341
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:12 . Memory (MB): peak = 2027.168 ; gain = 298.266 ; free physical = 280 ; free virtual = 14385
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:18 . Memory (MB): peak = 2027.176 ; gain = 371.031 ; free physical = 279 ; free virtual = 14386
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.176 ; gain = 0.000 ; free physical = 334 ; free virtual = 14461
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.105 ; gain = 0.000 ; free physical = 220 ; free virtual = 14414
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 1 instance 
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 2035.105 ; gain = 603.551 ; free physical = 325 ; free virtual = 14527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.105 ; gain = 0.000 ; free physical = 325 ; free virtual = 14527
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_master_IA_0_0_synth_1/design_1_master_IA_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.117 ; gain = 0.000 ; free physical = 320 ; free virtual = 14527
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_master_IA_0_0_synth_1/design_1_master_IA_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_master_IA_0_0_utilization_synth.rpt -pb design_1_master_IA_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 16:55:15 2025...
