From 0eb2f66c92ea8116762bc0ec014f181b551900ae Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Tue, 10 May 2022 15:54:16 +0300
Subject: [PATCH 54/64] arm: dts: s32g: Make SerDes1 & PCIe1 part of the soc
 node

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/s32g.dtsi | 84 +++++++++++++++++++++---------------------
 1 file changed, 42 insertions(+), 42 deletions(-)

diff --git a/arch/arm/dts/s32g.dtsi b/arch/arm/dts/s32g.dtsi
index 596f99aacb..1b2b4d043b 100644
--- a/arch/arm/dts/s32g.dtsi
+++ b/arch/arm/dts/s32g.dtsi
@@ -155,50 +155,50 @@
 				};
 			};
 		};
-	};
 
-	serdes1: serdes@44180000 {
-		compatible = "nxp,s32cc-serdes";
-		reg = <0x00 0x44100000 0x0 0x80000   /* dbi registers */
-		       0x00 0x44180000 0x0 0x04000>; /* serdes registers */
-		reg-names = "dbi", "ss";
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci-generic";
-		device_id = <1>;
-		num-lanes = <2>; /* supports max 2 lanes */
-		clocks = <&clks S32GEN1_SCMI_CLK_SERDES_REF>;
-		status = "okay";
-	};
+		pcie1: pcie@44100000 {
+			compatible = "nxp,s32cc-pcie";
+			reg =
+				<0x00 0x44100000 0x0 0x80000   /* dbi registers */
+				/* configuration space, 4KB each for cfg0 and cfg1
+				 * at the end of the outbound memory map
+				 */
+				0x4f 0xffffe000 0x0 0x00002000>;
+			reg-names = "dbi", "config";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			device_type = "pci";
+			serdes-handle = <&serdes1>;
+			nvmem-cells = <&siul2_0_nvram>;
+			device_id = <1>;
+			num-lanes = <1>; /* supports max 1 pcie lane */
+			link-speed = <3>; /* supports Gen3 speed */
+			bus-range = <0x0 0xff>;
+			ranges =
+				/* downstream I/O, 64KB and aligned naturally just before
+				 * the config space to minimize fragmentation
+				 */
+				<0x81000000 0x0 0x00000000 0x4f 0xfffe0000 0x0 0x00010000
+				/* non-prefetchable memory, with best case size
+				 * and alignment
+				 */
+				 0x82000000 0x0 0x00000000 0x48 0x00000000 0x7 0xfffe0000>;
+			status = "disabled";
+		};
 
-	pcie1: pcie@44100000 {
-		compatible = "nxp,s32cc-pcie";
-		reg =
-			<0x00 0x44100000 0x0 0x80000   /* dbi registers */
-			/* configuration space, 4KB each for cfg0 and cfg1
-			 * at the end of the outbound memory map
-			 */
-			0x4f 0xffffe000 0x0 0x00002000>;
-		reg-names = "dbi", "config";
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		serdes-handle = <&serdes1>;
-		nvmem-cells = <&siul2_0_nvram>;
-		device_id = <1>;
-		num-lanes = <1>; /* supports max 1 pcie lane */
-		link-speed = <3>; /* supports Gen3 speed */
-		bus-range = <0x0 0xff>;
-		ranges =
-			/* downstream I/O, 64KB and aligned naturally just before
-			 * the config space to minimize fragmentation
-			 */
-			<0x81000000 0x0 0x00000000 0x4f 0xfffe0000 0x0 0x00010000
-			/* non-prefetchable memory, with best case size
-			 * and alignment
-			 */
-			 0x82000000 0x0 0x00000000 0x48 0x00000000 0x7 0xfffe0000>;
-		status = "disabled";
+		serdes1: serdes@44180000 {
+			compatible = "nxp,s32cc-serdes";
+			reg = <0x00 0x44100000 0x0 0x80000   /* dbi registers */
+			       0x00 0x44180000 0x0 0x04000>; /* serdes registers */
+			reg-names = "dbi", "ss";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			device_type = "pci-generic";
+			device_id = <1>;
+			num-lanes = <2>; /* supports max 2 lanes */
+			clocks = <&clks S32GEN1_SCMI_CLK_SERDES_REF>;
+			status = "okay";
+		};
 	};
 
 	pfe: ethernet@46080000 {
-- 
2.17.1

