-- VHDL for IBM SMS ALD page 14.47.01.1
-- Title: ADDR CH VAL CK FEATURE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/11/2023 4:34:14 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_47_01_1_ADDR_CH_VAL_CK_FEATURE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ADDR_CH_0_B_1:	 in STD_LOGIC;
		MS_MODIFY_BY_PLUS_ONE_LATCH:	 in STD_LOGIC;
		MS_MODIFY_BY_MINUS_ONE:	 in STD_LOGIC;
		PS_ADDR_CH_1_B_1:	 in STD_LOGIC;
		MV_1ST_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		MS_ADDR_MOD_02_BIT:	 in STD_LOGIC;
		PS_ADDR_CH_2_B_1:	 in STD_LOGIC;
		MS_ADDR_MOD_18_BIT:	 in STD_LOGIC;
		PS_ADDR_CH_4_B_1:	 in STD_LOGIC;
		MS_ADDR_MOD_04_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_24_BIT:	 in STD_LOGIC;
		PS_ADDR_CH_8_B_1:	 in STD_LOGIC;
		MS_ADDR_MOD_08_BIT:	 in STD_LOGIC;
		PS_ADDR_CH_VC_GROUP_ONE:	 out STD_LOGIC;
		PS_WRAP_AROUND_CONDITIONS:	 out STD_LOGIC;
		PS_ADDR_CH_VC_GROUP_TWO:	 out STD_LOGIC);
end ALD_14_47_01_1_ADDR_CH_VAL_CK_FEATURE;

architecture behavioral of ALD_14_47_01_1_ADDR_CH_VAL_CK_FEATURE is 

	signal OUT_4A_F: STD_LOGIC;
	signal OUT_5B_F: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_5C_R: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_4D_F: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_5E_B: STD_LOGIC;
	signal OUT_4E_R: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_1E_F: STD_LOGIC;
	signal OUT_5F_B: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_2F_R: STD_LOGIC;
	signal OUT_1F_F: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_1G_F: STD_LOGIC;
	signal OUT_5H_F: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_1H_B: STD_LOGIC;
	signal OUT_2I_R: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;

begin

	OUT_4A_F <= NOT MV_1ST_CHECK_TEST_SWITCH;
	OUT_5B_F <= NOT PS_ADDR_CH_0_B_1;
	OUT_4B_G <= NOT(OUT_5B_F OR OUT_5C_R );
	OUT_5C_R <= NOT PS_ADDR_CH_1_B_1;
	OUT_4C_C <= NOT(OUT_5C_R OR OUT_5E_B );
	OUT_4D_F <= NOT(OUT_5E_B OR OUT_5F_B );
	OUT_2D_C <= NOT(OUT_5B_F OR OUT_5E_B );
	OUT_5E_B <= NOT PS_ADDR_CH_2_B_1;
	OUT_4E_R <= NOT(OUT_5F_B OR OUT_5H_F );
	OUT_2E_F <= NOT(OUT_5E_B OR OUT_5H_F );
	OUT_1E_F <= NOT MS_ADDR_MOD_18_BIT;
	OUT_5F_B <= NOT PS_ADDR_CH_4_B_1;
	OUT_4F_G <= NOT(OUT_5B_F OR OUT_5H_F );
	OUT_2F_R <= NOT(OUT_5C_R OR OUT_5H_F );
	OUT_1F_F <= NOT MS_ADDR_MOD_04_BIT;
	OUT_2G_G <= NOT(OUT_5C_R OR OUT_5F_B );
	OUT_1G_F <= NOT MS_ADDR_MOD_24_BIT;
	OUT_5H_F <= NOT PS_ADDR_CH_8_B_1;
	OUT_2H_C <= NOT(OUT_5B_F OR OUT_5F_B );
	OUT_1H_B <= NOT MS_ADDR_MOD_08_BIT;
	OUT_2I_R <= NOT MV_1ST_CHECK_TEST_SWITCH;
	OUT_DOT_4A <= OUT_4A_F OR OUT_4B_G OR OUT_4C_C OR OUT_4D_F OR OUT_4E_R OR OUT_4F_G;
	OUT_DOT_1B <= OUT_1E_F OR OUT_1F_F OR OUT_1G_F OR OUT_1H_B;
	OUT_DOT_2D <= OUT_2D_C OR OUT_2E_F OR OUT_2F_R OR OUT_2G_G OR OUT_2H_C OR OUT_2I_R;

	PS_ADDR_CH_VC_GROUP_ONE <= OUT_DOT_4A;
	PS_WRAP_AROUND_CONDITIONS <= OUT_DOT_1B;
	PS_ADDR_CH_VC_GROUP_TWO <= OUT_DOT_2D;


end;
