Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 14:07:11 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     68          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   19          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: tsg/a_rom/addr_reg_reg_rep/DOADO[0] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.553        0.000                      0                  355        0.146        0.000                      0                  355        4.500        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.553        0.000                      0                  355        0.146        0.000                      0                  355        4.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 2.437ns (37.993%)  route 3.977ns (62.007%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.623     5.144    tsg/db_right/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  tsg/db_right/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tsg/db_right/q_reg_reg[15]/Q
                         net (fo=3, routed)           1.264     6.828    tsg/db_right/q_reg_reg_n_0_[15]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.491     7.618    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.501     8.244    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     8.368 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=4, routed)           0.578     8.945    tsg/db_right/q_reg_reg[2]_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.118     9.063 r  tsg/db_right/cur_x_reg[6]_i_4/O
                         net (fo=2, routed)           0.568     9.631    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.326     9.957 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     9.957    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  tsg/db_right/cur_x_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    tsg/db_right/cur_x_reg_reg[4]_i_2_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.689 r  tsg/db_right/cur_x_reg_reg[6]_i_5/O[0]
                         net (fo=1, routed)           0.575    11.264    tsg/db_right/cur_x_reg_reg[6]_i_5_n_7
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.295    11.559 r  tsg/db_right/cur_x_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.559    tsg/cur_x_next[5]
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[5]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.031    15.112    tsg/cur_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 2.353ns (36.684%)  route 4.061ns (63.316%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.623     5.144    tsg/db_right/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  tsg/db_right/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tsg/db_right/q_reg_reg[15]/Q
                         net (fo=3, routed)           1.264     6.828    tsg/db_right/q_reg_reg_n_0_[15]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.491     7.618    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.501     8.244    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     8.368 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=4, routed)           0.578     8.945    tsg/db_right/q_reg_reg[2]_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.118     9.063 r  tsg/db_right/cur_x_reg[6]_i_4/O
                         net (fo=2, routed)           0.568     9.631    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.326     9.957 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     9.957    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.565 r  tsg/db_right/cur_x_reg_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.658    11.223    tsg/db_right/cur_x_reg_reg[4]_i_2_n_4
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.335    11.558 r  tsg/db_right/cur_x_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.558    tsg/cur_x_next[4]
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[4]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.075    15.156    tsg/cur_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 2.548ns (40.070%)  route 3.811ns (59.930%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.623     5.144    tsg/db_right/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  tsg/db_right/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tsg/db_right/q_reg_reg[15]/Q
                         net (fo=3, routed)           1.264     6.828    tsg/db_right/q_reg_reg_n_0_[15]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.491     7.618    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.501     8.244    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     8.368 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=4, routed)           0.578     8.945    tsg/db_right/q_reg_reg[2]_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.118     9.063 r  tsg/db_right/cur_x_reg[6]_i_4/O
                         net (fo=2, routed)           0.568     9.631    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.326     9.957 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     9.957    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  tsg/db_right/cur_x_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    tsg/db_right/cur_x_reg_reg[4]_i_2_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.793 r  tsg/db_right/cur_x_reg_reg[6]_i_5/O[1]
                         net (fo=1, routed)           0.408    11.201    tsg/db_right/cur_x_reg_reg[6]_i_5_n_6
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.302    11.503 r  tsg/db_right/cur_x_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    11.503    tsg/cur_x_next[6]
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[6]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.075    15.156    tsg/cur_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.281ns (36.909%)  route 3.899ns (63.091%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.623     5.144    tsg/db_right/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  tsg/db_right/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tsg/db_right/q_reg_reg[15]/Q
                         net (fo=3, routed)           1.264     6.828    tsg/db_right/q_reg_reg_n_0_[15]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.491     7.618    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.501     8.244    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     8.368 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=4, routed)           0.578     8.945    tsg/db_right/q_reg_reg[2]_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.118     9.063 r  tsg/db_right/cur_x_reg[6]_i_4/O
                         net (fo=2, routed)           0.568     9.631    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.326     9.957 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     9.957    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.501 r  tsg/db_right/cur_x_reg_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.496    10.997    tsg/db_left/O[1]
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.327    11.324 r  tsg/db_left/cur_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.324    tsg/cur_x_next[3]
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[3]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDPE (Setup_fdpe_C_D)        0.075    15.156    tsg/cur_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 tsg/db_up/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.472ns (25.822%)  route 4.229ns (74.178%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.625     5.146    tsg/db_up/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  tsg/db_up/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.419     5.565 f  tsg/db_up/q_reg_reg[2]/Q
                         net (fo=4, routed)           0.990     6.556    tsg/db_up/q_reg_reg_n_0_[2]
    SLICE_X1Y30          LUT4 (Prop_lut4_I3_O)        0.327     6.883 r  tsg/db_up/cur_y_reg[4]_i_9/O
                         net (fo=1, routed)           0.436     7.319    tsg/db_up/cur_y_reg[4]_i_9_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.326     7.645 r  tsg/db_up/cur_y_reg[4]_i_6/O
                         net (fo=1, routed)           0.575     8.220    tsg/db_up/cur_y_reg[4]_i_6_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.124     8.344 r  tsg/db_up/cur_y_reg[4]_i_3/O
                         net (fo=4, routed)           0.874     9.219    tsg/db_down/move_yu_tick
    SLICE_X3Y26          LUT5 (Prop_lut5_I3_O)        0.124     9.343 r  tsg/db_down/cur_y_reg[4]_i_4/O
                         net (fo=6, routed)           0.847    10.189    tsg/db_up/cur_y_next1__10
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.152    10.341 r  tsg/db_up/cur_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.506    10.847    tsg/cur_y_next[1]
    SLICE_X5Y26          FDPE                                         r  tsg/cur_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tsg/clk_IBUF_BUFG
    SLICE_X5Y26          FDPE                                         r  tsg/cur_y_reg_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y26          FDPE (Setup_fdpe_C_D)       -0.255    14.813    tsg/cur_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.957ns (32.697%)  route 4.028ns (67.303%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.623     5.144    tsg/db_right/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  tsg/db_right/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tsg/db_right/q_reg_reg[15]/Q
                         net (fo=3, routed)           1.264     6.828    tsg/db_right/q_reg_reg_n_0_[15]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.491     7.618    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.501     8.244    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     8.368 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=4, routed)           0.578     8.945    tsg/db_right/q_reg_reg[2]_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.118     9.063 r  tsg/db_right/cur_x_reg[6]_i_4/O
                         net (fo=2, routed)           0.568     9.631    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.326     9.957 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     9.957    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.209 r  tsg/db_right/cur_x_reg_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.625    10.834    tsg/db_left/O[0]
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.295    11.129 r  tsg/db_left/cur_x_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.129    tsg/cur_x_next[1]
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[1]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDPE (Setup_fdpe_C_D)        0.029    15.110    tsg/cur_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 2.143ns (35.975%)  route 3.814ns (64.025%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.623     5.144    tsg/db_right/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  tsg/db_right/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tsg/db_right/q_reg_reg[15]/Q
                         net (fo=3, routed)           1.264     6.828    tsg/db_right/q_reg_reg_n_0_[15]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.491     7.618    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.501     8.244    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     8.368 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=4, routed)           0.578     8.945    tsg/db_right/q_reg_reg[2]_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.118     9.063 r  tsg/db_right/cur_x_reg[6]_i_4/O
                         net (fo=2, routed)           0.568     9.631    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.326     9.957 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     9.957    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.384 r  tsg/db_right/cur_x_reg_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.411    10.795    tsg/db_right/cur_x_reg_reg[4]_i_2_n_6
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  tsg/db_right/cur_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.101    tsg/cur_x_next[2]
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[2]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.031    15.112    tsg/cur_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.481ns (45.761%)  route 2.941ns (54.239%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.183    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.763 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.763    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.877    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.991    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.219    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.333    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.447    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.781 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.581    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.884 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.549    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.832    10.506    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X36Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.444    14.785    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.481ns (45.761%)  route 2.941ns (54.239%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.183    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.763 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.763    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.877    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.991    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.219    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.333    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.447    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.781 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.581    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.884 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.549    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.832    10.506    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X36Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.444    14.785    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.481ns (45.761%)  route 2.941ns (54.239%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.183    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.763 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.763    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.877    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.991    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.219    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.333    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.447    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.781 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.581    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.884 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.549    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.832    10.506    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X36Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.444    14.785    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.854%)  route 0.264ns (65.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.264     1.842    tsg/dp_ram/ADDRBWRADDR[1]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.863     1.991    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.696    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.602%)  route 0.279ns (66.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.279     1.857    tsg/dp_ram/ADDRBWRADDR[2]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.863     1.991    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.676    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.581     1.464    tsg/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  tsg/pix_y1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  tsg/pix_y1_reg_reg[5]/Q
                         net (fo=1, routed)           0.099     1.727    tsg/pix_y1_reg[5]
    SLICE_X4Y25          FDCE                                         r  tsg/pix_y2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.975    tsg/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.070     1.546    tsg/pix_y2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.580     1.463    tsg/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  tsg/pix_y1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  tsg/pix_y1_reg_reg[6]/Q
                         net (fo=1, routed)           0.117     1.721    tsg/pix_y1_reg[6]
    SLICE_X4Y25          FDCE                                         r  tsg/pix_y2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.975    tsg/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  tsg/pix_y2_reg_reg[6]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.072     1.535    tsg/pix_y2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.554     1.437    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.128     1.565 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.053     1.619    tsg/pix_x1_reg[9]
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.821     1.948    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)        -0.007     1.430    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.820%)  route 0.262ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.128     1.565 r  vga/h_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.262     1.827    tsg/dp_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.863     1.991    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     1.623    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.935%)  route 0.101ns (38.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.581     1.464    tsg/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  tsg/pix_y1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  tsg/pix_y1_reg_reg[4]/Q
                         net (fo=1, routed)           0.101     1.729    tsg/pix_y1_reg[4]
    SLICE_X4Y25          FDCE                                         r  tsg/pix_y2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.975    tsg/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  tsg/pix_y2_reg_reg[4]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.047     1.523    tsg/pix_y2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.556     1.439    tsg/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  tsg/pix_x1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  tsg/pix_x1_reg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.713    tsg/pix_x1_reg[3]
    SLICE_X8Y27          FDCE                                         r  tsg/pix_x2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.823     1.950    tsg/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  tsg/pix_x2_reg_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.063     1.502    tsg/pix_x2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.553     1.436    tsg/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  tsg/pix_x1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  tsg/pix_x1_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.710    tsg/pix_x1_reg[1]
    SLICE_X8Y24          FDCE                                         r  tsg/pix_x2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.820     1.947    tsg/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  tsg/pix_x2_reg_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X8Y24          FDCE (Hold_fdce_C_D)         0.063     1.499    tsg/pix_x2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.148ns (62.580%)  route 0.088ns (37.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.148     1.584 r  vga/h_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.088     1.673    tsg/ram_reg[2]
    SLICE_X8Y24          FDCE                                         r  tsg/pix_x1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.820     1.947    tsg/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  tsg/pix_x1_reg_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X8Y24          FDCE (Hold_fdce_C_D)         0.023     1.459    tsg/pix_x1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    tsg/a_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   tsg/a_rom/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y27    tsg/cur_x_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27    tsg/cur_x_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27    tsg/cur_x_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27    tsg/cur_x_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27    tsg/cur_x_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.596ns  (logic 3.974ns (52.317%)  route 3.622ns (47.683%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           3.622     4.078    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.596 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     7.596    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.622ns  (logic 1.456ns (25.902%)  route 4.166ns (74.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.166     5.622    vga/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.622ns  (logic 1.456ns (25.902%)  route 4.166ns (74.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.166     5.622    vga/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.622ns  (logic 1.456ns (25.902%)  route 4.166ns (74.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.166     5.622    vga/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.561ns  (logic 1.456ns (26.184%)  route 4.105ns (73.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.105     5.561    vga/AR[0]
    SLICE_X6Y24          FDCE                                         f  vga/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.561ns  (logic 1.456ns (26.184%)  route 4.105ns (73.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.105     5.561    vga/AR[0]
    SLICE_X6Y24          FDCE                                         f  vga/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.561ns  (logic 1.456ns (26.184%)  route 4.105ns (73.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.105     5.561    vga/AR[0]
    SLICE_X6Y24          FDCE                                         f  vga/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.561ns  (logic 1.456ns (26.184%)  route 4.105ns (73.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.105     5.561    vga/AR[0]
    SLICE_X6Y24          FDCE                                         f  vga/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.538ns  (logic 1.456ns (26.293%)  route 4.082ns (73.707%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.082     5.538    vga/AR[0]
    SLICE_X6Y25          FDCE                                         f  vga/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.538ns  (logic 1.456ns (26.293%)  route 4.082ns (73.707%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.082     5.538    vga/AR[0]
    SLICE_X6Y25          FDCE                                         f  vga/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/received_reg/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/received_reg/Q
                         net (fo=3, routed)           0.079     0.220    uartMyKeyboardToMyBasys/received
    SLICE_X9Y30          FDRE                                         r  uartMyKeyboardToMyBasys/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/data_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    uartMyKeyboardToMyBasys/data_out[7]
    SLICE_X8Y29          FDRE                                         r  uartMyKeyboardToMyBasys/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/Q
                         net (fo=1, routed)           0.110     0.274    uartMyKeyboardToMyBasys/data_out[4]
    SLICE_X8Y29          FDRE                                         r  uartMyKeyboardToMyBasys/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/data_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]/C
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]/Q
                         net (fo=1, routed)           0.164     0.305    uartMyKeyboardToMyBasys/data_out[1]
    SLICE_X8Y29          FDRE                                         r  uartMyKeyboardToMyBasys/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.459%)  route 0.169ns (54.541%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[6]/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[6]/Q
                         net (fo=1, routed)           0.169     0.310    uartMyKeyboardToMyBasys/data_out[6]
    SLICE_X8Y29          FDRE                                         r  uartMyKeyboardToMyBasys/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.164ns (50.610%)  route 0.160ns (49.390%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.160     0.324    uartMyKeyboardToMyBasys/data_out[3]
    SLICE_X8Y29          FDRE                                         r  uartMyKeyboardToMyBasys/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.148ns (45.340%)  route 0.178ns (54.660%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/data_in_reg[4]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uartMyKeyboardToMyBasys/data_in_reg[4]/Q
                         net (fo=2, routed)           0.178     0.326    uartMyKeyboardToMyBasys/transmitter/Q[4]
    SLICE_X9Y28          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.061%)  route 0.170ns (50.939%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[2]/C
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[2]/Q
                         net (fo=1, routed)           0.170     0.334    uartMyKeyboardToMyBasys/data_out[2]
    SLICE_X8Y29          FDRE                                         r  uartMyKeyboardToMyBasys/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.148ns (44.025%)  route 0.188ns (55.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/data_in_reg[5]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uartMyKeyboardToMyBasys/data_in_reg[5]/Q
                         net (fo=2, routed)           0.188     0.336    uartMyKeyboardToMyBasys/transmitter/Q[5]
    SLICE_X9Y28          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.148ns (43.713%)  route 0.191ns (56.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/data_in_reg[6]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uartMyKeyboardToMyBasys/data_in_reg[6]/Q
                         net (fo=2, routed)           0.191     0.339    uartMyKeyboardToMyBasys/transmitter/Q[6]
    SLICE_X10Y27         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 3.986ns (65.437%)  route 2.106ns (34.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.106     7.713    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.243 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.243    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 3.985ns (68.052%)  route 1.871ns (31.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.871     7.478    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.007 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.007    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 3.953ns (66.720%)  route 1.971ns (33.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.971     7.500    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.996 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.996    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.961ns (67.894%)  route 1.873ns (32.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.873     7.481    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.986 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.986    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.977ns (68.526%)  route 1.827ns (31.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.827     7.434    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.955 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.955    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.813ns  (logic 3.959ns (68.106%)  route 1.854ns (31.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.615     5.136    vga/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.854     7.446    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.950 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.950    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 1.347ns (30.785%)  route 3.029ns (69.215%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.615     5.136    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.916     6.471    vga/v_count_reg_reg[8]_0[6]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.324     6.795 r  vga/v_count_next[0]_i_4/O
                         net (fo=1, routed)           0.521     7.316    vga/v_count_next[0]_i_4_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.332     7.648 r  vga/v_count_next[0]_i_2/O
                         net (fo=2, routed)           0.617     8.265    vga/v_count_next[0]_i_2_n_0
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.124     8.389 r  vga/v_count_next[9]_i_4/O
                         net (fo=9, routed)           0.975     9.364    vga/v_count_next[9]_i_4_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I3_O)        0.148     9.512 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     9.512    vga/v_count_next[8]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.352ns  (logic 1.323ns (30.403%)  route 3.029ns (69.597%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.615     5.136    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.916     6.471    vga/v_count_reg_reg[8]_0[6]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.324     6.795 r  vga/v_count_next[0]_i_4/O
                         net (fo=1, routed)           0.521     7.316    vga/v_count_next[0]_i_4_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.332     7.648 r  vga/v_count_next[0]_i_2/O
                         net (fo=2, routed)           0.617     8.265    vga/v_count_next[0]_i_2_n_0
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.124     8.389 r  vga/v_count_next[9]_i_4/O
                         net (fo=9, routed)           0.975     9.364    vga/v_count_next[9]_i_4_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     9.488 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     9.488    vga/v_count_next[7]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.289ns  (logic 1.323ns (30.844%)  route 2.966ns (69.156%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.615     5.136    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.916     6.471    vga/v_count_reg_reg[8]_0[6]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.324     6.795 r  vga/v_count_next[0]_i_4/O
                         net (fo=1, routed)           0.521     7.316    vga/v_count_next[0]_i_4_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.332     7.648 r  vga/v_count_next[0]_i_2/O
                         net (fo=2, routed)           0.617     8.265    vga/v_count_next[0]_i_2_n_0
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.124     8.389 r  vga/v_count_next[9]_i_4/O
                         net (fo=9, routed)           0.913     9.302    vga/v_count_next[9]_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.426 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     9.426    vga/v_count_next[9]_i_2_n_0
    SLICE_X5Y25          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.235ns  (logic 1.323ns (31.239%)  route 2.912ns (68.761%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.615     5.136    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.916     6.471    vga/v_count_reg_reg[8]_0[6]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.324     6.795 r  vga/v_count_next[0]_i_4/O
                         net (fo=1, routed)           0.521     7.316    vga/v_count_next[0]_i_4_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.332     7.648 r  vga/v_count_next[0]_i_2/O
                         net (fo=2, routed)           0.617     8.265    vga/v_count_next[0]_i_2_n_0
    SLICE_X5Y24          LUT2 (Prop_lut2_I0_O)        0.124     8.389 r  vga/v_count_next[9]_i_4/O
                         net (fo=9, routed)           0.859     9.247    vga/v_count_next[9]_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.371 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     9.371    vga/v_count_next[4]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.439%)  route 0.103ns (35.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.103     1.681    vga/Q[5]
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.045     1.726 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.726    vga/h_count_next_0[5]
    SLICE_X8Y26          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.101     1.705    vga/v_count_reg_reg[8]_0[4]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.750    vga/v_count_next[5]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.112     1.716    vga/v_count_reg_reg[8]_0[3]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.761 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.761    vga/v_count_next[4]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.135     1.739    vga/v_count_reg_reg[8]_0[2]
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga/v_count_next[2]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.189ns (58.403%)  route 0.135ns (41.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.135     1.739    vga/v_count_reg_reg[8]_0[2]
    SLICE_X6Y24          LUT5 (Prop_lut5_I4_O)        0.048     1.787 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga/v_count_next[3]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.209ns (55.511%)  route 0.168ns (44.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga/h_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.168     1.768    vga/Q[1]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    vga/h_count_next_0[4]
    SLICE_X10Y26         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.770%)  route 0.173ns (45.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.173     1.773    vga/Q[7]
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.045     1.818 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga/h_count_next_0[8]
    SLICE_X9Y25          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.213ns (55.239%)  route 0.173ns (44.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.173     1.773    vga/Q[7]
    SLICE_X9Y25          LUT5 (Prop_lut5_I2_O)        0.049     1.822 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga/h_count_next_0[9]
    SLICE_X9Y25          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.187ns (48.331%)  route 0.200ns (51.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.200     1.804    vga/v_count_reg_reg[8]_0[8]
    SLICE_X6Y25          LUT5 (Prop_lut5_I4_O)        0.046     1.850 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga/v_count_next[8]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.727%)  route 0.230ns (55.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[6]/Q
                         net (fo=6, routed)           0.230     1.808    vga/Q[6]
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga/h_count_next_0[6]
    SLICE_X10Y26         FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           391 Endpoints
Min Delay           391 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            tsg/cur_y_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.301ns  (logic 2.102ns (28.786%)  route 5.200ns (71.214%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_IBUF_inst/O
                         net (fo=25, routed)          2.111     3.565    tsg/db_up/up_IBUF
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     3.689 r  tsg/db_up/cur_y_reg[4]_i_10/O
                         net (fo=1, routed)           0.287     3.976    tsg/db_up/cur_y_reg[4]_i_10_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     4.100 r  tsg/db_up/cur_y_reg[4]_i_6/O
                         net (fo=1, routed)           0.575     4.675    tsg/db_up/cur_y_reg[4]_i_6_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.124     4.799 r  tsg/db_up/cur_y_reg[4]_i_3/O
                         net (fo=4, routed)           0.874     5.673    tsg/db_down/move_yu_tick
    SLICE_X3Y26          LUT5 (Prop_lut5_I3_O)        0.124     5.797 r  tsg/db_down/cur_y_reg[4]_i_4/O
                         net (fo=6, routed)           0.847     6.644    tsg/db_up/cur_y_next1__10
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.152     6.796 r  tsg/db_up/cur_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.506     7.301    tsg/cur_y_next[1]
    SLICE_X5Y26          FDPE                                         r  tsg/cur_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X5Y26          FDPE                                         r  tsg/cur_y_reg_reg[1]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 2.205ns (31.800%)  route 4.729ns (68.200%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 f  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 f  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 f  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           1.070     6.783    tsg/db_right/cur_x_next1__13
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.152     6.935 r  tsg/db_right/cur_x_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.935    tsg/cur_x_next[4]
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[4]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 2.177ns (31.420%)  route 4.752ns (68.580%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 r  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 r  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 r  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           0.419     6.132    tsg/db_left/cur_x_next1__13
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.673     6.930    tsg/db_left_n_4
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[1]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 2.177ns (31.420%)  route 4.752ns (68.580%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 r  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 r  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 r  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           0.419     6.132    tsg/db_left/cur_x_next1__13
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.673     6.930    tsg/db_left_n_4
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[2]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 2.177ns (31.420%)  route 4.752ns (68.580%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 r  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 r  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 r  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           0.419     6.132    tsg/db_left/cur_x_next1__13
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.673     6.930    tsg/db_left_n_4
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[3]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 2.177ns (31.420%)  route 4.752ns (68.580%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 r  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 r  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 r  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           0.419     6.132    tsg/db_left/cur_x_next1__13
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.673     6.930    tsg/db_left_n_4
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[4]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 2.177ns (31.420%)  route 4.752ns (68.580%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 r  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 r  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 r  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           0.419     6.132    tsg/db_left/cur_x_next1__13
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.673     6.930    tsg/db_left_n_4
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[5]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 2.177ns (31.420%)  route 4.752ns (68.580%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 r  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 r  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 r  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           0.419     6.132    tsg/db_left/cur_x_next1__13
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.256 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.673     6.930    tsg/db_left_n_4
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[6]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.907ns  (logic 2.177ns (31.524%)  route 4.729ns (68.476%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 f  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 f  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 f  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           1.070     6.783    tsg/db_right/cur_x_next1__13
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.124     6.907 r  tsg/db_right/cur_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.907    tsg/cur_x_next[2]
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[2]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            tsg/cur_x_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.903ns  (logic 2.205ns (31.945%)  route 4.698ns (68.055%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_IBUF_inst/O
                         net (fo=26, routed)          2.151     3.602    tsg/db_left/left_IBUF
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.152     3.754 r  tsg/db_left/cur_x_reg[6]_i_11/O
                         net (fo=1, routed)           0.578     4.332    tsg/db_left/cur_x_reg[6]_i_11_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.326     4.658 r  tsg/db_left/cur_x_reg[6]_i_7/O
                         net (fo=1, routed)           0.931     5.589    tsg/db_left/cur_x_reg[6]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.713 r  tsg/db_left/cur_x_reg[6]_i_3/O
                         net (fo=8, routed)           1.038     6.751    tsg/db_left/cur_x_next1__13
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.152     6.903 r  tsg/db_left/cur_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.903    tsg/cur_x_next[3]
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502     4.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  tsg/cur_x_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.114     0.242    vga/h_count_next[9]
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.821     1.948    vga/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.117     0.245    vga/h_count_next[1]
    SLICE_X10Y25         FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next[0]
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.975    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.122     0.263    vga/v_count_next[1]
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.975    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    vga/h_count_next[0]
    SLICE_X9Y24          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.137     0.278    vga/h_count_next[8]
    SLICE_X9Y24          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga/h_count_next[5]
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.821     1.948    vga/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.180     0.308    vga/v_count_next[6]
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.975    vga/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dp_ram/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.827%)  route 0.182ns (55.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/data_in_reg[7]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uartMyKeyboardToMyBasys/data_in_reg[7]/Q
                         net (fo=2, routed)           0.182     0.330    tsg/dp_ram/ram_reg_0[7]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.866     1.994    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.472%)  route 0.167ns (50.528%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.167     0.331    vga/v_count_next[5]
    SLICE_X7Y24          FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.975    vga/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  vga/v_count_reg_reg[5]/C





