{
  "module_name": "evergreend.h",
  "hash_id": "d1f8c493b8c56e1e25a9accd2aa16b25c98440d71c113502e8637c8bdeb7b590",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/evergreend.h",
  "human_readable_source": " \n#ifndef EVERGREEND_H\n#define EVERGREEND_H\n\n#define EVERGREEN_MAX_SH_GPRS           256\n#define EVERGREEN_MAX_TEMP_GPRS         16\n#define EVERGREEN_MAX_SH_THREADS        256\n#define EVERGREEN_MAX_SH_STACK_ENTRIES  4096\n#define EVERGREEN_MAX_FRC_EOV_CNT       16384\n#define EVERGREEN_MAX_BACKENDS          8\n#define EVERGREEN_MAX_BACKENDS_MASK     0xFF\n#define EVERGREEN_MAX_SIMDS             16\n#define EVERGREEN_MAX_SIMDS_MASK        0xFFFF\n#define EVERGREEN_MAX_PIPES             8\n#define EVERGREEN_MAX_PIPES_MASK        0xFF\n#define EVERGREEN_MAX_LDS_NUM           0xFFFF\n\n#define CYPRESS_GB_ADDR_CONFIG_GOLDEN        0x02011003\n#define BARTS_GB_ADDR_CONFIG_GOLDEN          0x02011003\n#define CAYMAN_GB_ADDR_CONFIG_GOLDEN         0x02011003\n#define JUNIPER_GB_ADDR_CONFIG_GOLDEN        0x02010002\n#define REDWOOD_GB_ADDR_CONFIG_GOLDEN        0x02010002\n#define TURKS_GB_ADDR_CONFIG_GOLDEN          0x02010002\n#define CEDAR_GB_ADDR_CONFIG_GOLDEN          0x02010001\n#define CAICOS_GB_ADDR_CONFIG_GOLDEN         0x02010001\n#define SUMO_GB_ADDR_CONFIG_GOLDEN           0x02010002\n#define SUMO2_GB_ADDR_CONFIG_GOLDEN          0x02010002\n\n \n#define\tSMC_MSG\t\t\t\t\t\t0x20c\n#define\t\tHOST_SMC_MSG(x)\t\t\t\t((x) << 0)\n#define\t\tHOST_SMC_MSG_MASK\t\t\t(0xff << 0)\n#define\t\tHOST_SMC_MSG_SHIFT\t\t\t0\n#define\t\tHOST_SMC_RESP(x)\t\t\t((x) << 8)\n#define\t\tHOST_SMC_RESP_MASK\t\t\t(0xff << 8)\n#define\t\tHOST_SMC_RESP_SHIFT\t\t\t8\n#define\t\tSMC_HOST_MSG(x)\t\t\t\t((x) << 16)\n#define\t\tSMC_HOST_MSG_MASK\t\t\t(0xff << 16)\n#define\t\tSMC_HOST_MSG_SHIFT\t\t\t16\n#define\t\tSMC_HOST_RESP(x)\t\t\t((x) << 24)\n#define\t\tSMC_HOST_RESP_MASK\t\t\t(0xff << 24)\n#define\t\tSMC_HOST_RESP_SHIFT\t\t\t24\n\n#define DCCG_DISP_SLOW_SELECT_REG                       0x4fc\n#define\t\tDCCG_DISP1_SLOW_SELECT(x)\t\t((x) << 0)\n#define\t\tDCCG_DISP1_SLOW_SELECT_MASK\t\t(7 << 0)\n#define\t\tDCCG_DISP1_SLOW_SELECT_SHIFT\t\t0\n#define\t\tDCCG_DISP2_SLOW_SELECT(x)\t\t((x) << 4)\n#define\t\tDCCG_DISP2_SLOW_SELECT_MASK\t\t(7 << 4)\n#define\t\tDCCG_DISP2_SLOW_SELECT_SHIFT\t\t4\n\n#define\tCG_SPLL_FUNC_CNTL\t\t\t\t0x600\n#define\t\tSPLL_RESET\t\t\t\t(1 << 0)\n#define\t\tSPLL_SLEEP\t\t\t\t(1 << 1)\n#define\t\tSPLL_BYPASS_EN\t\t\t\t(1 << 3)\n#define\t\tSPLL_REF_DIV(x)\t\t\t\t((x) << 4)\n#define\t\tSPLL_REF_DIV_MASK\t\t\t(0x3f << 4)\n#define\t\tSPLL_PDIV_A(x)\t\t\t\t((x) << 20)\n#define\t\tSPLL_PDIV_A_MASK\t\t\t(0x7f << 20)\n#define\tCG_SPLL_FUNC_CNTL_2\t\t\t\t0x604\n#define\t\tSCLK_MUX_SEL(x)\t\t\t\t((x) << 0)\n#define\t\tSCLK_MUX_SEL_MASK\t\t\t(0x1ff << 0)\n#define\t\tSCLK_MUX_UPDATE\t\t\t\t(1 << 26)\n#define\tCG_SPLL_FUNC_CNTL_3\t\t\t\t0x608\n#define\t\tSPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#define\t\tSPLL_FB_DIV_MASK\t\t\t(0x3ffffff << 0)\n#define\t\tSPLL_DITHEN\t\t\t\t(1 << 28)\n#define\tCG_SPLL_STATUS\t\t\t\t\t0x60c\n#define\t\tSPLL_CHG_STATUS\t\t\t\t(1 << 1)\n\n#define MPLL_CNTL_MODE                                  0x61c\n#       define MPLL_MCLK_SEL                            (1 << 11)\n#       define SS_SSEN                                  (1 << 24)\n#       define SS_DSMODE_EN                             (1 << 25)\n\n#define\tMPLL_AD_FUNC_CNTL\t\t\t\t0x624\n#define\t\tCLKF(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKF_MASK\t\t\t\t(0x7f << 0)\n#define\t\tCLKR(x)\t\t\t\t\t((x) << 7)\n#define\t\tCLKR_MASK\t\t\t\t(0x1f << 7)\n#define\t\tCLKFRAC(x)\t\t\t\t((x) << 12)\n#define\t\tCLKFRAC_MASK\t\t\t\t(0x1f << 12)\n#define\t\tYCLK_POST_DIV(x)\t\t\t((x) << 17)\n#define\t\tYCLK_POST_DIV_MASK\t\t\t(3 << 17)\n#define\t\tIBIAS(x)\t\t\t\t((x) << 20)\n#define\t\tIBIAS_MASK\t\t\t\t(0x3ff << 20)\n#define\t\tRESET\t\t\t\t\t(1 << 30)\n#define\t\tPDNB\t\t\t\t\t(1 << 31)\n#define\tMPLL_AD_FUNC_CNTL_2\t\t\t\t0x628\n#define\t\tBYPASS\t\t\t\t\t(1 << 19)\n#define\t\tBIAS_GEN_PDNB\t\t\t\t(1 << 24)\n#define\t\tRESET_EN\t\t\t\t(1 << 25)\n#define\t\tVCO_MODE\t\t\t\t(1 << 29)\n#define\tMPLL_DQ_FUNC_CNTL\t\t\t\t0x62c\n#define\tMPLL_DQ_FUNC_CNTL_2\t\t\t\t0x630\n\n#define GENERAL_PWRMGT                                  0x63c\n#       define GLOBAL_PWRMGT_EN                         (1 << 0)\n#       define STATIC_PM_EN                             (1 << 1)\n#       define THERMAL_PROTECTION_DIS                   (1 << 2)\n#       define THERMAL_PROTECTION_TYPE                  (1 << 3)\n#       define ENABLE_GEN2PCIE                          (1 << 4)\n#       define ENABLE_GEN2XSP                           (1 << 5)\n#       define SW_SMIO_INDEX(x)                         ((x) << 6)\n#       define SW_SMIO_INDEX_MASK                       (3 << 6)\n#       define SW_SMIO_INDEX_SHIFT                      6\n#       define LOW_VOLT_D2_ACPI                         (1 << 8)\n#       define LOW_VOLT_D3_ACPI                         (1 << 9)\n#       define VOLT_PWRMGT_EN                           (1 << 10)\n#       define BACKBIAS_PAD_EN                          (1 << 18)\n#       define BACKBIAS_VALUE                           (1 << 19)\n#       define DYN_SPREAD_SPECTRUM_EN                   (1 << 23)\n#       define AC_DC_SW                                 (1 << 24)\n\n#define SCLK_PWRMGT_CNTL                                  0x644\n#       define SCLK_PWRMGT_OFF                            (1 << 0)\n#       define SCLK_LOW_D1                                (1 << 1)\n#       define FIR_RESET                                  (1 << 4)\n#       define FIR_FORCE_TREND_SEL                        (1 << 5)\n#       define FIR_TREND_MODE                             (1 << 6)\n#       define DYN_GFX_CLK_OFF_EN                         (1 << 7)\n#       define GFX_CLK_FORCE_ON                           (1 << 8)\n#       define GFX_CLK_REQUEST_OFF                        (1 << 9)\n#       define GFX_CLK_FORCE_OFF                          (1 << 10)\n#       define GFX_CLK_OFF_ACPI_D1                        (1 << 11)\n#       define GFX_CLK_OFF_ACPI_D2                        (1 << 12)\n#       define GFX_CLK_OFF_ACPI_D3                        (1 << 13)\n#       define DYN_LIGHT_SLEEP_EN                         (1 << 14)\n#define\tMCLK_PWRMGT_CNTL\t\t\t\t0x648\n#       define DLL_SPEED(x)\t\t\t\t((x) << 0)\n#       define DLL_SPEED_MASK\t\t\t\t(0x1f << 0)\n#       define MPLL_PWRMGT_OFF                          (1 << 5)\n#       define DLL_READY                                (1 << 6)\n#       define MC_INT_CNTL                              (1 << 7)\n#       define MRDCKA0_PDNB                             (1 << 8)\n#       define MRDCKA1_PDNB                             (1 << 9)\n#       define MRDCKB0_PDNB                             (1 << 10)\n#       define MRDCKB1_PDNB                             (1 << 11)\n#       define MRDCKC0_PDNB                             (1 << 12)\n#       define MRDCKC1_PDNB                             (1 << 13)\n#       define MRDCKD0_PDNB                             (1 << 14)\n#       define MRDCKD1_PDNB                             (1 << 15)\n#       define MRDCKA0_RESET                            (1 << 16)\n#       define MRDCKA1_RESET                            (1 << 17)\n#       define MRDCKB0_RESET                            (1 << 18)\n#       define MRDCKB1_RESET                            (1 << 19)\n#       define MRDCKC0_RESET                            (1 << 20)\n#       define MRDCKC1_RESET                            (1 << 21)\n#       define MRDCKD0_RESET                            (1 << 22)\n#       define MRDCKD1_RESET                            (1 << 23)\n#       define DLL_READY_READ                           (1 << 24)\n#       define USE_DISPLAY_GAP                          (1 << 25)\n#       define USE_DISPLAY_URGENT_NORMAL                (1 << 26)\n#       define MPLL_TURNOFF_D2                          (1 << 28)\n#define\tDLL_CNTL\t\t\t\t\t0x64c\n#       define MRDCKA0_BYPASS                           (1 << 24)\n#       define MRDCKA1_BYPASS                           (1 << 25)\n#       define MRDCKB0_BYPASS                           (1 << 26)\n#       define MRDCKB1_BYPASS                           (1 << 27)\n#       define MRDCKC0_BYPASS                           (1 << 28)\n#       define MRDCKC1_BYPASS                           (1 << 29)\n#       define MRDCKD0_BYPASS                           (1 << 30)\n#       define MRDCKD1_BYPASS                           (1 << 31)\n\n#define CG_AT                                           0x6d4\n#       define CG_R(x)\t\t\t\t\t((x) << 0)\n#       define CG_R_MASK\t\t\t\t(0xffff << 0)\n#       define CG_L(x)\t\t\t\t\t((x) << 16)\n#       define CG_L_MASK\t\t\t\t(0xffff << 16)\n\n#define CG_DISPLAY_GAP_CNTL                               0x714\n#       define DISP1_GAP(x)                               ((x) << 0)\n#       define DISP1_GAP_MASK                             (3 << 0)\n#       define DISP2_GAP(x)                               ((x) << 2)\n#       define DISP2_GAP_MASK                             (3 << 2)\n#       define VBI_TIMER_COUNT(x)                         ((x) << 4)\n#       define VBI_TIMER_COUNT_MASK                       (0x3fff << 4)\n#       define VBI_TIMER_UNIT(x)                          ((x) << 20)\n#       define VBI_TIMER_UNIT_MASK                        (7 << 20)\n#       define DISP1_GAP_MCHG(x)                          ((x) << 24)\n#       define DISP1_GAP_MCHG_MASK                        (3 << 24)\n#       define DISP2_GAP_MCHG(x)                          ((x) << 26)\n#       define DISP2_GAP_MCHG_MASK                        (3 << 26)\n\n#define\tCG_BIF_REQ_AND_RSP\t\t\t\t0x7f4\n#define\t\tCG_CLIENT_REQ(x)\t\t\t((x) << 0)\n#define\t\tCG_CLIENT_REQ_MASK\t\t\t(0xff << 0)\n#define\t\tCG_CLIENT_REQ_SHIFT\t\t\t0\n#define\t\tCG_CLIENT_RESP(x)\t\t\t((x) << 8)\n#define\t\tCG_CLIENT_RESP_MASK\t\t\t(0xff << 8)\n#define\t\tCG_CLIENT_RESP_SHIFT\t\t\t8\n#define\t\tCLIENT_CG_REQ(x)\t\t\t((x) << 16)\n#define\t\tCLIENT_CG_REQ_MASK\t\t\t(0xff << 16)\n#define\t\tCLIENT_CG_REQ_SHIFT\t\t\t16\n#define\t\tCLIENT_CG_RESP(x)\t\t\t((x) << 24)\n#define\t\tCLIENT_CG_RESP_MASK\t\t\t(0xff << 24)\n#define\t\tCLIENT_CG_RESP_SHIFT\t\t\t24\n\n#define\tCG_SPLL_SPREAD_SPECTRUM\t\t\t\t0x790\n#define\t\tSSEN\t\t\t\t\t(1 << 0)\n#define\tCG_SPLL_SPREAD_SPECTRUM_2\t\t\t0x794\n\n#define\tMPLL_SS1\t\t\t\t\t0x85c\n#define\t\tCLKV(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKV_MASK\t\t\t\t(0x3ffffff << 0)\n#define\tMPLL_SS2\t\t\t\t\t0x860\n#define\t\tCLKS(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKS_MASK\t\t\t\t(0xfff << 0)\n\n#define\tCG_IND_ADDR\t\t\t\t\t0x8f8\n#define\tCG_IND_DATA\t\t\t\t\t0x8fc\n \n#define\tCG_CGTT_LOCAL_0\t\t\t\t\t0x00\n#define\tCG_CGTT_LOCAL_1\t\t\t\t\t0x01\n#define\tCG_CGTT_LOCAL_2\t\t\t\t\t0x02\n#define\tCG_CGTT_LOCAL_3\t\t\t\t\t0x03\n#define\tCG_CGLS_TILE_0\t\t\t\t\t0x20\n#define\tCG_CGLS_TILE_1\t\t\t\t\t0x21\n#define\tCG_CGLS_TILE_2\t\t\t\t\t0x22\n#define\tCG_CGLS_TILE_3\t\t\t\t\t0x23\n#define\tCG_CGLS_TILE_4\t\t\t\t\t0x24\n#define\tCG_CGLS_TILE_5\t\t\t\t\t0x25\n#define\tCG_CGLS_TILE_6\t\t\t\t\t0x26\n#define\tCG_CGLS_TILE_7\t\t\t\t\t0x27\n#define\tCG_CGLS_TILE_8\t\t\t\t\t0x28\n#define\tCG_CGLS_TILE_9\t\t\t\t\t0x29\n#define\tCG_CGLS_TILE_10\t\t\t\t\t0x2a\n#define\tCG_CGLS_TILE_11\t\t\t\t\t0x2b\n\n#define VM_L2_CG                                        0x15c0\n\n#define MC_CONFIG                                       0x2000\n\n#define MC_CONFIG_MCD                                   0x20a0\n#define MC_CG_CONFIG_MCD                                0x20a4\n#define\t\tMC_RD_ENABLE_MCD(x)\t\t\t((x) << 8)\n#define\t\tMC_RD_ENABLE_MCD_MASK\t\t\t(7 << 8)\n\n#define MC_HUB_MISC_HUB_CG                              0x20b8\n#define MC_HUB_MISC_VM_CG                               0x20bc\n#define MC_HUB_MISC_SIP_CG                              0x20c0\n\n#define MC_XPB_CLK_GAT                                  0x2478\n\n#define MC_CG_CONFIG                                    0x25bc\n#define\t\tMC_RD_ENABLE(x)\t\t\t\t((x) << 4)\n#define\t\tMC_RD_ENABLE_MASK\t\t\t(3 << 4)\n\n#define MC_CITF_MISC_RD_CG                              0x2648\n#define MC_CITF_MISC_WR_CG                              0x264c\n#define MC_CITF_MISC_VM_CG                              0x2650\n#       define MEM_LS_ENABLE                            (1 << 19)\n\n#define MC_ARB_BURST_TIME                               0x2808\n#define\t\tSTATE0(x)\t\t\t\t((x) << 0)\n#define\t\tSTATE0_MASK\t\t\t\t(0x1f << 0)\n#define\t\tSTATE1(x)\t\t\t\t((x) << 5)\n#define\t\tSTATE1_MASK\t\t\t\t(0x1f << 5)\n#define\t\tSTATE2(x)\t\t\t\t((x) << 10)\n#define\t\tSTATE2_MASK\t\t\t\t(0x1f << 10)\n#define\t\tSTATE3(x)\t\t\t\t((x) << 15)\n#define\t\tSTATE3_MASK\t\t\t\t(0x1f << 15)\n\n#define MC_SEQ_RAS_TIMING                               0x28a0\n#define MC_SEQ_CAS_TIMING                               0x28a4\n#define MC_SEQ_MISC_TIMING                              0x28a8\n#define MC_SEQ_MISC_TIMING2                             0x28ac\n\n#define MC_SEQ_RD_CTL_D0                                0x28b4\n#define MC_SEQ_RD_CTL_D1                                0x28b8\n#define MC_SEQ_WR_CTL_D0                                0x28bc\n#define MC_SEQ_WR_CTL_D1                                0x28c0\n\n#define MC_SEQ_STATUS_M                                 0x29f4\n#       define PMG_PWRSTATE                             (1 << 16)\n\n#define MC_SEQ_MISC1                                    0x2a04\n#define MC_SEQ_RESERVE_M                                0x2a08\n#define MC_PMG_CMD_EMRS                                 0x2a0c\n\n#define MC_SEQ_MISC3                                    0x2a2c\n\n#define MC_SEQ_MISC5                                    0x2a54\n#define MC_SEQ_MISC6                                    0x2a58\n\n#define MC_SEQ_MISC7                                    0x2a64\n\n#define MC_SEQ_CG                                       0x2a68\n#define\t\tCG_SEQ_REQ(x)\t\t\t\t((x) << 0)\n#define\t\tCG_SEQ_REQ_MASK\t\t\t\t(0xff << 0)\n#define\t\tCG_SEQ_REQ_SHIFT\t\t\t0\n#define\t\tCG_SEQ_RESP(x)\t\t\t\t((x) << 8)\n#define\t\tCG_SEQ_RESP_MASK\t\t\t(0xff << 8)\n#define\t\tCG_SEQ_RESP_SHIFT\t\t\t8\n#define\t\tSEQ_CG_REQ(x)\t\t\t\t((x) << 16)\n#define\t\tSEQ_CG_REQ_MASK\t\t\t\t(0xff << 16)\n#define\t\tSEQ_CG_REQ_SHIFT\t\t\t16\n#define\t\tSEQ_CG_RESP(x)\t\t\t\t((x) << 24)\n#define\t\tSEQ_CG_RESP_MASK\t\t\t(0xff << 24)\n#define\t\tSEQ_CG_RESP_SHIFT\t\t\t24\n#define MC_SEQ_RAS_TIMING_LP                            0x2a6c\n#define MC_SEQ_CAS_TIMING_LP                            0x2a70\n#define MC_SEQ_MISC_TIMING_LP                           0x2a74\n#define MC_SEQ_MISC_TIMING2_LP                          0x2a78\n#define MC_SEQ_WR_CTL_D0_LP                             0x2a7c\n#define MC_SEQ_WR_CTL_D1_LP                             0x2a80\n#define MC_SEQ_PMG_CMD_EMRS_LP                          0x2a84\n#define MC_SEQ_PMG_CMD_MRS_LP                           0x2a88\n\n#define MC_PMG_CMD_MRS                                  0x2aac\n\n#define MC_SEQ_RD_CTL_D0_LP                             0x2b1c\n#define MC_SEQ_RD_CTL_D1_LP                             0x2b20\n\n#define MC_PMG_CMD_MRS1                                 0x2b44\n#define MC_SEQ_PMG_CMD_MRS1_LP                          0x2b48\n\n#define CGTS_SM_CTRL_REG                                0x9150\n\n \n\n#define RCU_IND_INDEX           \t\t\t0x100\n#define RCU_IND_DATA            \t\t\t0x104\n\n \n#define CG_UPLL_FUNC_CNTL\t\t\t\t0x718\n#\tdefine UPLL_RESET_MASK\t\t\t\t0x00000001\n#\tdefine UPLL_SLEEP_MASK\t\t\t\t0x00000002\n#\tdefine UPLL_BYPASS_EN_MASK\t\t\t0x00000004\n#\tdefine UPLL_CTLREQ_MASK\t\t\t\t0x00000008\n#\tdefine UPLL_REF_DIV_MASK\t\t\t0x003F0000\n#\tdefine UPLL_VCO_MODE_MASK\t\t\t0x00000200\n#\tdefine UPLL_CTLACK_MASK\t\t\t\t0x40000000\n#\tdefine UPLL_CTLACK2_MASK\t\t\t0x80000000\n#define CG_UPLL_FUNC_CNTL_2\t\t\t\t0x71c\n#\tdefine UPLL_PDIV_A(x)\t\t\t\t((x) << 0)\n#\tdefine UPLL_PDIV_A_MASK\t\t\t\t0x0000007F\n#\tdefine UPLL_PDIV_B(x)\t\t\t\t((x) << 8)\n#\tdefine UPLL_PDIV_B_MASK\t\t\t\t0x00007F00\n#\tdefine VCLK_SRC_SEL(x)\t\t\t\t((x) << 20)\n#\tdefine VCLK_SRC_SEL_MASK\t\t\t0x01F00000\n#\tdefine DCLK_SRC_SEL(x)\t\t\t\t((x) << 25)\n#\tdefine DCLK_SRC_SEL_MASK\t\t\t0x3E000000\n#define CG_UPLL_FUNC_CNTL_3\t\t\t\t0x720\n#\tdefine UPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#\tdefine UPLL_FB_DIV_MASK\t\t\t\t0x01FFFFFF\n#define CG_UPLL_FUNC_CNTL_4\t\t\t\t0x854\n#\tdefine UPLL_SPARE_ISPARE9\t\t\t0x00020000\n#define CG_UPLL_SPREAD_SPECTRUM\t\t\t\t0x79c\n#\tdefine SSEN_MASK\t\t\t\t0x00000001\n\n \n#define CG_DCLK_CNTL                                    0x610\n#       define DCLK_DIVIDER_MASK                        0x7f\n#       define DCLK_DIR_CNTL_EN                         (1 << 8)\n#define CG_DCLK_STATUS                                  0x614\n#       define DCLK_STATUS                              (1 << 0)\n#define CG_VCLK_CNTL                                    0x618\n#define CG_VCLK_STATUS                                  0x61c\n#define\tCG_SCRATCH1\t\t\t\t\t0x820\n\n#define RLC_CNTL                                        0x3f00\n#       define RLC_ENABLE                               (1 << 0)\n#       define GFX_POWER_GATING_ENABLE                  (1 << 7)\n#       define GFX_POWER_GATING_SRC                     (1 << 8)\n#       define DYN_PER_SIMD_PG_ENABLE                   (1 << 27)\n#       define LB_CNT_SPIM_ACTIVE                       (1 << 30)\n#       define LOAD_BALANCE_ENABLE                      (1 << 31)\n\n#define RLC_HB_BASE                                       0x3f10\n#define RLC_HB_CNTL                                       0x3f0c\n#define RLC_HB_RPTR                                       0x3f20\n#define RLC_HB_WPTR                                       0x3f1c\n#define RLC_HB_WPTR_LSB_ADDR                              0x3f14\n#define RLC_HB_WPTR_MSB_ADDR                              0x3f18\n#define RLC_MC_CNTL                                       0x3f44\n#define RLC_UCODE_CNTL                                    0x3f48\n#define RLC_UCODE_ADDR                                    0x3f2c\n#define RLC_UCODE_DATA                                    0x3f30\n\n \n#define TN_RLC_SAVE_AND_RESTORE_BASE                      0x3f10\n#define TN_RLC_LB_CNTR_MAX                                0x3f14\n#define TN_RLC_LB_CNTR_INIT                               0x3f18\n#define TN_RLC_CLEAR_STATE_RESTORE_BASE                   0x3f20\n#define TN_RLC_LB_INIT_SIMD_MASK                          0x3fe4\n#define TN_RLC_LB_ALWAYS_ACTIVE_SIMD_MASK                 0x3fe8\n#define TN_RLC_LB_PARAMS                                  0x3fec\n\n#define GRBM_GFX_INDEX          \t\t\t0x802C\n#define\t\tINSTANCE_INDEX(x)\t\t\t((x) << 0)\n#define\t\tSE_INDEX(x)     \t\t\t((x) << 16)\n#define\t\tINSTANCE_BROADCAST_WRITES      \t\t(1 << 30)\n#define\t\tSE_BROADCAST_WRITES      \t\t(1 << 31)\n#define RLC_GFX_INDEX           \t\t\t0x3fC4\n#define CC_GC_SHADER_PIPE_CONFIG\t\t\t0x8950\n#define\t\tWRITE_DIS      \t\t\t\t(1 << 0)\n#define CC_RB_BACKEND_DISABLE\t\t\t\t0x98F4\n#define\t\tBACKEND_DISABLE(x)     \t\t\t((x) << 16)\n#define GB_ADDR_CONFIG  \t\t\t\t0x98F8\n#define\t\tNUM_PIPES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_PIPES_MASK\t\t\t\t0x0000000f\n#define\t\tPIPE_INTERLEAVE_SIZE(x)\t\t\t((x) << 4)\n#define\t\tBANK_INTERLEAVE_SIZE(x)\t\t\t((x) << 8)\n#define\t\tNUM_SHADER_ENGINES(x)\t\t\t((x) << 12)\n#define\t\tSHADER_ENGINE_TILE_SIZE(x)     \t\t((x) << 16)\n#define\t\tNUM_GPUS(x)     \t\t\t((x) << 20)\n#define\t\tMULTI_GPU_TILE_SIZE(x)     \t\t((x) << 24)\n#define\t\tROW_SIZE(x)             \t\t((x) << 28)\n#define GB_BACKEND_MAP  \t\t\t\t0x98FC\n#define DMIF_ADDR_CONFIG  \t\t\t\t0xBD4\n#define HDP_ADDR_CONFIG  \t\t\t\t0x2F48\n#define HDP_MISC_CNTL  \t\t\t\t\t0x2F4C\n#define\t\tHDP_FLUSH_INVALIDATE_CACHE      \t(1 << 0)\n\n#define\tCC_SYS_RB_BACKEND_DISABLE\t\t\t0x3F88\n#define\tGC_USER_RB_BACKEND_DISABLE\t\t\t0x9B7C\n\n#define\tCGTS_SYS_TCC_DISABLE\t\t\t\t0x3F90\n#define\tCGTS_TCC_DISABLE\t\t\t\t0x9148\n#define\tCGTS_USER_SYS_TCC_DISABLE\t\t\t0x3F94\n#define\tCGTS_USER_TCC_DISABLE\t\t\t\t0x914C\n\n#define\tCONFIG_MEMSIZE\t\t\t\t\t0x5428\n\n#define\tBIF_FB_EN\t\t\t\t\t\t0x5490\n#define\t\tFB_READ_EN\t\t\t\t\t(1 << 0)\n#define\t\tFB_WRITE_EN\t\t\t\t\t(1 << 1)\n\n#define\tCP_STRMOUT_CNTL\t\t\t\t\t0x84FC\n\n#define\tCP_COHER_CNTL\t\t\t\t\t0x85F0\n#define\tCP_COHER_SIZE\t\t\t\t\t0x85F4\n#define\tCP_COHER_BASE\t\t\t\t\t0x85F8\n#define\tCP_STALLED_STAT1\t\t\t0x8674\n#define\tCP_STALLED_STAT2\t\t\t0x8678\n#define\tCP_BUSY_STAT\t\t\t\t0x867C\n#define\tCP_STAT\t\t\t\t\t\t0x8680\n#define CP_ME_CNTL\t\t\t\t\t0x86D8\n#define\t\tCP_ME_HALT\t\t\t\t\t(1 << 28)\n#define\t\tCP_PFP_HALT\t\t\t\t\t(1 << 26)\n#define\tCP_ME_RAM_DATA\t\t\t\t\t0xC160\n#define\tCP_ME_RAM_RADDR\t\t\t\t\t0xC158\n#define\tCP_ME_RAM_WADDR\t\t\t\t\t0xC15C\n#define CP_MEQ_THRESHOLDS\t\t\t\t0x8764\n#define\t\tSTQ_SPLIT(x)\t\t\t\t\t((x) << 0)\n#define\tCP_PERFMON_CNTL\t\t\t\t\t0x87FC\n#define\tCP_PFP_UCODE_ADDR\t\t\t\t0xC150\n#define\tCP_PFP_UCODE_DATA\t\t\t\t0xC154\n#define\tCP_QUEUE_THRESHOLDS\t\t\t\t0x8760\n#define\t\tROQ_IB1_START(x)\t\t\t\t((x) << 0)\n#define\t\tROQ_IB2_START(x)\t\t\t\t((x) << 8)\n#define\tCP_RB_BASE\t\t\t\t\t0xC100\n#define\tCP_RB_CNTL\t\t\t\t\t0xC104\n#define\t\tRB_BUFSZ(x)\t\t\t\t\t((x) << 0)\n#define\t\tRB_BLKSZ(x)\t\t\t\t\t((x) << 8)\n#define\t\tRB_NO_UPDATE\t\t\t\t\t(1 << 27)\n#define\t\tRB_RPTR_WR_ENA\t\t\t\t\t(1 << 31)\n#define\t\tBUF_SWAP_32BIT\t\t\t\t\t(2 << 16)\n#define\tCP_RB_RPTR\t\t\t\t\t0x8700\n#define\tCP_RB_RPTR_ADDR\t\t\t\t\t0xC10C\n#define\t\tRB_RPTR_SWAP(x)\t\t\t\t\t((x) << 0)\n#define\tCP_RB_RPTR_ADDR_HI\t\t\t\t0xC110\n#define\tCP_RB_RPTR_WR\t\t\t\t\t0xC108\n#define\tCP_RB_WPTR\t\t\t\t\t0xC114\n#define\tCP_RB_WPTR_ADDR\t\t\t\t\t0xC118\n#define\tCP_RB_WPTR_ADDR_HI\t\t\t\t0xC11C\n#define\tCP_RB_WPTR_DELAY\t\t\t\t0x8704\n#define\tCP_SEM_WAIT_TIMER\t\t\t\t0x85BC\n#define\tCP_SEM_INCOMPLETE_TIMER_CNTL\t\t\t0x85C8\n#define\tCP_DEBUG\t\t\t\t\t0xC1FC\n\n \n#define DCCG_AUDIO_DTO_SOURCE             0x05ac\n#       define DCCG_AUDIO_DTO0_SOURCE_SEL(x) ((x) << 0)  \n#       define DCCG_AUDIO_DTO_SEL         (1 << 4)  \n\n#define DCCG_AUDIO_DTO0_PHASE             0x05b0\n#define DCCG_AUDIO_DTO0_MODULE            0x05b4\n#define DCCG_AUDIO_DTO0_LOAD              0x05b8\n#define DCCG_AUDIO_DTO0_CNTL              0x05bc\n#       define DCCG_AUDIO_DTO_WALLCLOCK_RATIO(x) (((x) & 7) << 0)\n#       define DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK 7\n#       define DCCG_AUDIO_DTO_WALLCLOCK_RATIO_SHIFT 0\n\n#define DCCG_AUDIO_DTO1_PHASE             0x05c0\n#define DCCG_AUDIO_DTO1_MODULE            0x05c4\n#define DCCG_AUDIO_DTO1_LOAD              0x05c8\n#define DCCG_AUDIO_DTO1_CNTL              0x05cc\n#       define DCCG_AUDIO_DTO1_USE_512FBR_DTO (1 << 3)\n\n#define DCE41_DENTIST_DISPCLK_CNTL\t\t\t0x049c\n#       define DENTIST_DPREFCLK_WDIVIDER(x)\t\t(((x) & 0x7f) << 24)\n#       define DENTIST_DPREFCLK_WDIVIDER_MASK\t\t(0x7f << 24)\n#       define DENTIST_DPREFCLK_WDIVIDER_SHIFT\t\t24\n\n \n#define HDMI_CONTROL                         0x7030\n#       define HDMI_KEEPOUT_MODE             (1 << 0)\n#       define HDMI_PACKET_GEN_VERSION       (1 << 4)  \n#       define HDMI_ERROR_ACK                (1 << 8)\n#       define HDMI_ERROR_MASK               (1 << 9)\n#       define HDMI_DEEP_COLOR_ENABLE        (1 << 24)\n#       define HDMI_DEEP_COLOR_DEPTH(x)      (((x) & 3) << 28)\n#       define HDMI_24BIT_DEEP_COLOR         0\n#       define HDMI_30BIT_DEEP_COLOR         1\n#       define HDMI_36BIT_DEEP_COLOR         2\n#       define HDMI_DEEP_COLOR_DEPTH_MASK    (3 << 28)\n#define HDMI_STATUS                          0x7034\n#       define HDMI_ACTIVE_AVMUTE            (1 << 0)\n#       define HDMI_AUDIO_PACKET_ERROR       (1 << 16)\n#       define HDMI_VBI_PACKET_ERROR         (1 << 20)\n#define HDMI_AUDIO_PACKET_CONTROL            0x7038\n#       define HDMI_AUDIO_DELAY_EN(x)        (((x) & 3) << 4)\n#       define HDMI_AUDIO_PACKETS_PER_LINE(x)  (((x) & 0x1f) << 16)\n#define HDMI_ACR_PACKET_CONTROL              0x703c\n#       define HDMI_ACR_SEND                 (1 << 0)\n#       define HDMI_ACR_CONT                 (1 << 1)\n#       define HDMI_ACR_SELECT(x)            (((x) & 3) << 4)\n#       define HDMI_ACR_HW                   0\n#       define HDMI_ACR_32                   1\n#       define HDMI_ACR_44                   2\n#       define HDMI_ACR_48                   3\n#       define HDMI_ACR_SOURCE               (1 << 8)  \n#       define HDMI_ACR_AUTO_SEND            (1 << 12)\n#       define HDMI_ACR_N_MULTIPLE(x)        (((x) & 7) << 16)\n#       define HDMI_ACR_X1                   1\n#       define HDMI_ACR_X2                   2\n#       define HDMI_ACR_X4                   4\n#       define HDMI_ACR_AUDIO_PRIORITY       (1 << 31)\n#define HDMI_VBI_PACKET_CONTROL              0x7040\n#       define HDMI_NULL_SEND                (1 << 0)\n#       define HDMI_GC_SEND                  (1 << 4)\n#       define HDMI_GC_CONT                  (1 << 5)  \n#define HDMI_INFOFRAME_CONTROL0              0x7044\n#       define HDMI_AVI_INFO_SEND            (1 << 0)\n#       define HDMI_AVI_INFO_CONT            (1 << 1)\n#       define HDMI_AUDIO_INFO_SEND          (1 << 4)\n#       define HDMI_AUDIO_INFO_CONT          (1 << 5)\n#       define HDMI_MPEG_INFO_SEND           (1 << 8)\n#       define HDMI_MPEG_INFO_CONT           (1 << 9)\n#define HDMI_INFOFRAME_CONTROL1              0x7048\n#       define HDMI_AVI_INFO_LINE(x)         (((x) & 0x3f) << 0)\n#       define HDMI_AVI_INFO_LINE_MASK       (0x3f << 0)\n#       define HDMI_AUDIO_INFO_LINE(x)       (((x) & 0x3f) << 8)\n#       define HDMI_MPEG_INFO_LINE(x)        (((x) & 0x3f) << 16)\n#define HDMI_GENERIC_PACKET_CONTROL          0x704c\n#       define HDMI_GENERIC0_SEND            (1 << 0)\n#       define HDMI_GENERIC0_CONT            (1 << 1)\n#       define HDMI_GENERIC1_SEND            (1 << 4)\n#       define HDMI_GENERIC1_CONT            (1 << 5)\n#       define HDMI_GENERIC0_LINE(x)         (((x) & 0x3f) << 16)\n#       define HDMI_GENERIC1_LINE(x)         (((x) & 0x3f) << 24)\n#define HDMI_GC                              0x7058\n#       define HDMI_GC_AVMUTE                (1 << 0)\n#       define HDMI_GC_AVMUTE_CONT           (1 << 2)\n#define AFMT_AUDIO_PACKET_CONTROL2           0x705c\n#       define AFMT_AUDIO_LAYOUT_OVRD        (1 << 0)\n#       define AFMT_AUDIO_LAYOUT_SELECT      (1 << 1)\n#       define AFMT_60958_CS_SOURCE          (1 << 4)\n#       define AFMT_AUDIO_CHANNEL_ENABLE(x)  (((x) & 0xff) << 8)\n#       define AFMT_DP_AUDIO_STREAM_ID(x)    (((x) & 0xff) << 16)\n#define AFMT_AVI_INFO0                       0x7084\n#       define AFMT_AVI_INFO_CHECKSUM(x)     (((x) & 0xff) << 0)\n#       define AFMT_AVI_INFO_S(x)            (((x) & 3) << 8)\n#       define AFMT_AVI_INFO_B(x)            (((x) & 3) << 10)\n#       define AFMT_AVI_INFO_A(x)            (((x) & 1) << 12)\n#       define AFMT_AVI_INFO_Y(x)            (((x) & 3) << 13)\n#       define AFMT_AVI_INFO_Y_RGB           0\n#       define AFMT_AVI_INFO_Y_YCBCR422      1\n#       define AFMT_AVI_INFO_Y_YCBCR444      2\n#       define AFMT_AVI_INFO_Y_A_B_S(x)      (((x) & 0xff) << 8)\n#       define AFMT_AVI_INFO_R(x)            (((x) & 0xf) << 16)\n#       define AFMT_AVI_INFO_M(x)            (((x) & 0x3) << 20)\n#       define AFMT_AVI_INFO_C(x)            (((x) & 0x3) << 22)\n#       define AFMT_AVI_INFO_C_M_R(x)        (((x) & 0xff) << 16)\n#       define AFMT_AVI_INFO_SC(x)           (((x) & 0x3) << 24)\n#       define AFMT_AVI_INFO_Q(x)            (((x) & 0x3) << 26)\n#       define AFMT_AVI_INFO_EC(x)           (((x) & 0x3) << 28)\n#       define AFMT_AVI_INFO_ITC(x)          (((x) & 0x1) << 31)\n#       define AFMT_AVI_INFO_ITC_EC_Q_SC(x)  (((x) & 0xff) << 24)\n#define AFMT_AVI_INFO1                       0x7088\n#       define AFMT_AVI_INFO_VIC(x)          (((x) & 0x7f) << 0)  \n#       define AFMT_AVI_INFO_PR(x)           (((x) & 0xf) << 8)  \n#       define AFMT_AVI_INFO_CN(x)           (((x) & 0x3) << 12)\n#       define AFMT_AVI_INFO_YQ(x)           (((x) & 0x3) << 14)\n#       define AFMT_AVI_INFO_TOP(x)          (((x) & 0xffff) << 16)\n#define AFMT_AVI_INFO2                       0x708c\n#       define AFMT_AVI_INFO_BOTTOM(x)       (((x) & 0xffff) << 0)\n#       define AFMT_AVI_INFO_LEFT(x)         (((x) & 0xffff) << 16)\n#define AFMT_AVI_INFO3                       0x7090\n#       define AFMT_AVI_INFO_RIGHT(x)        (((x) & 0xffff) << 0)\n#       define AFMT_AVI_INFO_VERSION(x)      (((x) & 3) << 24)\n#define AFMT_MPEG_INFO0                      0x7094\n#       define AFMT_MPEG_INFO_CHECKSUM(x)    (((x) & 0xff) << 0)\n#       define AFMT_MPEG_INFO_MB0(x)         (((x) & 0xff) << 8)\n#       define AFMT_MPEG_INFO_MB1(x)         (((x) & 0xff) << 16)\n#       define AFMT_MPEG_INFO_MB2(x)         (((x) & 0xff) << 24)\n#define AFMT_MPEG_INFO1                      0x7098\n#       define AFMT_MPEG_INFO_MB3(x)         (((x) & 0xff) << 0)\n#       define AFMT_MPEG_INFO_MF(x)          (((x) & 3) << 8)\n#       define AFMT_MPEG_INFO_FR(x)          (((x) & 1) << 12)\n#define AFMT_GENERIC0_HDR                    0x709c\n#define AFMT_GENERIC0_0                      0x70a0\n#define AFMT_GENERIC0_1                      0x70a4\n#define AFMT_GENERIC0_2                      0x70a8\n#define AFMT_GENERIC0_3                      0x70ac\n#define AFMT_GENERIC0_4                      0x70b0\n#define AFMT_GENERIC0_5                      0x70b4\n#define AFMT_GENERIC0_6                      0x70b8\n#define AFMT_GENERIC1_HDR                    0x70bc\n#define AFMT_GENERIC1_0                      0x70c0\n#define AFMT_GENERIC1_1                      0x70c4\n#define AFMT_GENERIC1_2                      0x70c8\n#define AFMT_GENERIC1_3                      0x70cc\n#define AFMT_GENERIC1_4                      0x70d0\n#define AFMT_GENERIC1_5                      0x70d4\n#define AFMT_GENERIC1_6                      0x70d8\n#define HDMI_ACR_32_0                        0x70dc\n#       define HDMI_ACR_CTS_32(x)            (((x) & 0xfffff) << 12)\n#define HDMI_ACR_32_1                        0x70e0\n#       define HDMI_ACR_N_32(x)              (((x) & 0xfffff) << 0)\n#define HDMI_ACR_44_0                        0x70e4\n#       define HDMI_ACR_CTS_44(x)            (((x) & 0xfffff) << 12)\n#define HDMI_ACR_44_1                        0x70e8\n#       define HDMI_ACR_N_44(x)              (((x) & 0xfffff) << 0)\n#define HDMI_ACR_48_0                        0x70ec\n#       define HDMI_ACR_CTS_48(x)            (((x) & 0xfffff) << 12)\n#define HDMI_ACR_48_1                        0x70f0\n#       define HDMI_ACR_N_48(x)              (((x) & 0xfffff) << 0)\n#define HDMI_ACR_STATUS_0                    0x70f4\n#define HDMI_ACR_STATUS_1                    0x70f8\n#define AFMT_AUDIO_INFO0                     0x70fc\n#       define AFMT_AUDIO_INFO_CHECKSUM(x)   (((x) & 0xff) << 0)\n#       define AFMT_AUDIO_INFO_CC(x)         (((x) & 7) << 8)\n#       define AFMT_AUDIO_INFO_CT(x)         (((x) & 0xf) << 11)\n#       define AFMT_AUDIO_INFO_CHECKSUM_OFFSET(x)   (((x) & 0xff) << 16)\n#       define AFMT_AUDIO_INFO_CXT(x)        (((x) & 0x1f) << 24)\n#define AFMT_AUDIO_INFO1                     0x7100\n#       define AFMT_AUDIO_INFO_CA(x)         (((x) & 0xff) << 0)\n#       define AFMT_AUDIO_INFO_LSV(x)        (((x) & 0xf) << 11)\n#       define AFMT_AUDIO_INFO_DM_INH(x)     (((x) & 1) << 15)\n#       define AFMT_AUDIO_INFO_DM_INH_LSV(x) (((x) & 0xff) << 8)\n#       define AFMT_AUDIO_INFO_LFEBPL(x)     (((x) & 3) << 16)\n#define AFMT_60958_0                         0x7104\n#       define AFMT_60958_CS_A(x)            (((x) & 1) << 0)\n#       define AFMT_60958_CS_B(x)            (((x) & 1) << 1)\n#       define AFMT_60958_CS_C(x)            (((x) & 1) << 2)\n#       define AFMT_60958_CS_D(x)            (((x) & 3) << 3)\n#       define AFMT_60958_CS_MODE(x)         (((x) & 3) << 6)\n#       define AFMT_60958_CS_CATEGORY_CODE(x)      (((x) & 0xff) << 8)\n#       define AFMT_60958_CS_SOURCE_NUMBER(x)      (((x) & 0xf) << 16)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_L(x)   (((x) & 0xf) << 20)\n#       define AFMT_60958_CS_SAMPLING_FREQUENCY(x) (((x) & 0xf) << 24)\n#       define AFMT_60958_CS_CLOCK_ACCURACY(x)     (((x) & 3) << 28)\n#define AFMT_60958_1                         0x7108\n#       define AFMT_60958_CS_WORD_LENGTH(x)  (((x) & 0xf) << 0)\n#       define AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY(x)   (((x) & 0xf) << 4)\n#       define AFMT_60958_CS_VALID_L(x)      (((x) & 1) << 16)\n#       define AFMT_60958_CS_VALID_R(x)      (((x) & 1) << 18)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_R(x)   (((x) & 0xf) << 20)\n#define AFMT_AUDIO_CRC_CONTROL               0x710c\n#       define AFMT_AUDIO_CRC_EN             (1 << 0)\n#define AFMT_RAMP_CONTROL0                   0x7110\n#       define AFMT_RAMP_MAX_COUNT(x)        (((x) & 0xffffff) << 0)\n#       define AFMT_RAMP_DATA_SIGN           (1 << 31)\n#define AFMT_RAMP_CONTROL1                   0x7114\n#       define AFMT_RAMP_MIN_COUNT(x)        (((x) & 0xffffff) << 0)\n#       define AFMT_AUDIO_TEST_CH_DISABLE(x) (((x) & 0xff) << 24)\n#define AFMT_RAMP_CONTROL2                   0x7118\n#       define AFMT_RAMP_INC_COUNT(x)        (((x) & 0xffffff) << 0)\n#define AFMT_RAMP_CONTROL3                   0x711c\n#       define AFMT_RAMP_DEC_COUNT(x)        (((x) & 0xffffff) << 0)\n#define AFMT_60958_2                         0x7120\n#       define AFMT_60958_CS_CHANNEL_NUMBER_2(x)   (((x) & 0xf) << 0)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_3(x)   (((x) & 0xf) << 4)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_4(x)   (((x) & 0xf) << 8)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_5(x)   (((x) & 0xf) << 12)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_6(x)   (((x) & 0xf) << 16)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_7(x)   (((x) & 0xf) << 20)\n#define AFMT_STATUS                          0x7128\n#       define AFMT_AUDIO_ENABLE             (1 << 4)\n#       define AFMT_AUDIO_HBR_ENABLE         (1 << 8)\n#       define AFMT_AZ_FORMAT_WTRIG          (1 << 28)\n#       define AFMT_AZ_FORMAT_WTRIG_INT      (1 << 29)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG      (1 << 30)\n#define AFMT_AUDIO_PACKET_CONTROL            0x712c\n#       define AFMT_AUDIO_SAMPLE_SEND        (1 << 0)\n#       define AFMT_RESET_FIFO_WHEN_AUDIO_DIS (1 << 11)  \n#       define AFMT_AUDIO_TEST_EN            (1 << 12)\n#       define AFMT_AUDIO_CHANNEL_SWAP       (1 << 24)\n#       define AFMT_60958_CS_UPDATE          (1 << 26)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG_MASK (1 << 27)\n#       define AFMT_AZ_FORMAT_WTRIG_MASK     (1 << 28)\n#       define AFMT_AZ_FORMAT_WTRIG_ACK      (1 << 29)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG_ACK  (1 << 30)\n#define AFMT_VBI_PACKET_CONTROL              0x7130\n#       define AFMT_GENERIC0_UPDATE          (1 << 2)\n#define AFMT_INFOFRAME_CONTROL0              0x7134\n#       define AFMT_AUDIO_INFO_SOURCE        (1 << 6)  \n#       define AFMT_AUDIO_INFO_UPDATE        (1 << 7)\n#       define AFMT_MPEG_INFO_UPDATE         (1 << 10)\n#define AFMT_GENERIC0_7                      0x7138\n\n \n#define AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER          0x5f78\n#define\t\tSPEAKER_ALLOCATION(x)\t\t\t(((x) & 0x7f) << 0)\n#define\t\tSPEAKER_ALLOCATION_MASK\t\t\t(0x7f << 0)\n#define\t\tSPEAKER_ALLOCATION_SHIFT\t\t0\n#define\t\tHDMI_CONNECTION\t\t\t\t(1 << 16)\n#define\t\tDP_CONNECTION\t\t\t\t(1 << 17)\n\n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0        0x5f84  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1        0x5f88  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2        0x5f8c  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3        0x5f90  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4        0x5f94  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5        0x5f98  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6        0x5f9c  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7        0x5fa0  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8        0x5fa4  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9        0x5fa8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10       0x5fac  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11       0x5fb0  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12       0x5fb4  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13       0x5fb8  \n#       define MAX_CHANNELS(x)                            (((x) & 0x7) << 0)\n \n#       define SUPPORTED_FREQUENCIES(x)                   (((x) & 0xff) << 8)\n#       define DESCRIPTOR_BYTE_2(x)                       (((x) & 0xff) << 16)\n#       define SUPPORTED_FREQUENCIES_STEREO(x)            (((x) & 0xff) << 24)  \n \n\n#define AZ_CHANNEL_COUNT_CONTROL                          0x5fe4\n#       define HBR_CHANNEL_COUNT(x)                       (((x) & 0x7) << 0)\n#       define COMPRESSED_CHANNEL_COUNT(x)                (((x) & 0x7) << 4)\n \n#define AZ_F0_CODEC_PIN0_CONTROL_RESPONSE_LIPSYNC         0x5fe8\n#       define VIDEO_LIPSYNC(x)                           (((x) & 0xff) << 0)\n#       define AUDIO_LIPSYNC(x)                           (((x) & 0xff) << 8)\n \n#define AZ_F0_CODEC_PIN0_CONTROL_RESPONSE_HBR             0x5fec\n#       define HBR_CAPABLE                                (1 << 0)  \n\n#define AZ_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0 0x5ff4\n#       define DISPLAY0_TYPE(x)                           (((x) & 0x3) << 0)\n#       define DISPLAY_TYPE_NONE                   0\n#       define DISPLAY_TYPE_HDMI                   1\n#       define DISPLAY_TYPE_DP                     2\n#       define DISPLAY0_ID(x)                             (((x) & 0x3f) << 2)\n#       define DISPLAY1_TYPE(x)                           (((x) & 0x3) << 8)\n#       define DISPLAY1_ID(x)                             (((x) & 0x3f) << 10)\n#       define DISPLAY2_TYPE(x)                           (((x) & 0x3) << 16)\n#       define DISPLAY2_ID(x)                             (((x) & 0x3f) << 18)\n#       define DISPLAY3_TYPE(x)                           (((x) & 0x3) << 24)\n#       define DISPLAY3_ID(x)                             (((x) & 0x3f) << 26)\n#define AZ_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION1 0x5ff8\n#       define DISPLAY4_TYPE(x)                           (((x) & 0x3) << 0)\n#       define DISPLAY4_ID(x)                             (((x) & 0x3f) << 2)\n#       define DISPLAY5_TYPE(x)                           (((x) & 0x3) << 8)\n#       define DISPLAY5_ID(x)                             (((x) & 0x3f) << 10)\n#define AZ_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_NUMBER       0x5ffc\n#       define NUMBER_OF_DISPLAY_ID(x)                    (((x) & 0x7) << 0)\n\n#define AZ_HOT_PLUG_CONTROL                               0x5e78\n#       define AZ_FORCE_CODEC_WAKE                        (1 << 0)\n#       define PIN0_JACK_DETECTION_ENABLE                 (1 << 4)\n#       define PIN1_JACK_DETECTION_ENABLE                 (1 << 5)\n#       define PIN2_JACK_DETECTION_ENABLE                 (1 << 6)\n#       define PIN3_JACK_DETECTION_ENABLE                 (1 << 7)\n#       define PIN0_UNSOLICITED_RESPONSE_ENABLE           (1 << 8)\n#       define PIN1_UNSOLICITED_RESPONSE_ENABLE           (1 << 9)\n#       define PIN2_UNSOLICITED_RESPONSE_ENABLE           (1 << 10)\n#       define PIN3_UNSOLICITED_RESPONSE_ENABLE           (1 << 11)\n#       define CODEC_HOT_PLUG_ENABLE                      (1 << 12)\n#       define PIN0_AUDIO_ENABLED                         (1 << 24)\n#       define PIN1_AUDIO_ENABLED                         (1 << 25)\n#       define PIN2_AUDIO_ENABLED                         (1 << 26)\n#       define PIN3_AUDIO_ENABLED                         (1 << 27)\n#       define AUDIO_ENABLED                              (1 << 31)\n\n\n#define\tGC_USER_SHADER_PIPE_CONFIG\t\t\t0x8954\n#define\t\tINACTIVE_QD_PIPES(x)\t\t\t\t((x) << 8)\n#define\t\tINACTIVE_QD_PIPES_MASK\t\t\t\t0x0000FF00\n#define\t\tINACTIVE_SIMDS(x)\t\t\t\t((x) << 16)\n#define\t\tINACTIVE_SIMDS_MASK\t\t\t\t0x00FF0000\n\n#define\tGRBM_CNTL\t\t\t\t\t0x8000\n#define\t\tGRBM_READ_TIMEOUT(x)\t\t\t\t((x) << 0)\n#define\tGRBM_SOFT_RESET\t\t\t\t\t0x8020\n#define\t\tSOFT_RESET_CP\t\t\t\t\t(1 << 0)\n#define\t\tSOFT_RESET_CB\t\t\t\t\t(1 << 1)\n#define\t\tSOFT_RESET_DB\t\t\t\t\t(1 << 3)\n#define\t\tSOFT_RESET_PA\t\t\t\t\t(1 << 5)\n#define\t\tSOFT_RESET_SC\t\t\t\t\t(1 << 6)\n#define\t\tSOFT_RESET_SPI\t\t\t\t\t(1 << 8)\n#define\t\tSOFT_RESET_SH\t\t\t\t\t(1 << 9)\n#define\t\tSOFT_RESET_SX\t\t\t\t\t(1 << 10)\n#define\t\tSOFT_RESET_TC\t\t\t\t\t(1 << 11)\n#define\t\tSOFT_RESET_TA\t\t\t\t\t(1 << 12)\n#define\t\tSOFT_RESET_VC\t\t\t\t\t(1 << 13)\n#define\t\tSOFT_RESET_VGT\t\t\t\t\t(1 << 14)\n\n#define\tGRBM_STATUS\t\t\t\t\t0x8010\n#define\t\tCMDFIFO_AVAIL_MASK\t\t\t\t0x0000000F\n#define\t\tSRBM_RQ_PENDING\t\t\t\t\t(1 << 5)\n#define\t\tCF_RQ_PENDING\t\t\t\t\t(1 << 7)\n#define\t\tPF_RQ_PENDING\t\t\t\t\t(1 << 8)\n#define\t\tGRBM_EE_BUSY\t\t\t\t\t(1 << 10)\n#define\t\tSX_CLEAN\t\t\t\t\t(1 << 11)\n#define\t\tDB_CLEAN\t\t\t\t\t(1 << 12)\n#define\t\tCB_CLEAN\t\t\t\t\t(1 << 13)\n#define\t\tTA_BUSY \t\t\t\t\t(1 << 14)\n#define\t\tVGT_BUSY_NO_DMA\t\t\t\t\t(1 << 16)\n#define\t\tVGT_BUSY\t\t\t\t\t(1 << 17)\n#define\t\tSX_BUSY \t\t\t\t\t(1 << 20)\n#define\t\tSH_BUSY \t\t\t\t\t(1 << 21)\n#define\t\tSPI_BUSY\t\t\t\t\t(1 << 22)\n#define\t\tSC_BUSY \t\t\t\t\t(1 << 24)\n#define\t\tPA_BUSY \t\t\t\t\t(1 << 25)\n#define\t\tDB_BUSY \t\t\t\t\t(1 << 26)\n#define\t\tCP_COHERENCY_BUSY      \t\t\t\t(1 << 28)\n#define\t\tCP_BUSY \t\t\t\t\t(1 << 29)\n#define\t\tCB_BUSY \t\t\t\t\t(1 << 30)\n#define\t\tGUI_ACTIVE\t\t\t\t\t(1 << 31)\n#define\tGRBM_STATUS_SE0\t\t\t\t\t0x8014\n#define\tGRBM_STATUS_SE1\t\t\t\t\t0x8018\n#define\t\tSE_SX_CLEAN\t\t\t\t\t(1 << 0)\n#define\t\tSE_DB_CLEAN\t\t\t\t\t(1 << 1)\n#define\t\tSE_CB_CLEAN\t\t\t\t\t(1 << 2)\n#define\t\tSE_TA_BUSY\t\t\t\t\t(1 << 25)\n#define\t\tSE_SX_BUSY\t\t\t\t\t(1 << 26)\n#define\t\tSE_SPI_BUSY\t\t\t\t\t(1 << 27)\n#define\t\tSE_SH_BUSY\t\t\t\t\t(1 << 28)\n#define\t\tSE_SC_BUSY\t\t\t\t\t(1 << 29)\n#define\t\tSE_DB_BUSY\t\t\t\t\t(1 << 30)\n#define\t\tSE_CB_BUSY\t\t\t\t\t(1 << 31)\n \n#define\tCG_THERMAL_CTRL\t\t\t\t\t0x72c\n#define\t\tTOFFSET_MASK\t\t\t        0x00003FE0\n#define\t\tTOFFSET_SHIFT\t\t\t        5\n#define\t\tDIG_THERM_DPM(x)\t\t\t((x) << 14)\n#define\t\tDIG_THERM_DPM_MASK\t\t\t0x003FC000\n#define\t\tDIG_THERM_DPM_SHIFT\t\t\t14\n\n#define\tCG_THERMAL_INT\t\t\t\t\t0x734\n#define\t\tDIG_THERM_INTH(x)\t\t\t((x) << 8)\n#define\t\tDIG_THERM_INTH_MASK\t\t\t0x0000FF00\n#define\t\tDIG_THERM_INTH_SHIFT\t\t\t8\n#define\t\tDIG_THERM_INTL(x)\t\t\t((x) << 16)\n#define\t\tDIG_THERM_INTL_MASK\t\t\t0x00FF0000\n#define\t\tDIG_THERM_INTL_SHIFT\t\t\t16\n#define \tTHERM_INT_MASK_HIGH\t\t\t(1 << 24)\n#define \tTHERM_INT_MASK_LOW\t\t\t(1 << 25)\n\n#define\tTN_CG_THERMAL_INT_CTRL\t\t\t\t0x738\n#define\t\tTN_DIG_THERM_INTH(x)\t\t\t((x) << 0)\n#define\t\tTN_DIG_THERM_INTH_MASK\t\t\t0x000000FF\n#define\t\tTN_DIG_THERM_INTH_SHIFT\t\t\t0\n#define\t\tTN_DIG_THERM_INTL(x)\t\t\t((x) << 8)\n#define\t\tTN_DIG_THERM_INTL_MASK\t\t\t0x0000FF00\n#define\t\tTN_DIG_THERM_INTL_SHIFT\t\t\t8\n#define \tTN_THERM_INT_MASK_HIGH\t\t\t(1 << 24)\n#define \tTN_THERM_INT_MASK_LOW\t\t\t(1 << 25)\n\n#define\tCG_MULT_THERMAL_STATUS\t\t\t\t0x740\n#define\t\tASIC_T(x)\t\t\t        ((x) << 16)\n#define\t\tASIC_T_MASK\t\t\t        0x07FF0000\n#define\t\tASIC_T_SHIFT\t\t\t        16\n#define\tCG_TS0_STATUS\t\t\t\t\t0x760\n#define\t\tTS0_ADC_DOUT_MASK\t\t\t0x000003FF\n#define\t\tTS0_ADC_DOUT_SHIFT\t\t\t0\n\n \n#define\tCG_THERMAL_STATUS\t\t\t        0x678\n\n#define\tHDP_HOST_PATH_CNTL\t\t\t\t0x2C00\n#define\tHDP_NONSURFACE_BASE\t\t\t\t0x2C04\n#define\tHDP_NONSURFACE_INFO\t\t\t\t0x2C08\n#define\tHDP_NONSURFACE_SIZE\t\t\t\t0x2C0C\n#define HDP_MEM_COHERENCY_FLUSH_CNTL\t\t\t0x5480\n#define HDP_REG_COHERENCY_FLUSH_CNTL\t\t\t0x54A0\n#define\tHDP_TILING_CONFIG\t\t\t\t0x2F3C\n\n#define MC_SHARED_CHMAP\t\t\t\t\t\t0x2004\n#define\t\tNOOFCHAN_SHIFT\t\t\t\t\t12\n#define\t\tNOOFCHAN_MASK\t\t\t\t\t0x00003000\n#define MC_SHARED_CHREMAP\t\t\t\t\t0x2008\n\n#define MC_SHARED_BLACKOUT_CNTL           \t\t0x20ac\n#define\t\tBLACKOUT_MODE_MASK\t\t\t0x00000007\n\n#define\tMC_ARB_RAMCFG\t\t\t\t\t0x2760\n#define\t\tNOOFBANK_SHIFT\t\t\t\t\t0\n#define\t\tNOOFBANK_MASK\t\t\t\t\t0x00000003\n#define\t\tNOOFRANK_SHIFT\t\t\t\t\t2\n#define\t\tNOOFRANK_MASK\t\t\t\t\t0x00000004\n#define\t\tNOOFROWS_SHIFT\t\t\t\t\t3\n#define\t\tNOOFROWS_MASK\t\t\t\t\t0x00000038\n#define\t\tNOOFCOLS_SHIFT\t\t\t\t\t6\n#define\t\tNOOFCOLS_MASK\t\t\t\t\t0x000000C0\n#define\t\tCHANSIZE_SHIFT\t\t\t\t\t8\n#define\t\tCHANSIZE_MASK\t\t\t\t\t0x00000100\n#define\t\tBURSTLENGTH_SHIFT\t\t\t\t9\n#define\t\tBURSTLENGTH_MASK\t\t\t\t0x00000200\n#define\t\tCHANSIZE_OVERRIDE\t\t\t\t(1 << 11)\n#define\tFUS_MC_ARB_RAMCFG\t\t\t\t0x2768\n#define\tMC_VM_AGP_TOP\t\t\t\t\t0x2028\n#define\tMC_VM_AGP_BOT\t\t\t\t\t0x202C\n#define\tMC_VM_AGP_BASE\t\t\t\t\t0x2030\n#define\tMC_VM_FB_LOCATION\t\t\t\t0x2024\n#define\tMC_FUS_VM_FB_OFFSET\t\t\t\t0x2898\n#define\tMC_VM_MB_L1_TLB0_CNTL\t\t\t\t0x2234\n#define\tMC_VM_MB_L1_TLB1_CNTL\t\t\t\t0x2238\n#define\tMC_VM_MB_L1_TLB2_CNTL\t\t\t\t0x223C\n#define\tMC_VM_MB_L1_TLB3_CNTL\t\t\t\t0x2240\n#define\t\tENABLE_L1_TLB\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L1_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tSYSTEM_ACCESS_MODE_PA_ONLY\t\t\t(0 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_USE_SYS_MAP\t\t\t(1 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_IN_SYS\t\t\t(2 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_NOT_IN_SYS\t\t\t(3 << 3)\n#define\t\tSYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU\t(0 << 5)\n#define\t\tEFFECTIVE_L1_TLB_SIZE(x)\t\t\t((x)<<15)\n#define\t\tEFFECTIVE_L1_QUEUE_SIZE(x)\t\t\t((x)<<18)\n#define\tMC_VM_MD_L1_TLB0_CNTL\t\t\t\t0x2654\n#define\tMC_VM_MD_L1_TLB1_CNTL\t\t\t\t0x2658\n#define\tMC_VM_MD_L1_TLB2_CNTL\t\t\t\t0x265C\n#define\tMC_VM_MD_L1_TLB3_CNTL\t\t\t\t0x2698\n\n#define\tFUS_MC_VM_MD_L1_TLB0_CNTL\t\t\t0x265C\n#define\tFUS_MC_VM_MD_L1_TLB1_CNTL\t\t\t0x2660\n#define\tFUS_MC_VM_MD_L1_TLB2_CNTL\t\t\t0x2664\n\n#define\tMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR\t\t0x203C\n#define\tMC_VM_SYSTEM_APERTURE_HIGH_ADDR\t\t\t0x2038\n#define\tMC_VM_SYSTEM_APERTURE_LOW_ADDR\t\t\t0x2034\n\n#define\tPA_CL_ENHANCE\t\t\t\t\t0x8A14\n#define\t\tCLIP_VTX_REORDER_ENA\t\t\t\t(1 << 0)\n#define\t\tNUM_CLIP_SEQ(x)\t\t\t\t\t((x) << 1)\n#define\tPA_SC_ENHANCE\t\t\t\t\t0x8BF0\n#define PA_SC_AA_CONFIG\t\t\t\t\t0x28C04\n#define         MSAA_NUM_SAMPLES_SHIFT                  0\n#define         MSAA_NUM_SAMPLES_MASK                   0x3\n#define PA_SC_CLIPRECT_RULE\t\t\t\t0x2820C\n#define\tPA_SC_EDGERULE\t\t\t\t\t0x28230\n#define\tPA_SC_FIFO_SIZE\t\t\t\t\t0x8BCC\n#define\t\tSC_PRIM_FIFO_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tSC_HIZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 12)\n#define\t\tSC_EARLYZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 20)\n#define\tPA_SC_FORCE_EOV_MAX_CNTS\t\t\t0x8B24\n#define\t\tFORCE_EOV_MAX_CLK_CNT(x)\t\t\t((x) << 0)\n#define\t\tFORCE_EOV_MAX_REZ_CNT(x)\t\t\t((x) << 16)\n#define PA_SC_LINE_STIPPLE\t\t\t\t0x28A0C\n#define\tPA_SU_LINE_STIPPLE_VALUE\t\t\t0x8A60\n#define\tPA_SC_LINE_STIPPLE_STATE\t\t\t0x8B10\n\n#define\tSCRATCH_REG0\t\t\t\t\t0x8500\n#define\tSCRATCH_REG1\t\t\t\t\t0x8504\n#define\tSCRATCH_REG2\t\t\t\t\t0x8508\n#define\tSCRATCH_REG3\t\t\t\t\t0x850C\n#define\tSCRATCH_REG4\t\t\t\t\t0x8510\n#define\tSCRATCH_REG5\t\t\t\t\t0x8514\n#define\tSCRATCH_REG6\t\t\t\t\t0x8518\n#define\tSCRATCH_REG7\t\t\t\t\t0x851C\n#define\tSCRATCH_UMSK\t\t\t\t\t0x8540\n#define\tSCRATCH_ADDR\t\t\t\t\t0x8544\n\n#define\tSMX_SAR_CTL0\t\t\t\t\t0xA008\n#define\tSMX_DC_CTL0\t\t\t\t\t0xA020\n#define\t\tUSE_HASH_FUNCTION\t\t\t\t(1 << 0)\n#define\t\tNUMBER_OF_SETS(x)\t\t\t\t((x) << 1)\n#define\t\tFLUSH_ALL_ON_EVENT\t\t\t\t(1 << 10)\n#define\t\tSTALL_ON_EVENT\t\t\t\t\t(1 << 11)\n#define\tSMX_EVENT_CTL\t\t\t\t\t0xA02C\n#define\t\tES_FLUSH_CTL(x)\t\t\t\t\t((x) << 0)\n#define\t\tGS_FLUSH_CTL(x)\t\t\t\t\t((x) << 3)\n#define\t\tACK_FLUSH_CTL(x)\t\t\t\t((x) << 6)\n#define\t\tSYNC_FLUSH_CTL\t\t\t\t\t(1 << 8)\n\n#define\tSPI_CONFIG_CNTL\t\t\t\t\t0x9100\n#define\t\tGPR_WRITE_PRIORITY(x)\t\t\t\t((x) << 0)\n#define\tSPI_CONFIG_CNTL_1\t\t\t\t0x913C\n#define\t\tVTX_DONE_DELAY(x)\t\t\t\t((x) << 0)\n#define\t\tINTERP_ONE_PRIM_PER_ROW\t\t\t\t(1 << 4)\n#define\tSPI_INPUT_Z\t\t\t\t\t0x286D8\n#define\tSPI_PS_IN_CONTROL_0\t\t\t\t0x286CC\n#define\t\tNUM_INTERP(x)\t\t\t\t\t((x)<<0)\n#define\t\tPOSITION_ENA\t\t\t\t\t(1<<8)\n#define\t\tPOSITION_CENTROID\t\t\t\t(1<<9)\n#define\t\tPOSITION_ADDR(x)\t\t\t\t((x)<<10)\n#define\t\tPARAM_GEN(x)\t\t\t\t\t((x)<<15)\n#define\t\tPARAM_GEN_ADDR(x)\t\t\t\t((x)<<19)\n#define\t\tBARYC_SAMPLE_CNTL(x)\t\t\t\t((x)<<26)\n#define\t\tPERSP_GRADIENT_ENA\t\t\t\t(1<<28)\n#define\t\tLINEAR_GRADIENT_ENA\t\t\t\t(1<<29)\n#define\t\tPOSITION_SAMPLE\t\t\t\t\t(1<<30)\n#define\t\tBARYC_AT_SAMPLE_ENA\t\t\t\t(1<<31)\n\n#define\tSQ_CONFIG\t\t\t\t\t0x8C00\n#define\t\tVC_ENABLE\t\t\t\t\t(1 << 0)\n#define\t\tEXPORT_SRC_C\t\t\t\t\t(1 << 1)\n#define\t\tCS_PRIO(x)\t\t\t\t\t((x) << 18)\n#define\t\tLS_PRIO(x)\t\t\t\t\t((x) << 20)\n#define\t\tHS_PRIO(x)\t\t\t\t\t((x) << 22)\n#define\t\tPS_PRIO(x)\t\t\t\t\t((x) << 24)\n#define\t\tVS_PRIO(x)\t\t\t\t\t((x) << 26)\n#define\t\tGS_PRIO(x)\t\t\t\t\t((x) << 28)\n#define\t\tES_PRIO(x)\t\t\t\t\t((x) << 30)\n#define\tSQ_GPR_RESOURCE_MGMT_1\t\t\t\t0x8C04\n#define\t\tNUM_PS_GPRS(x)\t\t\t\t\t((x) << 0)\n#define\t\tNUM_VS_GPRS(x)\t\t\t\t\t((x) << 16)\n#define\t\tNUM_CLAUSE_TEMP_GPRS(x)\t\t\t\t((x) << 28)\n#define\tSQ_GPR_RESOURCE_MGMT_2\t\t\t\t0x8C08\n#define\t\tNUM_GS_GPRS(x)\t\t\t\t\t((x) << 0)\n#define\t\tNUM_ES_GPRS(x)\t\t\t\t\t((x) << 16)\n#define\tSQ_GPR_RESOURCE_MGMT_3\t\t\t\t0x8C0C\n#define\t\tNUM_HS_GPRS(x)\t\t\t\t\t((x) << 0)\n#define\t\tNUM_LS_GPRS(x)\t\t\t\t\t((x) << 16)\n#define\tSQ_GLOBAL_GPR_RESOURCE_MGMT_1\t\t\t0x8C10\n#define\tSQ_GLOBAL_GPR_RESOURCE_MGMT_2\t\t\t0x8C14\n#define\tSQ_THREAD_RESOURCE_MGMT\t\t\t\t0x8C18\n#define\t\tNUM_PS_THREADS(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_VS_THREADS(x)\t\t\t\t((x) << 8)\n#define\t\tNUM_GS_THREADS(x)\t\t\t\t((x) << 16)\n#define\t\tNUM_ES_THREADS(x)\t\t\t\t((x) << 24)\n#define\tSQ_THREAD_RESOURCE_MGMT_2\t\t\t0x8C1C\n#define\t\tNUM_HS_THREADS(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_LS_THREADS(x)\t\t\t\t((x) << 8)\n#define\tSQ_STACK_RESOURCE_MGMT_1\t\t\t0x8C20\n#define\t\tNUM_PS_STACK_ENTRIES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_VS_STACK_ENTRIES(x)\t\t\t\t((x) << 16)\n#define\tSQ_STACK_RESOURCE_MGMT_2\t\t\t0x8C24\n#define\t\tNUM_GS_STACK_ENTRIES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_ES_STACK_ENTRIES(x)\t\t\t\t((x) << 16)\n#define\tSQ_STACK_RESOURCE_MGMT_3\t\t\t0x8C28\n#define\t\tNUM_HS_STACK_ENTRIES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_LS_STACK_ENTRIES(x)\t\t\t\t((x) << 16)\n#define\tSQ_DYN_GPR_CNTL_PS_FLUSH_REQ    \t\t0x8D8C\n#define\tSQ_DYN_GPR_SIMD_LOCK_EN    \t\t\t0x8D94\n#define\tSQ_STATIC_THREAD_MGMT_1    \t\t\t0x8E20\n#define\tSQ_STATIC_THREAD_MGMT_2    \t\t\t0x8E24\n#define\tSQ_STATIC_THREAD_MGMT_3    \t\t\t0x8E28\n#define\tSQ_LDS_RESOURCE_MGMT    \t\t\t0x8E2C\n\n#define\tSQ_MS_FIFO_SIZES\t\t\t\t0x8CF0\n#define\t\tCACHE_FIFO_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tFETCH_FIFO_HIWATER(x)\t\t\t\t((x) << 8)\n#define\t\tDONE_FIFO_HIWATER(x)\t\t\t\t((x) << 16)\n#define\t\tALU_UPDATE_FIFO_HIWATER(x)\t\t\t((x) << 24)\n\n#define\tSX_DEBUG_1\t\t\t\t\t0x9058\n#define\t\tENABLE_NEW_SMX_ADDRESS\t\t\t\t(1 << 16)\n#define\tSX_EXPORT_BUFFER_SIZES\t\t\t\t0x900C\n#define\t\tCOLOR_BUFFER_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tPOSITION_BUFFER_SIZE(x)\t\t\t\t((x) << 8)\n#define\t\tSMX_BUFFER_SIZE(x)\t\t\t\t((x) << 16)\n#define\tSX_MEMORY_EXPORT_BASE\t\t\t\t0x9010\n#define\tSX_MISC\t\t\t\t\t\t0x28350\n\n#define CB_PERF_CTR0_SEL_0\t\t\t\t0x9A20\n#define CB_PERF_CTR0_SEL_1\t\t\t\t0x9A24\n#define CB_PERF_CTR1_SEL_0\t\t\t\t0x9A28\n#define CB_PERF_CTR1_SEL_1\t\t\t\t0x9A2C\n#define CB_PERF_CTR2_SEL_0\t\t\t\t0x9A30\n#define CB_PERF_CTR2_SEL_1\t\t\t\t0x9A34\n#define CB_PERF_CTR3_SEL_0\t\t\t\t0x9A38\n#define CB_PERF_CTR3_SEL_1\t\t\t\t0x9A3C\n\n#define\tTA_CNTL_AUX\t\t\t\t\t0x9508\n#define\t\tDISABLE_CUBE_WRAP\t\t\t\t(1 << 0)\n#define\t\tDISABLE_CUBE_ANISO\t\t\t\t(1 << 1)\n#define\t\tSYNC_GRADIENT\t\t\t\t\t(1 << 24)\n#define\t\tSYNC_WALKER\t\t\t\t\t(1 << 25)\n#define\t\tSYNC_ALIGNER\t\t\t\t\t(1 << 26)\n\n#define\tTCP_CHAN_STEER_LO\t\t\t\t0x960c\n#define\tTCP_CHAN_STEER_HI\t\t\t\t0x9610\n\n#define\tVGT_CACHE_INVALIDATION\t\t\t\t0x88C4\n#define\t\tCACHE_INVALIDATION(x)\t\t\t\t((x) << 0)\n#define\t\t\tVC_ONLY\t\t\t\t\t\t0\n#define\t\t\tTC_ONLY\t\t\t\t\t\t1\n#define\t\t\tVC_AND_TC\t\t\t\t\t2\n#define\t\tAUTO_INVLD_EN(x)\t\t\t\t((x) << 6)\n#define\t\t\tNO_AUTO\t\t\t\t\t\t0\n#define\t\t\tES_AUTO\t\t\t\t\t\t1\n#define\t\t\tGS_AUTO\t\t\t\t\t\t2\n#define\t\t\tES_AND_GS_AUTO\t\t\t\t\t3\n#define\tVGT_GS_VERTEX_REUSE\t\t\t\t0x88D4\n#define\tVGT_NUM_INSTANCES\t\t\t\t0x8974\n#define\tVGT_OUT_DEALLOC_CNTL\t\t\t\t0x28C5C\n#define\t\tDEALLOC_DIST_MASK\t\t\t\t0x0000007F\n#define\tVGT_VERTEX_REUSE_BLOCK_CNTL\t\t\t0x28C58\n#define\t\tVTX_REUSE_DEPTH_MASK\t\t\t\t0x000000FF\n\n#define VM_CONTEXT0_CNTL\t\t\t\t0x1410\n#define\t\tENABLE_CONTEXT\t\t\t\t\t(1 << 0)\n#define\t\tPAGE_TABLE_DEPTH(x)\t\t\t\t(((x) & 3) << 1)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 4)\n#define VM_CONTEXT1_CNTL\t\t\t\t0x1414\n#define VM_CONTEXT1_CNTL2\t\t\t\t0x1434\n#define\tVM_CONTEXT0_PAGE_TABLE_BASE_ADDR\t\t0x153C\n#define\tVM_CONTEXT0_PAGE_TABLE_END_ADDR\t\t\t0x157C\n#define\tVM_CONTEXT0_PAGE_TABLE_START_ADDR\t\t0x155C\n#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR\t0x1518\n#define VM_CONTEXT0_REQUEST_RESPONSE\t\t\t0x1470\n#define\t\tREQUEST_TYPE(x)\t\t\t\t\t(((x) & 0xf) << 0)\n#define\t\tRESPONSE_TYPE_MASK\t\t\t\t0x000000F0\n#define\t\tRESPONSE_TYPE_SHIFT\t\t\t\t4\n#define VM_L2_CNTL\t\t\t\t\t0x1400\n#define\t\tENABLE_L2_CACHE\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L2_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE\t\t(1 << 9)\n#define\t\tEFFECTIVE_L2_QUEUE_SIZE(x)\t\t\t(((x) & 7) << 14)\n#define VM_L2_CNTL2\t\t\t\t\t0x1404\n#define\t\tINVALIDATE_ALL_L1_TLBS\t\t\t\t(1 << 0)\n#define\t\tINVALIDATE_L2_CACHE\t\t\t\t(1 << 1)\n#define VM_L2_CNTL3\t\t\t\t\t0x1408\n#define\t\tBANK_SELECT(x)\t\t\t\t\t((x) << 0)\n#define\t\tCACHE_UPDATE_MODE(x)\t\t\t\t((x) << 6)\n#define\tVM_L2_STATUS\t\t\t\t\t0x140C\n#define\t\tL2_BUSY\t\t\t\t\t\t(1 << 0)\n#define\tVM_CONTEXT1_PROTECTION_FAULT_ADDR\t\t0x14FC\n#define\tVM_CONTEXT1_PROTECTION_FAULT_STATUS\t\t0x14DC\n\n#define\tWAIT_UNTIL\t\t\t\t\t0x8040\n\n#define\tSRBM_STATUS\t\t\t\t        0x0E50\n#define\t\tRLC_RQ_PENDING \t\t\t\t(1 << 3)\n#define\t\tGRBM_RQ_PENDING \t\t\t(1 << 5)\n#define\t\tVMC_BUSY \t\t\t\t(1 << 8)\n#define\t\tMCB_BUSY \t\t\t\t(1 << 9)\n#define\t\tMCB_NON_DISPLAY_BUSY \t\t\t(1 << 10)\n#define\t\tMCC_BUSY \t\t\t\t(1 << 11)\n#define\t\tMCD_BUSY \t\t\t\t(1 << 12)\n#define\t\tSEM_BUSY \t\t\t\t(1 << 14)\n#define\t\tRLC_BUSY \t\t\t\t(1 << 15)\n#define\t\tIH_BUSY \t\t\t\t(1 << 17)\n#define\tSRBM_STATUS2\t\t\t\t        0x0EC4\n#define\t\tDMA_BUSY \t\t\t\t(1 << 5)\n#define\tSRBM_SOFT_RESET\t\t\t\t        0x0E60\n#define\t\tSRBM_SOFT_RESET_ALL_MASK    \t       \t0x00FEEFA6\n#define\t\tSOFT_RESET_BIF\t\t\t\t(1 << 1)\n#define\t\tSOFT_RESET_CG\t\t\t\t(1 << 2)\n#define\t\tSOFT_RESET_DC\t\t\t\t(1 << 5)\n#define\t\tSOFT_RESET_GRBM\t\t\t\t(1 << 8)\n#define\t\tSOFT_RESET_HDP\t\t\t\t(1 << 9)\n#define\t\tSOFT_RESET_IH\t\t\t\t(1 << 10)\n#define\t\tSOFT_RESET_MC\t\t\t\t(1 << 11)\n#define\t\tSOFT_RESET_RLC\t\t\t\t(1 << 13)\n#define\t\tSOFT_RESET_ROM\t\t\t\t(1 << 14)\n#define\t\tSOFT_RESET_SEM\t\t\t\t(1 << 15)\n#define\t\tSOFT_RESET_VMC\t\t\t\t(1 << 17)\n#define\t\tSOFT_RESET_DMA\t\t\t\t(1 << 20)\n#define\t\tSOFT_RESET_TST\t\t\t\t(1 << 21)\n#define\t\tSOFT_RESET_REGBB\t\t\t(1 << 22)\n#define\t\tSOFT_RESET_ORB\t\t\t\t(1 << 23)\n\n#define SRBM_READ_ERROR\t\t\t\t\t0xE98\n#define SRBM_INT_CNTL\t\t\t\t\t0xEA0\n#define SRBM_INT_ACK\t\t\t\t\t0xEA8\n\n \n#define\tDC_LB_MEMORY_SPLIT\t\t\t\t  0x6b0c\n#define\tPRIORITY_A_CNT\t\t\t                  0x6b18\n#define\t\tPRIORITY_MARK_MASK\t\t\t  0x7fff\n#define\t\tPRIORITY_OFF\t\t\t\t  (1 << 16)\n#define\t\tPRIORITY_ALWAYS_ON\t\t\t  (1 << 20)\n#define\tPRIORITY_B_CNT\t\t\t                  0x6b1c\n#define\tPIPE0_ARBITRATION_CONTROL3\t\t\t  0x0bf0\n#       define LATENCY_WATERMARK_MASK(x)                  ((x) << 16)\n#define\tPIPE0_LATENCY_CONTROL\t\t\t          0x0bf4\n#       define LATENCY_LOW_WATERMARK(x)                   ((x) << 0)\n#       define LATENCY_HIGH_WATERMARK(x)                  ((x) << 16)\n\n#define\tPIPE0_DMIF_BUFFER_CONTROL\t\t\t  0x0ca0\n#       define DMIF_BUFFERS_ALLOCATED(x)                  ((x) << 0)\n#       define DMIF_BUFFERS_ALLOCATED_COMPLETED           (1 << 4)\n\n#define IH_RB_CNTL                                        0x3e00\n#       define IH_RB_ENABLE                               (1 << 0)\n#       define IH_IB_SIZE(x)                              ((x) << 1)  \n#       define IH_RB_FULL_DRAIN_ENABLE                    (1 << 6)\n#       define IH_WPTR_WRITEBACK_ENABLE                   (1 << 8)\n#       define IH_WPTR_WRITEBACK_TIMER(x)                 ((x) << 9)  \n#       define IH_WPTR_OVERFLOW_ENABLE                    (1 << 16)\n#       define IH_WPTR_OVERFLOW_CLEAR                     (1 << 31)\n#define IH_RB_BASE                                        0x3e04\n#define IH_RB_RPTR                                        0x3e08\n#define IH_RB_WPTR                                        0x3e0c\n#       define RB_OVERFLOW                                (1 << 0)\n#       define WPTR_OFFSET_MASK                           0x3fffc\n#define IH_RB_WPTR_ADDR_HI                                0x3e10\n#define IH_RB_WPTR_ADDR_LO                                0x3e14\n#define IH_CNTL                                           0x3e18\n#       define ENABLE_INTR                                (1 << 0)\n#       define IH_MC_SWAP(x)                              ((x) << 1)\n#       define IH_MC_SWAP_NONE                            0\n#       define IH_MC_SWAP_16BIT                           1\n#       define IH_MC_SWAP_32BIT                           2\n#       define IH_MC_SWAP_64BIT                           3\n#       define RPTR_REARM                                 (1 << 4)\n#       define MC_WRREQ_CREDIT(x)                         ((x) << 15)\n#       define MC_WR_CLEAN_CNT(x)                         ((x) << 20)\n\n#define CP_INT_CNTL                                     0xc124\n#       define CNTX_BUSY_INT_ENABLE                     (1 << 19)\n#       define CNTX_EMPTY_INT_ENABLE                    (1 << 20)\n#       define SCRATCH_INT_ENABLE                       (1 << 25)\n#       define TIME_STAMP_INT_ENABLE                    (1 << 26)\n#       define IB2_INT_ENABLE                           (1 << 29)\n#       define IB1_INT_ENABLE                           (1 << 30)\n#       define RB_INT_ENABLE                            (1 << 31)\n#define CP_INT_STATUS                                   0xc128\n#       define SCRATCH_INT_STAT                         (1 << 25)\n#       define TIME_STAMP_INT_STAT                      (1 << 26)\n#       define IB2_INT_STAT                             (1 << 29)\n#       define IB1_INT_STAT                             (1 << 30)\n#       define RB_INT_STAT                              (1 << 31)\n\n#define GRBM_INT_CNTL                                   0x8060\n#       define RDERR_INT_ENABLE                         (1 << 0)\n#       define GUI_IDLE_INT_ENABLE                      (1 << 19)\n\n \n#define CRTC_STATUS_FRAME_COUNT                         0x6e98\n\n \n#define VLINE_STATUS                                    0x6bb8\n#       define VLINE_OCCURRED                           (1 << 0)\n#       define VLINE_ACK                                (1 << 4)\n#       define VLINE_STAT                               (1 << 12)\n#       define VLINE_INTERRUPT                          (1 << 16)\n#       define VLINE_INTERRUPT_TYPE                     (1 << 17)\n \n#define VBLANK_STATUS                                   0x6bbc\n#       define VBLANK_OCCURRED                          (1 << 0)\n#       define VBLANK_ACK                               (1 << 4)\n#       define VBLANK_STAT                              (1 << 12)\n#       define VBLANK_INTERRUPT                         (1 << 16)\n#       define VBLANK_INTERRUPT_TYPE                    (1 << 17)\n\n \n#define INT_MASK                                        0x6b40\n#       define VBLANK_INT_MASK                          (1 << 0)\n#       define VLINE_INT_MASK                           (1 << 4)\n\n#define DISP_INTERRUPT_STATUS                           0x60f4\n#       define LB_D1_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D1_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD1_INTERRUPT                        (1 << 17)\n#       define DC_HPD1_RX_INTERRUPT                     (1 << 18)\n#       define DACA_AUTODETECT_INTERRUPT                (1 << 22)\n#       define DACB_AUTODETECT_INTERRUPT                (1 << 23)\n#       define DC_I2C_SW_DONE_INTERRUPT                 (1 << 24)\n#       define DC_I2C_HW_DONE_INTERRUPT                 (1 << 25)\n#define DISP_INTERRUPT_STATUS_CONTINUE                  0x60f8\n#       define LB_D2_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D2_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD2_INTERRUPT                        (1 << 17)\n#       define DC_HPD2_RX_INTERRUPT                     (1 << 18)\n#       define DISP_TIMER_INTERRUPT                     (1 << 24)\n#define DISP_INTERRUPT_STATUS_CONTINUE2                 0x60fc\n#       define LB_D3_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D3_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD3_INTERRUPT                        (1 << 17)\n#       define DC_HPD3_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE3                 0x6100\n#       define LB_D4_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D4_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD4_INTERRUPT                        (1 << 17)\n#       define DC_HPD4_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE4                 0x614c\n#       define LB_D5_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D5_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD5_INTERRUPT                        (1 << 17)\n#       define DC_HPD5_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE5                 0x6150\n#       define LB_D6_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D6_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD6_INTERRUPT                        (1 << 17)\n#       define DC_HPD6_RX_INTERRUPT                     (1 << 18)\n\n \n#define GRPH_INT_STATUS                                 0x6858\n#       define GRPH_PFLIP_INT_OCCURRED                  (1 << 0)\n#       define GRPH_PFLIP_INT_CLEAR                     (1 << 8)\n \n#define\tGRPH_INT_CONTROL\t\t\t        0x685c\n#       define GRPH_PFLIP_INT_MASK                      (1 << 0)\n#       define GRPH_PFLIP_INT_TYPE                      (1 << 8)\n\n#define\tDACA_AUTODETECT_INT_CONTROL\t\t\t0x66c8\n#define\tDACB_AUTODETECT_INT_CONTROL\t\t\t0x67c8\n\n#define DC_HPD1_INT_STATUS                              0x601c\n#define DC_HPD2_INT_STATUS                              0x6028\n#define DC_HPD3_INT_STATUS                              0x6034\n#define DC_HPD4_INT_STATUS                              0x6040\n#define DC_HPD5_INT_STATUS                              0x604c\n#define DC_HPD6_INT_STATUS                              0x6058\n#       define DC_HPDx_INT_STATUS                       (1 << 0)\n#       define DC_HPDx_SENSE                            (1 << 1)\n#       define DC_HPDx_RX_INT_STATUS                    (1 << 8)\n\n#define DC_HPD1_INT_CONTROL                             0x6020\n#define DC_HPD2_INT_CONTROL                             0x602c\n#define DC_HPD3_INT_CONTROL                             0x6038\n#define DC_HPD4_INT_CONTROL                             0x6044\n#define DC_HPD5_INT_CONTROL                             0x6050\n#define DC_HPD6_INT_CONTROL                             0x605c\n#       define DC_HPDx_INT_ACK                          (1 << 0)\n#       define DC_HPDx_INT_POLARITY                     (1 << 8)\n#       define DC_HPDx_INT_EN                           (1 << 16)\n#       define DC_HPDx_RX_INT_ACK                       (1 << 20)\n#       define DC_HPDx_RX_INT_EN                        (1 << 24)\n\n#define DC_HPD1_CONTROL                                   0x6024\n#define DC_HPD2_CONTROL                                   0x6030\n#define DC_HPD3_CONTROL                                   0x603c\n#define DC_HPD4_CONTROL                                   0x6048\n#define DC_HPD5_CONTROL                                   0x6054\n#define DC_HPD6_CONTROL                                   0x6060\n#       define DC_HPDx_CONNECTION_TIMER(x)                ((x) << 0)\n#       define DC_HPDx_RX_INT_TIMER(x)                    ((x) << 16)\n#       define DC_HPDx_EN                                 (1 << 28)\n\n \n#define FMT_DYNAMIC_EXP_CNTL                 0x6fb4\n#       define FMT_DYNAMIC_EXP_EN            (1 << 0)\n#       define FMT_DYNAMIC_EXP_MODE          (1 << 4)\n         \n#define FMT_CONTROL                          0x6fb8\n#       define FMT_PIXEL_ENCODING            (1 << 16)\n         \n#define FMT_BIT_DEPTH_CONTROL                0x6fc8\n#       define FMT_TRUNCATE_EN               (1 << 0)\n#       define FMT_TRUNCATE_DEPTH            (1 << 4)\n#       define FMT_SPATIAL_DITHER_EN         (1 << 8)\n#       define FMT_SPATIAL_DITHER_MODE(x)    ((x) << 9)\n#       define FMT_SPATIAL_DITHER_DEPTH      (1 << 12)\n#       define FMT_FRAME_RANDOM_ENABLE       (1 << 13)\n#       define FMT_RGB_RANDOM_ENABLE         (1 << 14)\n#       define FMT_HIGHPASS_RANDOM_ENABLE    (1 << 15)\n#       define FMT_TEMPORAL_DITHER_EN        (1 << 16)\n#       define FMT_TEMPORAL_DITHER_DEPTH     (1 << 20)\n#       define FMT_TEMPORAL_DITHER_OFFSET(x) ((x) << 21)\n#       define FMT_TEMPORAL_LEVEL            (1 << 24)\n#       define FMT_TEMPORAL_DITHER_RESET     (1 << 25)\n#       define FMT_25FRC_SEL(x)              ((x) << 26)\n#       define FMT_50FRC_SEL(x)              ((x) << 28)\n#       define FMT_75FRC_SEL(x)              ((x) << 30)\n#define FMT_CLAMP_CONTROL                    0x6fe4\n#       define FMT_CLAMP_DATA_EN             (1 << 0)\n#       define FMT_CLAMP_COLOR_FORMAT(x)     ((x) << 16)\n#       define FMT_CLAMP_6BPC                0\n#       define FMT_CLAMP_8BPC                1\n#       define FMT_CLAMP_10BPC               2\n\n \n#define DMA_RB_RPTR                                       0xd008\n#define DMA_RB_WPTR                                       0xd00c\n\n#define DMA_CNTL                                          0xd02c\n#       define TRAP_ENABLE                                (1 << 0)\n#       define SEM_INCOMPLETE_INT_ENABLE                  (1 << 1)\n#       define SEM_WAIT_INT_ENABLE                        (1 << 2)\n#       define DATA_SWAP_ENABLE                           (1 << 3)\n#       define FENCE_SWAP_ENABLE                          (1 << 4)\n#       define CTXEMPTY_INT_ENABLE                        (1 << 28)\n#define DMA_TILING_CONFIG  \t\t\t\t  0xD0B8\n\n#define CAYMAN_DMA1_CNTL                                  0xd82c\n\n \n#define DMA_PACKET(cmd, sub_cmd, n) ((((cmd) & 0xF) << 28) |    \\\n                                    (((sub_cmd) & 0xFF) << 20) |\\\n                                    (((n) & 0xFFFFF) << 0))\n#define GET_DMA_CMD(h) (((h) & 0xf0000000) >> 28)\n#define GET_DMA_COUNT(h) ((h) & 0x000fffff)\n#define GET_DMA_SUB_CMD(h) (((h) & 0x0ff00000) >> 20)\n\n \n#define\tDMA_PACKET_WRITE                        0x2\n#define\tDMA_PACKET_COPY                         0x3\n#define\tDMA_PACKET_INDIRECT_BUFFER              0x4\n#define\tDMA_PACKET_SEMAPHORE                    0x5\n#define\tDMA_PACKET_FENCE                        0x6\n#define\tDMA_PACKET_TRAP                         0x7\n#define\tDMA_PACKET_SRBM_WRITE                   0x9\n#define\tDMA_PACKET_CONSTANT_FILL                0xd\n#define\tDMA_PACKET_NOP                          0xf\n\n \n#define PB0_PIF_CNTL                                      0x10\n#       define LS2_EXIT_TIME(x)                           ((x) << 17)\n#       define LS2_EXIT_TIME_MASK                         (0x7 << 17)\n#       define LS2_EXIT_TIME_SHIFT                        17\n#define PB0_PIF_PAIRING                                   0x11\n#       define MULTI_PIF                                  (1 << 25)\n#define PB0_PIF_PWRDOWN_0                                 0x12\n#       define PLL_POWER_STATE_IN_TXS2_0(x)               ((x) << 7)\n#       define PLL_POWER_STATE_IN_TXS2_0_MASK             (0x7 << 7)\n#       define PLL_POWER_STATE_IN_TXS2_0_SHIFT            7\n#       define PLL_POWER_STATE_IN_OFF_0(x)                ((x) << 10)\n#       define PLL_POWER_STATE_IN_OFF_0_MASK              (0x7 << 10)\n#       define PLL_POWER_STATE_IN_OFF_0_SHIFT             10\n#       define PLL_RAMP_UP_TIME_0(x)                      ((x) << 24)\n#       define PLL_RAMP_UP_TIME_0_MASK                    (0x7 << 24)\n#       define PLL_RAMP_UP_TIME_0_SHIFT                   24\n#define PB0_PIF_PWRDOWN_1                                 0x13\n#       define PLL_POWER_STATE_IN_TXS2_1(x)               ((x) << 7)\n#       define PLL_POWER_STATE_IN_TXS2_1_MASK             (0x7 << 7)\n#       define PLL_POWER_STATE_IN_TXS2_1_SHIFT            7\n#       define PLL_POWER_STATE_IN_OFF_1(x)                ((x) << 10)\n#       define PLL_POWER_STATE_IN_OFF_1_MASK              (0x7 << 10)\n#       define PLL_POWER_STATE_IN_OFF_1_SHIFT             10\n#       define PLL_RAMP_UP_TIME_1(x)                      ((x) << 24)\n#       define PLL_RAMP_UP_TIME_1_MASK                    (0x7 << 24)\n#       define PLL_RAMP_UP_TIME_1_SHIFT                   24\n \n#define PB1_PIF_CNTL                                      0x10\n#define PB1_PIF_PAIRING                                   0x11\n#define PB1_PIF_PWRDOWN_0                                 0x12\n#define PB1_PIF_PWRDOWN_1                                 0x13\n \n#define PCIE_LC_CNTL                                      0xa0\n#       define LC_L0S_INACTIVITY(x)                       ((x) << 8)\n#       define LC_L0S_INACTIVITY_MASK                     (0xf << 8)\n#       define LC_L0S_INACTIVITY_SHIFT                    8\n#       define LC_L1_INACTIVITY(x)                        ((x) << 12)\n#       define LC_L1_INACTIVITY_MASK                      (0xf << 12)\n#       define LC_L1_INACTIVITY_SHIFT                     12\n#       define LC_PMI_TO_L1_DIS                           (1 << 16)\n#       define LC_ASPM_TO_L1_DIS                          (1 << 24)\n#define PCIE_LC_TRAINING_CNTL                             0xa1  \n#define PCIE_LC_LINK_WIDTH_CNTL                           0xa2  \n#       define LC_LINK_WIDTH_SHIFT                        0\n#       define LC_LINK_WIDTH_MASK                         0x7\n#       define LC_LINK_WIDTH_X0                           0\n#       define LC_LINK_WIDTH_X1                           1\n#       define LC_LINK_WIDTH_X2                           2\n#       define LC_LINK_WIDTH_X4                           3\n#       define LC_LINK_WIDTH_X8                           4\n#       define LC_LINK_WIDTH_X16                          6\n#       define LC_LINK_WIDTH_RD_SHIFT                     4\n#       define LC_LINK_WIDTH_RD_MASK                      0x70\n#       define LC_RECONFIG_ARC_MISSING_ESCAPE             (1 << 7)\n#       define LC_RECONFIG_NOW                            (1 << 8)\n#       define LC_RENEGOTIATION_SUPPORT                   (1 << 9)\n#       define LC_RENEGOTIATE_EN                          (1 << 10)\n#       define LC_SHORT_RECONFIG_EN                       (1 << 11)\n#       define LC_UPCONFIGURE_SUPPORT                     (1 << 12)\n#       define LC_UPCONFIGURE_DIS                         (1 << 13)\n#       define LC_DYN_LANES_PWR_STATE(x)                  ((x) << 21)\n#       define LC_DYN_LANES_PWR_STATE_MASK                (0x3 << 21)\n#       define LC_DYN_LANES_PWR_STATE_SHIFT               21\n#define PCIE_LC_SPEED_CNTL                                0xa4  \n#       define LC_GEN2_EN_STRAP                           (1 << 0)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 << 1)\n#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 << 5)\n#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 << 6)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 << 8)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     3\n#       define LC_CURRENT_DATA_RATE                       (1 << 11)\n#       define LC_HW_VOLTAGE_IF_CONTROL(x)                ((x) << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_MASK              (3 << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_SHIFT             12\n#       define LC_VOLTAGE_TIMER_SEL_MASK                  (0xf << 14)\n#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 << 21)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 << 23)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 << 24)\n#define MM_CFGREGS_CNTL                                   0x544c\n#       define MM_WR_TO_CFG_EN                            (1 << 3)\n#define LINK_CNTL2                                        0x88  \n#       define TARGET_LINK_SPEED_MASK                     (0xf << 0)\n#       define SELECTABLE_DEEMPHASIS                      (1 << 6)\n\n\n \n#define UVD_UDEC_ADDR_CONFIG\t\t\t\t0xef4c\n#define UVD_UDEC_DB_ADDR_CONFIG\t\t\t\t0xef50\n#define UVD_UDEC_DBW_ADDR_CONFIG\t\t\t0xef54\n#define UVD_NO_OP\t\t\t\t\t0xeffc\n#define UVD_RBC_RB_RPTR\t\t\t\t\t0xf690\n#define UVD_RBC_RB_WPTR\t\t\t\t\t0xf694\n#define UVD_STATUS\t\t\t\t\t0xf6bc\n\n \n#define PACKET0(reg, n)\t((RADEON_PACKET_TYPE0 << 30) |\t\t\t\\\n\t\t\t (((reg) >> 2) & 0xFFFF) |\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n#define CP_PACKET2\t\t\t0x80000000\n#define\t\tPACKET2_PAD_SHIFT\t\t0\n#define\t\tPACKET2_PAD_MASK\t\t(0x3fffffff << 0)\n\n#define PACKET2(v)\t(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))\n\n#define PACKET3(op, n)\t((RADEON_PACKET_TYPE3 << 30) |\t\t\t\\\n\t\t\t (((op) & 0xFF) << 8) |\t\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n\n \n#define\tPACKET3_NOP\t\t\t\t\t0x10\n#define\tPACKET3_SET_BASE\t\t\t\t0x11\n#define\tPACKET3_CLEAR_STATE\t\t\t\t0x12\n#define\tPACKET3_INDEX_BUFFER_SIZE\t\t\t0x13\n#define\tPACKET3_DISPATCH_DIRECT\t\t\t\t0x15\n#define\tPACKET3_DISPATCH_INDIRECT\t\t\t0x16\n#define\tPACKET3_INDIRECT_BUFFER_END\t\t\t0x17\n#define\tPACKET3_MODE_CONTROL\t\t\t\t0x18\n#define\tPACKET3_SET_PREDICATION\t\t\t\t0x20\n#define\tPACKET3_REG_RMW\t\t\t\t\t0x21\n#define\tPACKET3_COND_EXEC\t\t\t\t0x22\n#define\tPACKET3_PRED_EXEC\t\t\t\t0x23\n#define\tPACKET3_DRAW_INDIRECT\t\t\t\t0x24\n#define\tPACKET3_DRAW_INDEX_INDIRECT\t\t\t0x25\n#define\tPACKET3_INDEX_BASE\t\t\t\t0x26\n#define\tPACKET3_DRAW_INDEX_2\t\t\t\t0x27\n#define\tPACKET3_CONTEXT_CONTROL\t\t\t\t0x28\n#define\tPACKET3_DRAW_INDEX_OFFSET\t\t\t0x29\n#define\tPACKET3_INDEX_TYPE\t\t\t\t0x2A\n#define\tPACKET3_DRAW_INDEX\t\t\t\t0x2B\n#define\tPACKET3_DRAW_INDEX_AUTO\t\t\t\t0x2D\n#define\tPACKET3_DRAW_INDEX_IMMD\t\t\t\t0x2E\n#define\tPACKET3_NUM_INSTANCES\t\t\t\t0x2F\n#define\tPACKET3_DRAW_INDEX_MULTI_AUTO\t\t\t0x30\n#define\tPACKET3_STRMOUT_BUFFER_UPDATE\t\t\t0x34\n#define\tPACKET3_DRAW_INDEX_OFFSET_2\t\t\t0x35\n#define\tPACKET3_DRAW_INDEX_MULTI_ELEMENT\t\t0x36\n#define\tPACKET3_MEM_SEMAPHORE\t\t\t\t0x39\n#define\tPACKET3_MPEG_INDEX\t\t\t\t0x3A\n#define\tPACKET3_COPY_DW\t\t\t\t\t0x3B\n#define\tPACKET3_WAIT_REG_MEM\t\t\t\t0x3C\n#define\tPACKET3_MEM_WRITE\t\t\t\t0x3D\n#define\tPACKET3_INDIRECT_BUFFER\t\t\t\t0x32\n#define\tPACKET3_CP_DMA\t\t\t\t\t0x41\n \n#              define PACKET3_CP_DMA_DST_SEL(x)    ((x) << 20)\n                 \n#              define PACKET3_CP_DMA_ENGINE(x)     ((x) << 27)\n                 \n#              define PACKET3_CP_DMA_SRC_SEL(x)    ((x) << 29)\n                 \n#              define PACKET3_CP_DMA_CP_SYNC       (1 << 31)\n \n#              define PACKET3_CP_DMA_DIS_WC        (1 << 21)\n#              define PACKET3_CP_DMA_CMD_SRC_SWAP(x) ((x) << 22)\n                 \n#              define PACKET3_CP_DMA_CMD_DST_SWAP(x) ((x) << 24)\n                 \n#              define PACKET3_CP_DMA_CMD_SAS       (1 << 26)\n                 \n#              define PACKET3_CP_DMA_CMD_DAS       (1 << 27)\n                 \n#              define PACKET3_CP_DMA_CMD_SAIC      (1 << 28)\n#              define PACKET3_CP_DMA_CMD_DAIC      (1 << 29)\n#define\tPACKET3_PFP_SYNC_ME\t\t\t\t0x42\n#define\tPACKET3_SURFACE_SYNC\t\t\t\t0x43\n#              define PACKET3_CB0_DEST_BASE_ENA    (1 << 6)\n#              define PACKET3_CB1_DEST_BASE_ENA    (1 << 7)\n#              define PACKET3_CB2_DEST_BASE_ENA    (1 << 8)\n#              define PACKET3_CB3_DEST_BASE_ENA    (1 << 9)\n#              define PACKET3_CB4_DEST_BASE_ENA    (1 << 10)\n#              define PACKET3_CB5_DEST_BASE_ENA    (1 << 11)\n#              define PACKET3_CB6_DEST_BASE_ENA    (1 << 12)\n#              define PACKET3_CB7_DEST_BASE_ENA    (1 << 13)\n#              define PACKET3_DB_DEST_BASE_ENA     (1 << 14)\n#              define PACKET3_CB8_DEST_BASE_ENA    (1 << 15)\n#              define PACKET3_CB9_DEST_BASE_ENA    (1 << 16)\n#              define PACKET3_CB10_DEST_BASE_ENA   (1 << 17)\n#              define PACKET3_CB11_DEST_BASE_ENA   (1 << 18)\n#              define PACKET3_FULL_CACHE_ENA       (1 << 20)\n#              define PACKET3_TC_ACTION_ENA        (1 << 23)\n#              define PACKET3_VC_ACTION_ENA        (1 << 24)\n#              define PACKET3_CB_ACTION_ENA        (1 << 25)\n#              define PACKET3_DB_ACTION_ENA        (1 << 26)\n#              define PACKET3_SH_ACTION_ENA        (1 << 27)\n#              define PACKET3_SX_ACTION_ENA        (1 << 28)\n#define\tPACKET3_ME_INITIALIZE\t\t\t\t0x44\n#define\t\tPACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)\n#define\tPACKET3_COND_WRITE\t\t\t\t0x45\n#define\tPACKET3_EVENT_WRITE\t\t\t\t0x46\n#define\tPACKET3_EVENT_WRITE_EOP\t\t\t\t0x47\n#define\tPACKET3_EVENT_WRITE_EOS\t\t\t\t0x48\n#define\tPACKET3_PREAMBLE_CNTL\t\t\t\t0x4A\n#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 << 28)\n#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 << 28)\n#define\tPACKET3_RB_OFFSET\t\t\t\t0x4B\n#define\tPACKET3_ALU_PS_CONST_BUFFER_COPY\t\t0x4C\n#define\tPACKET3_ALU_VS_CONST_BUFFER_COPY\t\t0x4D\n#define\tPACKET3_ALU_PS_CONST_UPDATE\t\t        0x4E\n#define\tPACKET3_ALU_VS_CONST_UPDATE\t\t        0x4F\n#define\tPACKET3_ONE_REG_WRITE\t\t\t\t0x57\n#define\tPACKET3_SET_CONFIG_REG\t\t\t\t0x68\n#define\t\tPACKET3_SET_CONFIG_REG_START\t\t\t0x00008000\n#define\t\tPACKET3_SET_CONFIG_REG_END\t\t\t0x0000ac00\n#define\tPACKET3_SET_CONTEXT_REG\t\t\t\t0x69\n#define\t\tPACKET3_SET_CONTEXT_REG_START\t\t\t0x00028000\n#define\t\tPACKET3_SET_CONTEXT_REG_END\t\t\t0x00029000\n#define\tPACKET3_SET_ALU_CONST\t\t\t\t0x6A\n \n#define\tPACKET3_SET_BOOL_CONST\t\t\t\t0x6B\n#define\t\tPACKET3_SET_BOOL_CONST_START\t\t\t0x0003a500\n#define\t\tPACKET3_SET_BOOL_CONST_END\t\t\t0x0003a518\n#define\tPACKET3_SET_LOOP_CONST\t\t\t\t0x6C\n#define\t\tPACKET3_SET_LOOP_CONST_START\t\t\t0x0003a200\n#define\t\tPACKET3_SET_LOOP_CONST_END\t\t\t0x0003a500\n#define\tPACKET3_SET_RESOURCE\t\t\t\t0x6D\n#define\t\tPACKET3_SET_RESOURCE_START\t\t\t0x00030000\n#define\t\tPACKET3_SET_RESOURCE_END\t\t\t0x00038000\n#define\tPACKET3_SET_SAMPLER\t\t\t\t0x6E\n#define\t\tPACKET3_SET_SAMPLER_START\t\t\t0x0003c000\n#define\t\tPACKET3_SET_SAMPLER_END\t\t\t\t0x0003c600\n#define\tPACKET3_SET_CTL_CONST\t\t\t\t0x6F\n#define\t\tPACKET3_SET_CTL_CONST_START\t\t\t0x0003cff0\n#define\t\tPACKET3_SET_CTL_CONST_END\t\t\t0x0003ff0c\n#define\tPACKET3_SET_RESOURCE_OFFSET\t\t\t0x70\n#define\tPACKET3_SET_ALU_CONST_VS\t\t\t0x71\n#define\tPACKET3_SET_ALU_CONST_DI\t\t\t0x72\n#define\tPACKET3_SET_CONTEXT_REG_INDIRECT\t\t0x73\n#define\tPACKET3_SET_RESOURCE_INDIRECT\t\t\t0x74\n#define\tPACKET3_SET_APPEND_CNT\t\t\t        0x75\n \n#define PACKET3_SET_APPEND_CNT_SRC_SELECT(x) ((x) << 0)\n#define G_PACKET3_SET_APPEND_CNT_SRC_SELECT(x) ((x & 0x3) >> 0)\n \n#define PACKET3_SAC_SRC_SEL_DATA 0x0\n \n#define PACKET3_SAC_SRC_SEL_REG  0x1\n \n#define PACKET3_SAC_SRC_SEL_GDS  0x2\n \n#define PACKET3_SAC_SRC_SEL_MEM  0x3\n\n#define\tSQ_RESOURCE_CONSTANT_WORD7_0\t\t\t\t0x3001c\n#define\t\tS__SQ_CONSTANT_TYPE(x)\t\t\t(((x) & 3) << 30)\n#define\t\tG__SQ_CONSTANT_TYPE(x)\t\t\t(((x) >> 30) & 3)\n#define\t\t\tSQ_TEX_VTX_INVALID_TEXTURE\t\t\t0x0\n#define\t\t\tSQ_TEX_VTX_INVALID_BUFFER\t\t\t0x1\n#define\t\t\tSQ_TEX_VTX_VALID_TEXTURE\t\t\t0x2\n#define\t\t\tSQ_TEX_VTX_VALID_BUFFER\t\t\t\t0x3\n\n#define VGT_VTX_VECT_EJECT_REG\t\t\t\t0x88b0\n\n#define SQ_CONST_MEM_BASE\t\t\t\t0x8df8\n\n#define SQ_ESGS_RING_BASE\t\t\t\t0x8c40\n#define SQ_ESGS_RING_SIZE\t\t\t\t0x8c44\n#define SQ_GSVS_RING_BASE\t\t\t\t0x8c48\n#define SQ_GSVS_RING_SIZE\t\t\t\t0x8c4c\n#define SQ_ESTMP_RING_BASE\t\t\t\t0x8c50\n#define SQ_ESTMP_RING_SIZE\t\t\t\t0x8c54\n#define SQ_GSTMP_RING_BASE\t\t\t\t0x8c58\n#define SQ_GSTMP_RING_SIZE\t\t\t\t0x8c5c\n#define SQ_VSTMP_RING_BASE\t\t\t\t0x8c60\n#define SQ_VSTMP_RING_SIZE\t\t\t\t0x8c64\n#define SQ_PSTMP_RING_BASE\t\t\t\t0x8c68\n#define SQ_PSTMP_RING_SIZE\t\t\t\t0x8c6c\n#define SQ_LSTMP_RING_BASE\t\t\t\t0x8e10\n#define SQ_LSTMP_RING_SIZE\t\t\t\t0x8e14\n#define SQ_HSTMP_RING_BASE\t\t\t\t0x8e18\n#define SQ_HSTMP_RING_SIZE\t\t\t\t0x8e1c\n#define VGT_TF_RING_SIZE\t\t\t\t0x8988\n\n#define SQ_ESGS_RING_ITEMSIZE\t\t\t\t0x28900\n#define SQ_GSVS_RING_ITEMSIZE\t\t\t\t0x28904\n#define SQ_ESTMP_RING_ITEMSIZE\t\t\t\t0x28908\n#define SQ_GSTMP_RING_ITEMSIZE\t\t\t\t0x2890c\n#define SQ_VSTMP_RING_ITEMSIZE\t\t\t\t0x28910\n#define SQ_PSTMP_RING_ITEMSIZE\t\t\t\t0x28914\n#define SQ_LSTMP_RING_ITEMSIZE\t\t\t\t0x28830\n#define SQ_HSTMP_RING_ITEMSIZE\t\t\t\t0x28834\n\n#define SQ_GS_VERT_ITEMSIZE\t\t\t\t0x2891c\n#define SQ_GS_VERT_ITEMSIZE_1\t\t\t\t0x28920\n#define SQ_GS_VERT_ITEMSIZE_2\t\t\t\t0x28924\n#define SQ_GS_VERT_ITEMSIZE_3\t\t\t\t0x28928\n#define SQ_GSVS_RING_OFFSET_1\t\t\t\t0x2892c\n#define SQ_GSVS_RING_OFFSET_2\t\t\t\t0x28930\n#define SQ_GSVS_RING_OFFSET_3\t\t\t\t0x28934\n\n#define SQ_ALU_CONST_BUFFER_SIZE_PS_0\t\t\t0x28140\n#define SQ_ALU_CONST_BUFFER_SIZE_HS_0\t\t\t0x28f80\n\n#define SQ_ALU_CONST_CACHE_PS_0\t\t\t\t0x28940\n#define SQ_ALU_CONST_CACHE_PS_1\t\t\t\t0x28944\n#define SQ_ALU_CONST_CACHE_PS_2\t\t\t\t0x28948\n#define SQ_ALU_CONST_CACHE_PS_3\t\t\t\t0x2894c\n#define SQ_ALU_CONST_CACHE_PS_4\t\t\t\t0x28950\n#define SQ_ALU_CONST_CACHE_PS_5\t\t\t\t0x28954\n#define SQ_ALU_CONST_CACHE_PS_6\t\t\t\t0x28958\n#define SQ_ALU_CONST_CACHE_PS_7\t\t\t\t0x2895c\n#define SQ_ALU_CONST_CACHE_PS_8\t\t\t\t0x28960\n#define SQ_ALU_CONST_CACHE_PS_9\t\t\t\t0x28964\n#define SQ_ALU_CONST_CACHE_PS_10\t\t\t0x28968\n#define SQ_ALU_CONST_CACHE_PS_11\t\t\t0x2896c\n#define SQ_ALU_CONST_CACHE_PS_12\t\t\t0x28970\n#define SQ_ALU_CONST_CACHE_PS_13\t\t\t0x28974\n#define SQ_ALU_CONST_CACHE_PS_14\t\t\t0x28978\n#define SQ_ALU_CONST_CACHE_PS_15\t\t\t0x2897c\n#define SQ_ALU_CONST_CACHE_VS_0\t\t\t\t0x28980\n#define SQ_ALU_CONST_CACHE_VS_1\t\t\t\t0x28984\n#define SQ_ALU_CONST_CACHE_VS_2\t\t\t\t0x28988\n#define SQ_ALU_CONST_CACHE_VS_3\t\t\t\t0x2898c\n#define SQ_ALU_CONST_CACHE_VS_4\t\t\t\t0x28990\n#define SQ_ALU_CONST_CACHE_VS_5\t\t\t\t0x28994\n#define SQ_ALU_CONST_CACHE_VS_6\t\t\t\t0x28998\n#define SQ_ALU_CONST_CACHE_VS_7\t\t\t\t0x2899c\n#define SQ_ALU_CONST_CACHE_VS_8\t\t\t\t0x289a0\n#define SQ_ALU_CONST_CACHE_VS_9\t\t\t\t0x289a4\n#define SQ_ALU_CONST_CACHE_VS_10\t\t\t0x289a8\n#define SQ_ALU_CONST_CACHE_VS_11\t\t\t0x289ac\n#define SQ_ALU_CONST_CACHE_VS_12\t\t\t0x289b0\n#define SQ_ALU_CONST_CACHE_VS_13\t\t\t0x289b4\n#define SQ_ALU_CONST_CACHE_VS_14\t\t\t0x289b8\n#define SQ_ALU_CONST_CACHE_VS_15\t\t\t0x289bc\n#define SQ_ALU_CONST_CACHE_GS_0\t\t\t\t0x289c0\n#define SQ_ALU_CONST_CACHE_GS_1\t\t\t\t0x289c4\n#define SQ_ALU_CONST_CACHE_GS_2\t\t\t\t0x289c8\n#define SQ_ALU_CONST_CACHE_GS_3\t\t\t\t0x289cc\n#define SQ_ALU_CONST_CACHE_GS_4\t\t\t\t0x289d0\n#define SQ_ALU_CONST_CACHE_GS_5\t\t\t\t0x289d4\n#define SQ_ALU_CONST_CACHE_GS_6\t\t\t\t0x289d8\n#define SQ_ALU_CONST_CACHE_GS_7\t\t\t\t0x289dc\n#define SQ_ALU_CONST_CACHE_GS_8\t\t\t\t0x289e0\n#define SQ_ALU_CONST_CACHE_GS_9\t\t\t\t0x289e4\n#define SQ_ALU_CONST_CACHE_GS_10\t\t\t0x289e8\n#define SQ_ALU_CONST_CACHE_GS_11\t\t\t0x289ec\n#define SQ_ALU_CONST_CACHE_GS_12\t\t\t0x289f0\n#define SQ_ALU_CONST_CACHE_GS_13\t\t\t0x289f4\n#define SQ_ALU_CONST_CACHE_GS_14\t\t\t0x289f8\n#define SQ_ALU_CONST_CACHE_GS_15\t\t\t0x289fc\n#define SQ_ALU_CONST_CACHE_HS_0\t\t\t\t0x28f00\n#define SQ_ALU_CONST_CACHE_HS_1\t\t\t\t0x28f04\n#define SQ_ALU_CONST_CACHE_HS_2\t\t\t\t0x28f08\n#define SQ_ALU_CONST_CACHE_HS_3\t\t\t\t0x28f0c\n#define SQ_ALU_CONST_CACHE_HS_4\t\t\t\t0x28f10\n#define SQ_ALU_CONST_CACHE_HS_5\t\t\t\t0x28f14\n#define SQ_ALU_CONST_CACHE_HS_6\t\t\t\t0x28f18\n#define SQ_ALU_CONST_CACHE_HS_7\t\t\t\t0x28f1c\n#define SQ_ALU_CONST_CACHE_HS_8\t\t\t\t0x28f20\n#define SQ_ALU_CONST_CACHE_HS_9\t\t\t\t0x28f24\n#define SQ_ALU_CONST_CACHE_HS_10\t\t\t0x28f28\n#define SQ_ALU_CONST_CACHE_HS_11\t\t\t0x28f2c\n#define SQ_ALU_CONST_CACHE_HS_12\t\t\t0x28f30\n#define SQ_ALU_CONST_CACHE_HS_13\t\t\t0x28f34\n#define SQ_ALU_CONST_CACHE_HS_14\t\t\t0x28f38\n#define SQ_ALU_CONST_CACHE_HS_15\t\t\t0x28f3c\n#define SQ_ALU_CONST_CACHE_LS_0\t\t\t\t0x28f40\n#define SQ_ALU_CONST_CACHE_LS_1\t\t\t\t0x28f44\n#define SQ_ALU_CONST_CACHE_LS_2\t\t\t\t0x28f48\n#define SQ_ALU_CONST_CACHE_LS_3\t\t\t\t0x28f4c\n#define SQ_ALU_CONST_CACHE_LS_4\t\t\t\t0x28f50\n#define SQ_ALU_CONST_CACHE_LS_5\t\t\t\t0x28f54\n#define SQ_ALU_CONST_CACHE_LS_6\t\t\t\t0x28f58\n#define SQ_ALU_CONST_CACHE_LS_7\t\t\t\t0x28f5c\n#define SQ_ALU_CONST_CACHE_LS_8\t\t\t\t0x28f60\n#define SQ_ALU_CONST_CACHE_LS_9\t\t\t\t0x28f64\n#define SQ_ALU_CONST_CACHE_LS_10\t\t\t0x28f68\n#define SQ_ALU_CONST_CACHE_LS_11\t\t\t0x28f6c\n#define SQ_ALU_CONST_CACHE_LS_12\t\t\t0x28f70\n#define SQ_ALU_CONST_CACHE_LS_13\t\t\t0x28f74\n#define SQ_ALU_CONST_CACHE_LS_14\t\t\t0x28f78\n#define SQ_ALU_CONST_CACHE_LS_15\t\t\t0x28f7c\n\n#define PA_SC_SCREEN_SCISSOR_TL                         0x28030\n#define PA_SC_GENERIC_SCISSOR_TL                        0x28240\n#define PA_SC_WINDOW_SCISSOR_TL                         0x28204\n\n#define VGT_PRIMITIVE_TYPE                              0x8958\n#define VGT_INDEX_TYPE                                  0x895C\n\n#define VGT_NUM_INDICES                                 0x8970\n\n#define VGT_COMPUTE_DIM_X                               0x8990\n#define VGT_COMPUTE_DIM_Y                               0x8994\n#define VGT_COMPUTE_DIM_Z                               0x8998\n#define VGT_COMPUTE_START_X                             0x899C\n#define VGT_COMPUTE_START_Y                             0x89A0\n#define VGT_COMPUTE_START_Z                             0x89A4\n#define VGT_COMPUTE_INDEX                               0x89A8\n#define VGT_COMPUTE_THREAD_GROUP_SIZE                   0x89AC\n#define VGT_HS_OFFCHIP_PARAM                            0x89B0\n\n#define DB_DEBUG\t\t\t\t\t0x9830\n#define DB_DEBUG2\t\t\t\t\t0x9834\n#define DB_DEBUG3\t\t\t\t\t0x9838\n#define DB_DEBUG4\t\t\t\t\t0x983C\n#define DB_WATERMARKS\t\t\t\t\t0x9854\n#define DB_DEPTH_CONTROL\t\t\t\t0x28800\n#define R_028800_DB_DEPTH_CONTROL                    0x028800\n#define   S_028800_STENCIL_ENABLE(x)                   (((x) & 0x1) << 0)\n#define   G_028800_STENCIL_ENABLE(x)                   (((x) >> 0) & 0x1)\n#define   C_028800_STENCIL_ENABLE                      0xFFFFFFFE\n#define   S_028800_Z_ENABLE(x)                         (((x) & 0x1) << 1)\n#define   G_028800_Z_ENABLE(x)                         (((x) >> 1) & 0x1)\n#define   C_028800_Z_ENABLE                            0xFFFFFFFD\n#define   S_028800_Z_WRITE_ENABLE(x)                   (((x) & 0x1) << 2)\n#define   G_028800_Z_WRITE_ENABLE(x)                   (((x) >> 2) & 0x1)\n#define   C_028800_Z_WRITE_ENABLE                      0xFFFFFFFB\n#define   S_028800_ZFUNC(x)                            (((x) & 0x7) << 4)\n#define   G_028800_ZFUNC(x)                            (((x) >> 4) & 0x7)\n#define   C_028800_ZFUNC                               0xFFFFFF8F\n#define   S_028800_BACKFACE_ENABLE(x)                  (((x) & 0x1) << 7)\n#define   G_028800_BACKFACE_ENABLE(x)                  (((x) >> 7) & 0x1)\n#define   C_028800_BACKFACE_ENABLE                     0xFFFFFF7F\n#define   S_028800_STENCILFUNC(x)                      (((x) & 0x7) << 8)\n#define   G_028800_STENCILFUNC(x)                      (((x) >> 8) & 0x7)\n#define   C_028800_STENCILFUNC                         0xFFFFF8FF\n#define     V_028800_STENCILFUNC_NEVER                 0x00000000\n#define     V_028800_STENCILFUNC_LESS                  0x00000001\n#define     V_028800_STENCILFUNC_EQUAL                 0x00000002\n#define     V_028800_STENCILFUNC_LEQUAL                0x00000003\n#define     V_028800_STENCILFUNC_GREATER               0x00000004\n#define     V_028800_STENCILFUNC_NOTEQUAL              0x00000005\n#define     V_028800_STENCILFUNC_GEQUAL                0x00000006\n#define     V_028800_STENCILFUNC_ALWAYS                0x00000007\n#define   S_028800_STENCILFAIL(x)                      (((x) & 0x7) << 11)\n#define   G_028800_STENCILFAIL(x)                      (((x) >> 11) & 0x7)\n#define   C_028800_STENCILFAIL                         0xFFFFC7FF\n#define     V_028800_STENCIL_KEEP                      0x00000000\n#define     V_028800_STENCIL_ZERO                      0x00000001\n#define     V_028800_STENCIL_REPLACE                   0x00000002\n#define     V_028800_STENCIL_INCR                      0x00000003\n#define     V_028800_STENCIL_DECR                      0x00000004\n#define     V_028800_STENCIL_INVERT                    0x00000005\n#define     V_028800_STENCIL_INCR_WRAP                 0x00000006\n#define     V_028800_STENCIL_DECR_WRAP                 0x00000007\n#define   S_028800_STENCILZPASS(x)                     (((x) & 0x7) << 14)\n#define   G_028800_STENCILZPASS(x)                     (((x) >> 14) & 0x7)\n#define   C_028800_STENCILZPASS                        0xFFFE3FFF\n#define   S_028800_STENCILZFAIL(x)                     (((x) & 0x7) << 17)\n#define   G_028800_STENCILZFAIL(x)                     (((x) >> 17) & 0x7)\n#define   C_028800_STENCILZFAIL                        0xFFF1FFFF\n#define   S_028800_STENCILFUNC_BF(x)                   (((x) & 0x7) << 20)\n#define   G_028800_STENCILFUNC_BF(x)                   (((x) >> 20) & 0x7)\n#define   C_028800_STENCILFUNC_BF                      0xFF8FFFFF\n#define   S_028800_STENCILFAIL_BF(x)                   (((x) & 0x7) << 23)\n#define   G_028800_STENCILFAIL_BF(x)                   (((x) >> 23) & 0x7)\n#define   C_028800_STENCILFAIL_BF                      0xFC7FFFFF\n#define   S_028800_STENCILZPASS_BF(x)                  (((x) & 0x7) << 26)\n#define   G_028800_STENCILZPASS_BF(x)                  (((x) >> 26) & 0x7)\n#define   C_028800_STENCILZPASS_BF                     0xE3FFFFFF\n#define   S_028800_STENCILZFAIL_BF(x)                  (((x) & 0x7) << 29)\n#define   G_028800_STENCILZFAIL_BF(x)                  (((x) >> 29) & 0x7)\n#define   C_028800_STENCILZFAIL_BF                     0x1FFFFFFF\n#define DB_DEPTH_VIEW\t\t\t\t\t0x28008\n#define R_028008_DB_DEPTH_VIEW                       0x00028008\n#define   S_028008_SLICE_START(x)                      (((x) & 0x7FF) << 0)\n#define   G_028008_SLICE_START(x)                      (((x) >> 0) & 0x7FF)\n#define   C_028008_SLICE_START                         0xFFFFF800\n#define   S_028008_SLICE_MAX(x)                        (((x) & 0x7FF) << 13)\n#define   G_028008_SLICE_MAX(x)                        (((x) >> 13) & 0x7FF)\n#define   C_028008_SLICE_MAX                           0xFF001FFF\n#define DB_HTILE_DATA_BASE\t\t\t\t0x28014\n#define DB_HTILE_SURFACE\t\t\t\t0x28abc\n#define   S_028ABC_HTILE_WIDTH(x)                      (((x) & 0x1) << 0)\n#define   G_028ABC_HTILE_WIDTH(x)                      (((x) >> 0) & 0x1)\n#define   C_028ABC_HTILE_WIDTH                         0xFFFFFFFE\n#define   S_028ABC_HTILE_HEIGHT(x)                      (((x) & 0x1) << 1)\n#define   G_028ABC_HTILE_HEIGHT(x)                      (((x) >> 1) & 0x1)\n#define   C_028ABC_HTILE_HEIGHT                         0xFFFFFFFD\n#define   G_028ABC_LINEAR(x)                           (((x) >> 2) & 0x1)\n#define DB_Z_INFO\t\t\t\t\t0x28040\n#       define Z_ARRAY_MODE(x)                          ((x) << 4)\n#       define DB_TILE_SPLIT(x)                         (((x) & 0x7) << 8)\n#       define DB_NUM_BANKS(x)                          (((x) & 0x3) << 12)\n#       define DB_BANK_WIDTH(x)                         (((x) & 0x3) << 16)\n#       define DB_BANK_HEIGHT(x)                        (((x) & 0x3) << 20)\n#       define DB_MACRO_TILE_ASPECT(x)                  (((x) & 0x3) << 24)\n#define R_028040_DB_Z_INFO                       0x028040\n#define   S_028040_FORMAT(x)                           (((x) & 0x3) << 0)\n#define   G_028040_FORMAT(x)                           (((x) >> 0) & 0x3)\n#define   C_028040_FORMAT                              0xFFFFFFFC\n#define     V_028040_Z_INVALID                     0x00000000\n#define     V_028040_Z_16                          0x00000001\n#define     V_028040_Z_24                          0x00000002\n#define     V_028040_Z_32_FLOAT                    0x00000003\n#define   S_028040_ARRAY_MODE(x)                       (((x) & 0xF) << 4)\n#define   G_028040_ARRAY_MODE(x)                       (((x) >> 4) & 0xF)\n#define   C_028040_ARRAY_MODE                          0xFFFFFF0F\n#define   S_028040_READ_SIZE(x)                        (((x) & 0x1) << 28)\n#define   G_028040_READ_SIZE(x)                        (((x) >> 28) & 0x1)\n#define   C_028040_READ_SIZE                           0xEFFFFFFF\n#define   S_028040_TILE_SURFACE_ENABLE(x)              (((x) & 0x1) << 29)\n#define   G_028040_TILE_SURFACE_ENABLE(x)              (((x) >> 29) & 0x1)\n#define   C_028040_TILE_SURFACE_ENABLE                 0xDFFFFFFF\n#define   S_028040_ZRANGE_PRECISION(x)                 (((x) & 0x1) << 31)\n#define   G_028040_ZRANGE_PRECISION(x)                 (((x) >> 31) & 0x1)\n#define   C_028040_ZRANGE_PRECISION                    0x7FFFFFFF\n#define   S_028040_TILE_SPLIT(x)                       (((x) & 0x7) << 8)\n#define   G_028040_TILE_SPLIT(x)                       (((x) >> 8) & 0x7)\n#define   S_028040_NUM_BANKS(x)                        (((x) & 0x3) << 12)\n#define   G_028040_NUM_BANKS(x)                        (((x) >> 12) & 0x3)\n#define   S_028040_BANK_WIDTH(x)                       (((x) & 0x3) << 16)\n#define   G_028040_BANK_WIDTH(x)                       (((x) >> 16) & 0x3)\n#define   S_028040_BANK_HEIGHT(x)                      (((x) & 0x3) << 20)\n#define   G_028040_BANK_HEIGHT(x)                      (((x) >> 20) & 0x3)\n#define   S_028040_MACRO_TILE_ASPECT(x)                (((x) & 0x3) << 24)\n#define   G_028040_MACRO_TILE_ASPECT(x)                (((x) >> 24) & 0x3)\n#define DB_STENCIL_INFO\t\t\t\t\t0x28044\n#define R_028044_DB_STENCIL_INFO                     0x028044\n#define   S_028044_FORMAT(x)                           (((x) & 0x1) << 0)\n#define   G_028044_FORMAT(x)                           (((x) >> 0) & 0x1)\n#define   C_028044_FORMAT                              0xFFFFFFFE\n#define\t    V_028044_STENCIL_INVALID\t\t\t0\n#define\t    V_028044_STENCIL_8\t\t\t\t1\n#define   G_028044_TILE_SPLIT(x)                       (((x) >> 8) & 0x7)\n#define DB_Z_READ_BASE\t\t\t\t\t0x28048\n#define DB_STENCIL_READ_BASE\t\t\t\t0x2804c\n#define DB_Z_WRITE_BASE\t\t\t\t\t0x28050\n#define DB_STENCIL_WRITE_BASE\t\t\t\t0x28054\n#define DB_DEPTH_SIZE\t\t\t\t\t0x28058\n#define R_028058_DB_DEPTH_SIZE                       0x028058\n#define   S_028058_PITCH_TILE_MAX(x)                   (((x) & 0x7FF) << 0)\n#define   G_028058_PITCH_TILE_MAX(x)                   (((x) >> 0) & 0x7FF)\n#define   C_028058_PITCH_TILE_MAX                      0xFFFFF800\n#define   S_028058_HEIGHT_TILE_MAX(x)                   (((x) & 0x7FF) << 11)\n#define   G_028058_HEIGHT_TILE_MAX(x)                   (((x) >> 11) & 0x7FF)\n#define   C_028058_HEIGHT_TILE_MAX                      0xFFC007FF\n#define R_02805C_DB_DEPTH_SLICE                      0x02805C\n#define   S_02805C_SLICE_TILE_MAX(x)                   (((x) & 0x3FFFFF) << 0)\n#define   G_02805C_SLICE_TILE_MAX(x)                   (((x) >> 0) & 0x3FFFFF)\n#define   C_02805C_SLICE_TILE_MAX                      0xFFC00000\n\n#define SQ_PGM_START_PS\t\t\t\t\t0x28840\n#define SQ_PGM_START_VS\t\t\t\t\t0x2885c\n#define SQ_PGM_START_GS\t\t\t\t\t0x28874\n#define SQ_PGM_START_ES\t\t\t\t\t0x2888c\n#define SQ_PGM_START_FS\t\t\t\t\t0x288a4\n#define SQ_PGM_START_HS\t\t\t\t\t0x288b8\n#define SQ_PGM_START_LS\t\t\t\t\t0x288d0\n\n#define\tVGT_STRMOUT_BUFFER_BASE_0\t\t\t0x28AD8\n#define\tVGT_STRMOUT_BUFFER_BASE_1\t\t\t0x28AE8\n#define\tVGT_STRMOUT_BUFFER_BASE_2\t\t\t0x28AF8\n#define\tVGT_STRMOUT_BUFFER_BASE_3\t\t\t0x28B08\n#define VGT_STRMOUT_BUFFER_SIZE_0\t\t\t0x28AD0\n#define VGT_STRMOUT_BUFFER_SIZE_1\t\t\t0x28AE0\n#define VGT_STRMOUT_BUFFER_SIZE_2\t\t\t0x28AF0\n#define VGT_STRMOUT_BUFFER_SIZE_3\t\t\t0x28B00\n#define VGT_STRMOUT_CONFIG\t\t\t\t0x28b94\n#define VGT_STRMOUT_BUFFER_CONFIG\t\t\t0x28b98\n\n#define CB_TARGET_MASK\t\t\t\t\t0x28238\n#define CB_SHADER_MASK\t\t\t\t\t0x2823c\n\n#define GDS_ADDR_BASE\t\t\t\t\t0x28720\n\n#define GDS_APPEND_COUNT_0\t\t\t\t0x2872C\n#define GDS_APPEND_COUNT_1\t\t\t\t0x28730\n#define GDS_APPEND_COUNT_2\t\t\t\t0x28734\n#define GDS_APPEND_COUNT_3\t\t\t\t0x28738\n#define GDS_APPEND_COUNT_4\t\t\t\t0x2873C\n#define GDS_APPEND_COUNT_5\t\t\t\t0x28740\n#define GDS_APPEND_COUNT_6\t\t\t\t0x28744\n#define GDS_APPEND_COUNT_7\t\t\t\t0x28748\n#define GDS_APPEND_COUNT_8\t\t\t\t0x2874c\n#define GDS_APPEND_COUNT_9\t\t\t\t0x28750\n#define GDS_APPEND_COUNT_10\t\t\t\t0x28754\n#define GDS_APPEND_COUNT_11\t\t\t\t0x28758\n\n#define\tCB_IMMED0_BASE\t\t\t\t\t0x28b9c\n#define\tCB_IMMED1_BASE\t\t\t\t\t0x28ba0\n#define\tCB_IMMED2_BASE\t\t\t\t\t0x28ba4\n#define\tCB_IMMED3_BASE\t\t\t\t\t0x28ba8\n#define\tCB_IMMED4_BASE\t\t\t\t\t0x28bac\n#define\tCB_IMMED5_BASE\t\t\t\t\t0x28bb0\n#define\tCB_IMMED6_BASE\t\t\t\t\t0x28bb4\n#define\tCB_IMMED7_BASE\t\t\t\t\t0x28bb8\n#define\tCB_IMMED8_BASE\t\t\t\t\t0x28bbc\n#define\tCB_IMMED9_BASE\t\t\t\t\t0x28bc0\n#define\tCB_IMMED10_BASE\t\t\t\t\t0x28bc4\n#define\tCB_IMMED11_BASE\t\t\t\t\t0x28bc8\n\n \n#define\tCB_COLOR0_BASE\t\t\t\t\t0x28c60\n#define\tCB_COLOR0_PITCH\t\t\t\t\t0x28c64\n#define\tCB_COLOR0_SLICE\t\t\t\t\t0x28c68\n#define\tCB_COLOR0_VIEW\t\t\t\t\t0x28c6c\n#define R_028C6C_CB_COLOR0_VIEW                      0x00028C6C\n#define   S_028C6C_SLICE_START(x)                      (((x) & 0x7FF) << 0)\n#define   G_028C6C_SLICE_START(x)                      (((x) >> 0) & 0x7FF)\n#define   C_028C6C_SLICE_START                         0xFFFFF800\n#define   S_028C6C_SLICE_MAX(x)                        (((x) & 0x7FF) << 13)\n#define   G_028C6C_SLICE_MAX(x)                        (((x) >> 13) & 0x7FF)\n#define   C_028C6C_SLICE_MAX                           0xFF001FFF\n#define R_028C70_CB_COLOR0_INFO                      0x028C70\n#define   S_028C70_ENDIAN(x)                           (((x) & 0x3) << 0)\n#define   G_028C70_ENDIAN(x)                           (((x) >> 0) & 0x3)\n#define   C_028C70_ENDIAN                              0xFFFFFFFC\n#define   S_028C70_FORMAT(x)                           (((x) & 0x3F) << 2)\n#define   G_028C70_FORMAT(x)                           (((x) >> 2) & 0x3F)\n#define   C_028C70_FORMAT                              0xFFFFFF03\n#define     V_028C70_COLOR_INVALID                     0x00000000\n#define     V_028C70_COLOR_8                           0x00000001\n#define     V_028C70_COLOR_4_4                         0x00000002\n#define     V_028C70_COLOR_3_3_2                       0x00000003\n#define     V_028C70_COLOR_16                          0x00000005\n#define     V_028C70_COLOR_16_FLOAT                    0x00000006\n#define     V_028C70_COLOR_8_8                         0x00000007\n#define     V_028C70_COLOR_5_6_5                       0x00000008\n#define     V_028C70_COLOR_6_5_5                       0x00000009\n#define     V_028C70_COLOR_1_5_5_5                     0x0000000A\n#define     V_028C70_COLOR_4_4_4_4                     0x0000000B\n#define     V_028C70_COLOR_5_5_5_1                     0x0000000C\n#define     V_028C70_COLOR_32                          0x0000000D\n#define     V_028C70_COLOR_32_FLOAT                    0x0000000E\n#define     V_028C70_COLOR_16_16                       0x0000000F\n#define     V_028C70_COLOR_16_16_FLOAT                 0x00000010\n#define     V_028C70_COLOR_8_24                        0x00000011\n#define     V_028C70_COLOR_8_24_FLOAT                  0x00000012\n#define     V_028C70_COLOR_24_8                        0x00000013\n#define     V_028C70_COLOR_24_8_FLOAT                  0x00000014\n#define     V_028C70_COLOR_10_11_11                    0x00000015\n#define     V_028C70_COLOR_10_11_11_FLOAT              0x00000016\n#define     V_028C70_COLOR_11_11_10                    0x00000017\n#define     V_028C70_COLOR_11_11_10_FLOAT              0x00000018\n#define     V_028C70_COLOR_2_10_10_10                  0x00000019\n#define     V_028C70_COLOR_8_8_8_8                     0x0000001A\n#define     V_028C70_COLOR_10_10_10_2                  0x0000001B\n#define     V_028C70_COLOR_X24_8_32_FLOAT              0x0000001C\n#define     V_028C70_COLOR_32_32                       0x0000001D\n#define     V_028C70_COLOR_32_32_FLOAT                 0x0000001E\n#define     V_028C70_COLOR_16_16_16_16                 0x0000001F\n#define     V_028C70_COLOR_16_16_16_16_FLOAT           0x00000020\n#define     V_028C70_COLOR_32_32_32_32                 0x00000022\n#define     V_028C70_COLOR_32_32_32_32_FLOAT           0x00000023\n#define     V_028C70_COLOR_32_32_32_FLOAT              0x00000030\n#define   S_028C70_ARRAY_MODE(x)                       (((x) & 0xF) << 8)\n#define   G_028C70_ARRAY_MODE(x)                       (((x) >> 8) & 0xF)\n#define   C_028C70_ARRAY_MODE                          0xFFFFF0FF\n#define     V_028C70_ARRAY_LINEAR_GENERAL              0x00000000\n#define     V_028C70_ARRAY_LINEAR_ALIGNED              0x00000001\n#define     V_028C70_ARRAY_1D_TILED_THIN1              0x00000002\n#define     V_028C70_ARRAY_2D_TILED_THIN1              0x00000004\n#define   S_028C70_NUMBER_TYPE(x)                      (((x) & 0x7) << 12)\n#define   G_028C70_NUMBER_TYPE(x)                      (((x) >> 12) & 0x7)\n#define   C_028C70_NUMBER_TYPE                         0xFFFF8FFF\n#define     V_028C70_NUMBER_UNORM                      0x00000000\n#define     V_028C70_NUMBER_SNORM                      0x00000001\n#define     V_028C70_NUMBER_USCALED                    0x00000002\n#define     V_028C70_NUMBER_SSCALED                    0x00000003\n#define     V_028C70_NUMBER_UINT                       0x00000004\n#define     V_028C70_NUMBER_SINT                       0x00000005\n#define     V_028C70_NUMBER_SRGB                       0x00000006\n#define     V_028C70_NUMBER_FLOAT                      0x00000007\n#define   S_028C70_COMP_SWAP(x)                        (((x) & 0x3) << 15)\n#define   G_028C70_COMP_SWAP(x)                        (((x) >> 15) & 0x3)\n#define   C_028C70_COMP_SWAP                           0xFFFE7FFF\n#define     V_028C70_SWAP_STD                          0x00000000\n#define     V_028C70_SWAP_ALT                          0x00000001\n#define     V_028C70_SWAP_STD_REV                      0x00000002\n#define     V_028C70_SWAP_ALT_REV                      0x00000003\n#define   S_028C70_FAST_CLEAR(x)                       (((x) & 0x1) << 17)\n#define   G_028C70_FAST_CLEAR(x)                       (((x) >> 17) & 0x1)\n#define   C_028C70_FAST_CLEAR                          0xFFFDFFFF\n#define   S_028C70_COMPRESSION(x)                      (((x) & 0x3) << 18)\n#define   G_028C70_COMPRESSION(x)                      (((x) >> 18) & 0x3)\n#define   C_028C70_COMPRESSION                         0xFFF3FFFF\n#define   S_028C70_BLEND_CLAMP(x)                      (((x) & 0x1) << 19)\n#define   G_028C70_BLEND_CLAMP(x)                      (((x) >> 19) & 0x1)\n#define   C_028C70_BLEND_CLAMP                         0xFFF7FFFF\n#define   S_028C70_BLEND_BYPASS(x)                     (((x) & 0x1) << 20)\n#define   G_028C70_BLEND_BYPASS(x)                     (((x) >> 20) & 0x1)\n#define   C_028C70_BLEND_BYPASS                        0xFFEFFFFF\n#define   S_028C70_SIMPLE_FLOAT(x)                     (((x) & 0x1) << 21)\n#define   G_028C70_SIMPLE_FLOAT(x)                     (((x) >> 21) & 0x1)\n#define   C_028C70_SIMPLE_FLOAT                        0xFFDFFFFF\n#define   S_028C70_ROUND_MODE(x)                       (((x) & 0x1) << 22)\n#define   G_028C70_ROUND_MODE(x)                       (((x) >> 22) & 0x1)\n#define   C_028C70_ROUND_MODE                          0xFFBFFFFF\n#define   S_028C70_TILE_COMPACT(x)                     (((x) & 0x1) << 23)\n#define   G_028C70_TILE_COMPACT(x)                     (((x) >> 23) & 0x1)\n#define   C_028C70_TILE_COMPACT                        0xFF7FFFFF\n#define   S_028C70_SOURCE_FORMAT(x)                    (((x) & 0x3) << 24)\n#define   G_028C70_SOURCE_FORMAT(x)                    (((x) >> 24) & 0x3)\n#define   C_028C70_SOURCE_FORMAT                       0xFCFFFFFF\n#define     V_028C70_EXPORT_4C_32BPC                   0x0\n#define     V_028C70_EXPORT_4C_16BPC                   0x1\n#define     V_028C70_EXPORT_2C_32BPC                   0x2  \n#define   S_028C70_RAT(x)                              (((x) & 0x1) << 26)\n#define   G_028C70_RAT(x)                              (((x) >> 26) & 0x1)\n#define   C_028C70_RAT                                 0xFBFFFFFF\n#define   S_028C70_RESOURCE_TYPE(x)                    (((x) & 0x7) << 27)\n#define   G_028C70_RESOURCE_TYPE(x)                    (((x) >> 27) & 0x7)\n#define   C_028C70_RESOURCE_TYPE                       0xC7FFFFFF\n\n#define\tCB_COLOR0_INFO\t\t\t\t\t0x28c70\n#\tdefine CB_FORMAT(x)\t\t\t\t((x) << 2)\n#       define CB_ARRAY_MODE(x)                         ((x) << 8)\n#       define ARRAY_LINEAR_GENERAL                     0\n#       define ARRAY_LINEAR_ALIGNED                     1\n#       define ARRAY_1D_TILED_THIN1                     2\n#       define ARRAY_2D_TILED_THIN1                     4\n#\tdefine CB_SOURCE_FORMAT(x)\t\t\t((x) << 24)\n#\tdefine CB_SF_EXPORT_FULL\t\t\t0\n#\tdefine CB_SF_EXPORT_NORM\t\t\t1\n#define R_028C74_CB_COLOR0_ATTRIB                      0x028C74\n#define   S_028C74_NON_DISP_TILING_ORDER(x)            (((x) & 0x1) << 4)\n#define   G_028C74_NON_DISP_TILING_ORDER(x)            (((x) >> 4) & 0x1)\n#define   C_028C74_NON_DISP_TILING_ORDER               0xFFFFFFEF\n#define   S_028C74_TILE_SPLIT(x)                       (((x) & 0xf) << 5)\n#define   G_028C74_TILE_SPLIT(x)                       (((x) >> 5) & 0xf)\n#define   S_028C74_NUM_BANKS(x)                        (((x) & 0x3) << 10)\n#define   G_028C74_NUM_BANKS(x)                        (((x) >> 10) & 0x3)\n#define   S_028C74_BANK_WIDTH(x)                       (((x) & 0x3) << 13)\n#define   G_028C74_BANK_WIDTH(x)                       (((x) >> 13) & 0x3)\n#define   S_028C74_BANK_HEIGHT(x)                      (((x) & 0x3) << 16)\n#define   G_028C74_BANK_HEIGHT(x)                      (((x) >> 16) & 0x3)\n#define   S_028C74_MACRO_TILE_ASPECT(x)                (((x) & 0x3) << 19)\n#define   G_028C74_MACRO_TILE_ASPECT(x)                (((x) >> 19) & 0x3)\n#define\tCB_COLOR0_ATTRIB\t\t\t\t0x28c74\n#       define CB_TILE_SPLIT(x)                         (((x) & 0x7) << 5)\n#       define ADDR_SURF_TILE_SPLIT_64B                 0\n#       define ADDR_SURF_TILE_SPLIT_128B                1\n#       define ADDR_SURF_TILE_SPLIT_256B                2\n#       define ADDR_SURF_TILE_SPLIT_512B                3\n#       define ADDR_SURF_TILE_SPLIT_1KB                 4\n#       define ADDR_SURF_TILE_SPLIT_2KB                 5\n#       define ADDR_SURF_TILE_SPLIT_4KB                 6\n#       define CB_NUM_BANKS(x)                          (((x) & 0x3) << 10)\n#       define ADDR_SURF_2_BANK                         0\n#       define ADDR_SURF_4_BANK                         1\n#       define ADDR_SURF_8_BANK                         2\n#       define ADDR_SURF_16_BANK                        3\n#       define CB_BANK_WIDTH(x)                         (((x) & 0x3) << 13)\n#       define ADDR_SURF_BANK_WIDTH_1                   0\n#       define ADDR_SURF_BANK_WIDTH_2                   1\n#       define ADDR_SURF_BANK_WIDTH_4                   2\n#       define ADDR_SURF_BANK_WIDTH_8                   3\n#       define CB_BANK_HEIGHT(x)                        (((x) & 0x3) << 16)\n#       define ADDR_SURF_BANK_HEIGHT_1                  0\n#       define ADDR_SURF_BANK_HEIGHT_2                  1\n#       define ADDR_SURF_BANK_HEIGHT_4                  2\n#       define ADDR_SURF_BANK_HEIGHT_8                  3\n#       define CB_MACRO_TILE_ASPECT(x)                  (((x) & 0x3) << 19)\n#define\tCB_COLOR0_DIM\t\t\t\t\t0x28c78\n \n#define\tCB_COLOR0_CMASK\t\t\t\t\t0x28c7c\n#define\tCB_COLOR0_CMASK_SLICE\t\t\t\t0x28c80\n#define\tCB_COLOR0_FMASK\t\t\t\t\t0x28c84\n#define\tCB_COLOR0_FMASK_SLICE\t\t\t\t0x28c88\n#define\tCB_COLOR0_CLEAR_WORD0\t\t\t\t0x28c8c\n#define\tCB_COLOR0_CLEAR_WORD1\t\t\t\t0x28c90\n#define\tCB_COLOR0_CLEAR_WORD2\t\t\t\t0x28c94\n#define\tCB_COLOR0_CLEAR_WORD3\t\t\t\t0x28c98\n\n#define\tCB_COLOR1_BASE\t\t\t\t\t0x28c9c\n#define\tCB_COLOR2_BASE\t\t\t\t\t0x28cd8\n#define\tCB_COLOR3_BASE\t\t\t\t\t0x28d14\n#define\tCB_COLOR4_BASE\t\t\t\t\t0x28d50\n#define\tCB_COLOR5_BASE\t\t\t\t\t0x28d8c\n#define\tCB_COLOR6_BASE\t\t\t\t\t0x28dc8\n#define\tCB_COLOR7_BASE\t\t\t\t\t0x28e04\n#define\tCB_COLOR8_BASE\t\t\t\t\t0x28e40\n#define\tCB_COLOR9_BASE\t\t\t\t\t0x28e5c\n#define\tCB_COLOR10_BASE\t\t\t\t\t0x28e78\n#define\tCB_COLOR11_BASE\t\t\t\t\t0x28e94\n\n#define\tCB_COLOR1_PITCH\t\t\t\t\t0x28ca0\n#define\tCB_COLOR2_PITCH\t\t\t\t\t0x28cdc\n#define\tCB_COLOR3_PITCH\t\t\t\t\t0x28d18\n#define\tCB_COLOR4_PITCH\t\t\t\t\t0x28d54\n#define\tCB_COLOR5_PITCH\t\t\t\t\t0x28d90\n#define\tCB_COLOR6_PITCH\t\t\t\t\t0x28dcc\n#define\tCB_COLOR7_PITCH\t\t\t\t\t0x28e08\n#define\tCB_COLOR8_PITCH\t\t\t\t\t0x28e44\n#define\tCB_COLOR9_PITCH\t\t\t\t\t0x28e60\n#define\tCB_COLOR10_PITCH\t\t\t\t0x28e7c\n#define\tCB_COLOR11_PITCH\t\t\t\t0x28e98\n\n#define\tCB_COLOR1_SLICE\t\t\t\t\t0x28ca4\n#define\tCB_COLOR2_SLICE\t\t\t\t\t0x28ce0\n#define\tCB_COLOR3_SLICE\t\t\t\t\t0x28d1c\n#define\tCB_COLOR4_SLICE\t\t\t\t\t0x28d58\n#define\tCB_COLOR5_SLICE\t\t\t\t\t0x28d94\n#define\tCB_COLOR6_SLICE\t\t\t\t\t0x28dd0\n#define\tCB_COLOR7_SLICE\t\t\t\t\t0x28e0c\n#define\tCB_COLOR8_SLICE\t\t\t\t\t0x28e48\n#define\tCB_COLOR9_SLICE\t\t\t\t\t0x28e64\n#define\tCB_COLOR10_SLICE\t\t\t\t0x28e80\n#define\tCB_COLOR11_SLICE\t\t\t\t0x28e9c\n\n#define\tCB_COLOR1_VIEW\t\t\t\t\t0x28ca8\n#define\tCB_COLOR2_VIEW\t\t\t\t\t0x28ce4\n#define\tCB_COLOR3_VIEW\t\t\t\t\t0x28d20\n#define\tCB_COLOR4_VIEW\t\t\t\t\t0x28d5c\n#define\tCB_COLOR5_VIEW\t\t\t\t\t0x28d98\n#define\tCB_COLOR6_VIEW\t\t\t\t\t0x28dd4\n#define\tCB_COLOR7_VIEW\t\t\t\t\t0x28e10\n#define\tCB_COLOR8_VIEW\t\t\t\t\t0x28e4c\n#define\tCB_COLOR9_VIEW\t\t\t\t\t0x28e68\n#define\tCB_COLOR10_VIEW\t\t\t\t\t0x28e84\n#define\tCB_COLOR11_VIEW\t\t\t\t\t0x28ea0\n\n#define\tCB_COLOR1_INFO\t\t\t\t\t0x28cac\n#define\tCB_COLOR2_INFO\t\t\t\t\t0x28ce8\n#define\tCB_COLOR3_INFO\t\t\t\t\t0x28d24\n#define\tCB_COLOR4_INFO\t\t\t\t\t0x28d60\n#define\tCB_COLOR5_INFO\t\t\t\t\t0x28d9c\n#define\tCB_COLOR6_INFO\t\t\t\t\t0x28dd8\n#define\tCB_COLOR7_INFO\t\t\t\t\t0x28e14\n#define\tCB_COLOR8_INFO\t\t\t\t\t0x28e50\n#define\tCB_COLOR9_INFO\t\t\t\t\t0x28e6c\n#define\tCB_COLOR10_INFO\t\t\t\t\t0x28e88\n#define\tCB_COLOR11_INFO\t\t\t\t\t0x28ea4\n\n#define\tCB_COLOR1_ATTRIB\t\t\t\t0x28cb0\n#define\tCB_COLOR2_ATTRIB\t\t\t\t0x28cec\n#define\tCB_COLOR3_ATTRIB\t\t\t\t0x28d28\n#define\tCB_COLOR4_ATTRIB\t\t\t\t0x28d64\n#define\tCB_COLOR5_ATTRIB\t\t\t\t0x28da0\n#define\tCB_COLOR6_ATTRIB\t\t\t\t0x28ddc\n#define\tCB_COLOR7_ATTRIB\t\t\t\t0x28e18\n#define\tCB_COLOR8_ATTRIB\t\t\t\t0x28e54\n#define\tCB_COLOR9_ATTRIB\t\t\t\t0x28e70\n#define\tCB_COLOR10_ATTRIB\t\t\t\t0x28e8c\n#define\tCB_COLOR11_ATTRIB\t\t\t\t0x28ea8\n\n#define\tCB_COLOR1_DIM\t\t\t\t\t0x28cb4\n#define\tCB_COLOR2_DIM\t\t\t\t\t0x28cf0\n#define\tCB_COLOR3_DIM\t\t\t\t\t0x28d2c\n#define\tCB_COLOR4_DIM\t\t\t\t\t0x28d68\n#define\tCB_COLOR5_DIM\t\t\t\t\t0x28da4\n#define\tCB_COLOR6_DIM\t\t\t\t\t0x28de0\n#define\tCB_COLOR7_DIM\t\t\t\t\t0x28e1c\n#define\tCB_COLOR8_DIM\t\t\t\t\t0x28e58\n#define\tCB_COLOR9_DIM\t\t\t\t\t0x28e74\n#define\tCB_COLOR10_DIM\t\t\t\t\t0x28e90\n#define\tCB_COLOR11_DIM\t\t\t\t\t0x28eac\n\n#define\tCB_COLOR1_CMASK\t\t\t\t\t0x28cb8\n#define\tCB_COLOR2_CMASK\t\t\t\t\t0x28cf4\n#define\tCB_COLOR3_CMASK\t\t\t\t\t0x28d30\n#define\tCB_COLOR4_CMASK\t\t\t\t\t0x28d6c\n#define\tCB_COLOR5_CMASK\t\t\t\t\t0x28da8\n#define\tCB_COLOR6_CMASK\t\t\t\t\t0x28de4\n#define\tCB_COLOR7_CMASK\t\t\t\t\t0x28e20\n\n#define\tCB_COLOR1_CMASK_SLICE\t\t\t\t0x28cbc\n#define\tCB_COLOR2_CMASK_SLICE\t\t\t\t0x28cf8\n#define\tCB_COLOR3_CMASK_SLICE\t\t\t\t0x28d34\n#define\tCB_COLOR4_CMASK_SLICE\t\t\t\t0x28d70\n#define\tCB_COLOR5_CMASK_SLICE\t\t\t\t0x28dac\n#define\tCB_COLOR6_CMASK_SLICE\t\t\t\t0x28de8\n#define\tCB_COLOR7_CMASK_SLICE\t\t\t\t0x28e24\n\n#define\tCB_COLOR1_FMASK\t\t\t\t\t0x28cc0\n#define\tCB_COLOR2_FMASK\t\t\t\t\t0x28cfc\n#define\tCB_COLOR3_FMASK\t\t\t\t\t0x28d38\n#define\tCB_COLOR4_FMASK\t\t\t\t\t0x28d74\n#define\tCB_COLOR5_FMASK\t\t\t\t\t0x28db0\n#define\tCB_COLOR6_FMASK\t\t\t\t\t0x28dec\n#define\tCB_COLOR7_FMASK\t\t\t\t\t0x28e28\n\n#define\tCB_COLOR1_FMASK_SLICE\t\t\t\t0x28cc4\n#define\tCB_COLOR2_FMASK_SLICE\t\t\t\t0x28d00\n#define\tCB_COLOR3_FMASK_SLICE\t\t\t\t0x28d3c\n#define\tCB_COLOR4_FMASK_SLICE\t\t\t\t0x28d78\n#define\tCB_COLOR5_FMASK_SLICE\t\t\t\t0x28db4\n#define\tCB_COLOR6_FMASK_SLICE\t\t\t\t0x28df0\n#define\tCB_COLOR7_FMASK_SLICE\t\t\t\t0x28e2c\n\n#define\tCB_COLOR1_CLEAR_WORD0\t\t\t\t0x28cc8\n#define\tCB_COLOR2_CLEAR_WORD0\t\t\t\t0x28d04\n#define\tCB_COLOR3_CLEAR_WORD0\t\t\t\t0x28d40\n#define\tCB_COLOR4_CLEAR_WORD0\t\t\t\t0x28d7c\n#define\tCB_COLOR5_CLEAR_WORD0\t\t\t\t0x28db8\n#define\tCB_COLOR6_CLEAR_WORD0\t\t\t\t0x28df4\n#define\tCB_COLOR7_CLEAR_WORD0\t\t\t\t0x28e30\n\n#define\tCB_COLOR1_CLEAR_WORD1\t\t\t\t0x28ccc\n#define\tCB_COLOR2_CLEAR_WORD1\t\t\t\t0x28d08\n#define\tCB_COLOR3_CLEAR_WORD1\t\t\t\t0x28d44\n#define\tCB_COLOR4_CLEAR_WORD1\t\t\t\t0x28d80\n#define\tCB_COLOR5_CLEAR_WORD1\t\t\t\t0x28dbc\n#define\tCB_COLOR6_CLEAR_WORD1\t\t\t\t0x28df8\n#define\tCB_COLOR7_CLEAR_WORD1\t\t\t\t0x28e34\n\n#define\tCB_COLOR1_CLEAR_WORD2\t\t\t\t0x28cd0\n#define\tCB_COLOR2_CLEAR_WORD2\t\t\t\t0x28d0c\n#define\tCB_COLOR3_CLEAR_WORD2\t\t\t\t0x28d48\n#define\tCB_COLOR4_CLEAR_WORD2\t\t\t\t0x28d84\n#define\tCB_COLOR5_CLEAR_WORD2\t\t\t\t0x28dc0\n#define\tCB_COLOR6_CLEAR_WORD2\t\t\t\t0x28dfc\n#define\tCB_COLOR7_CLEAR_WORD2\t\t\t\t0x28e38\n\n#define\tCB_COLOR1_CLEAR_WORD3\t\t\t\t0x28cd4\n#define\tCB_COLOR2_CLEAR_WORD3\t\t\t\t0x28d10\n#define\tCB_COLOR3_CLEAR_WORD3\t\t\t\t0x28d4c\n#define\tCB_COLOR4_CLEAR_WORD3\t\t\t\t0x28d88\n#define\tCB_COLOR5_CLEAR_WORD3\t\t\t\t0x28dc4\n#define\tCB_COLOR6_CLEAR_WORD3\t\t\t\t0x28e00\n#define\tCB_COLOR7_CLEAR_WORD3\t\t\t\t0x28e3c\n\n#define SQ_TEX_RESOURCE_WORD0_0                         0x30000\n#\tdefine TEX_DIM(x)\t\t\t\t((x) << 0)\n#\tdefine SQ_TEX_DIM_1D\t\t\t\t0\n#\tdefine SQ_TEX_DIM_2D\t\t\t\t1\n#\tdefine SQ_TEX_DIM_3D\t\t\t\t2\n#\tdefine SQ_TEX_DIM_CUBEMAP\t\t\t3\n#\tdefine SQ_TEX_DIM_1D_ARRAY\t\t\t4\n#\tdefine SQ_TEX_DIM_2D_ARRAY\t\t\t5\n#\tdefine SQ_TEX_DIM_2D_MSAA\t\t\t6\n#\tdefine SQ_TEX_DIM_2D_ARRAY_MSAA\t\t\t7\n#define SQ_TEX_RESOURCE_WORD1_0                         0x30004\n#       define TEX_ARRAY_MODE(x)                        ((x) << 28)\n#define SQ_TEX_RESOURCE_WORD2_0                         0x30008\n#define SQ_TEX_RESOURCE_WORD3_0                         0x3000C\n#define SQ_TEX_RESOURCE_WORD4_0                         0x30010\n#\tdefine TEX_DST_SEL_X(x)\t\t\t\t((x) << 16)\n#\tdefine TEX_DST_SEL_Y(x)\t\t\t\t((x) << 19)\n#\tdefine TEX_DST_SEL_Z(x)\t\t\t\t((x) << 22)\n#\tdefine TEX_DST_SEL_W(x)\t\t\t\t((x) << 25)\n#\tdefine SQ_SEL_X\t\t\t\t\t0\n#\tdefine SQ_SEL_Y\t\t\t\t\t1\n#\tdefine SQ_SEL_Z\t\t\t\t\t2\n#\tdefine SQ_SEL_W\t\t\t\t\t3\n#\tdefine SQ_SEL_0\t\t\t\t\t4\n#\tdefine SQ_SEL_1\t\t\t\t\t5\n#define SQ_TEX_RESOURCE_WORD5_0                         0x30014\n#define SQ_TEX_RESOURCE_WORD6_0                         0x30018\n#       define TEX_TILE_SPLIT(x)                        (((x) & 0x7) << 29)\n#define SQ_TEX_RESOURCE_WORD7_0                         0x3001c\n#       define MACRO_TILE_ASPECT(x)                     (((x) & 0x3) << 6)\n#       define TEX_BANK_WIDTH(x)                        (((x) & 0x3) << 8)\n#       define TEX_BANK_HEIGHT(x)                       (((x) & 0x3) << 10)\n#       define TEX_NUM_BANKS(x)                         (((x) & 0x3) << 16)\n#define R_030000_SQ_TEX_RESOURCE_WORD0_0             0x030000\n#define   S_030000_DIM(x)                              (((x) & 0x7) << 0)\n#define   G_030000_DIM(x)                              (((x) >> 0) & 0x7)\n#define   C_030000_DIM                                 0xFFFFFFF8\n#define     V_030000_SQ_TEX_DIM_1D                     0x00000000\n#define     V_030000_SQ_TEX_DIM_2D                     0x00000001\n#define     V_030000_SQ_TEX_DIM_3D                     0x00000002\n#define     V_030000_SQ_TEX_DIM_CUBEMAP                0x00000003\n#define     V_030000_SQ_TEX_DIM_1D_ARRAY               0x00000004\n#define     V_030000_SQ_TEX_DIM_2D_ARRAY               0x00000005\n#define     V_030000_SQ_TEX_DIM_2D_MSAA                0x00000006\n#define     V_030000_SQ_TEX_DIM_2D_ARRAY_MSAA          0x00000007\n#define   S_030000_NON_DISP_TILING_ORDER(x)            (((x) & 0x1) << 5)\n#define   G_030000_NON_DISP_TILING_ORDER(x)            (((x) >> 5) & 0x1)\n#define   C_030000_NON_DISP_TILING_ORDER               0xFFFFFFDF\n#define   S_030000_PITCH(x)                            (((x) & 0xFFF) << 6)\n#define   G_030000_PITCH(x)                            (((x) >> 6) & 0xFFF)\n#define   C_030000_PITCH                               0xFFFC003F\n#define   S_030000_TEX_WIDTH(x)                        (((x) & 0x3FFF) << 18)\n#define   G_030000_TEX_WIDTH(x)                        (((x) >> 18) & 0x3FFF)\n#define   C_030000_TEX_WIDTH                           0x0003FFFF\n#define R_030004_SQ_TEX_RESOURCE_WORD1_0             0x030004\n#define   S_030004_TEX_HEIGHT(x)                       (((x) & 0x3FFF) << 0)\n#define   G_030004_TEX_HEIGHT(x)                       (((x) >> 0) & 0x3FFF)\n#define   C_030004_TEX_HEIGHT                          0xFFFFC000\n#define   S_030004_TEX_DEPTH(x)                        (((x) & 0x1FFF) << 14)\n#define   G_030004_TEX_DEPTH(x)                        (((x) >> 14) & 0x1FFF)\n#define   C_030004_TEX_DEPTH                           0xF8003FFF\n#define   S_030004_ARRAY_MODE(x)                       (((x) & 0xF) << 28)\n#define   G_030004_ARRAY_MODE(x)                       (((x) >> 28) & 0xF)\n#define   C_030004_ARRAY_MODE                          0x0FFFFFFF\n#define R_030008_SQ_TEX_RESOURCE_WORD2_0             0x030008\n#define   S_030008_BASE_ADDRESS(x)                     (((x) & 0xFFFFFFFF) << 0)\n#define   G_030008_BASE_ADDRESS(x)                     (((x) >> 0) & 0xFFFFFFFF)\n#define   C_030008_BASE_ADDRESS                        0x00000000\n#define R_03000C_SQ_TEX_RESOURCE_WORD3_0             0x03000C\n#define   S_03000C_MIP_ADDRESS(x)                      (((x) & 0xFFFFFFFF) << 0)\n#define   G_03000C_MIP_ADDRESS(x)                      (((x) >> 0) & 0xFFFFFFFF)\n#define   C_03000C_MIP_ADDRESS                         0x00000000\n#define R_030010_SQ_TEX_RESOURCE_WORD4_0             0x030010\n#define   S_030010_FORMAT_COMP_X(x)                    (((x) & 0x3) << 0)\n#define   G_030010_FORMAT_COMP_X(x)                    (((x) >> 0) & 0x3)\n#define   C_030010_FORMAT_COMP_X                       0xFFFFFFFC\n#define     V_030010_SQ_FORMAT_COMP_UNSIGNED           0x00000000\n#define     V_030010_SQ_FORMAT_COMP_SIGNED             0x00000001\n#define     V_030010_SQ_FORMAT_COMP_UNSIGNED_BIASED    0x00000002\n#define   S_030010_FORMAT_COMP_Y(x)                    (((x) & 0x3) << 2)\n#define   G_030010_FORMAT_COMP_Y(x)                    (((x) >> 2) & 0x3)\n#define   C_030010_FORMAT_COMP_Y                       0xFFFFFFF3\n#define   S_030010_FORMAT_COMP_Z(x)                    (((x) & 0x3) << 4)\n#define   G_030010_FORMAT_COMP_Z(x)                    (((x) >> 4) & 0x3)\n#define   C_030010_FORMAT_COMP_Z                       0xFFFFFFCF\n#define   S_030010_FORMAT_COMP_W(x)                    (((x) & 0x3) << 6)\n#define   G_030010_FORMAT_COMP_W(x)                    (((x) >> 6) & 0x3)\n#define   C_030010_FORMAT_COMP_W                       0xFFFFFF3F\n#define   S_030010_NUM_FORMAT_ALL(x)                   (((x) & 0x3) << 8)\n#define   G_030010_NUM_FORMAT_ALL(x)                   (((x) >> 8) & 0x3)\n#define   C_030010_NUM_FORMAT_ALL                      0xFFFFFCFF\n#define     V_030010_SQ_NUM_FORMAT_NORM                0x00000000\n#define     V_030010_SQ_NUM_FORMAT_INT                 0x00000001\n#define     V_030010_SQ_NUM_FORMAT_SCALED              0x00000002\n#define   S_030010_SRF_MODE_ALL(x)                     (((x) & 0x1) << 10)\n#define   G_030010_SRF_MODE_ALL(x)                     (((x) >> 10) & 0x1)\n#define   C_030010_SRF_MODE_ALL                        0xFFFFFBFF\n#define     V_030010_SRF_MODE_ZERO_CLAMP_MINUS_ONE     0x00000000\n#define     V_030010_SRF_MODE_NO_ZERO                  0x00000001\n#define   S_030010_FORCE_DEGAMMA(x)                    (((x) & 0x1) << 11)\n#define   G_030010_FORCE_DEGAMMA(x)                    (((x) >> 11) & 0x1)\n#define   C_030010_FORCE_DEGAMMA                       0xFFFFF7FF\n#define   S_030010_ENDIAN_SWAP(x)                      (((x) & 0x3) << 12)\n#define   G_030010_ENDIAN_SWAP(x)                      (((x) >> 12) & 0x3)\n#define   C_030010_ENDIAN_SWAP                         0xFFFFCFFF\n#define   S_030010_DST_SEL_X(x)                        (((x) & 0x7) << 16)\n#define   G_030010_DST_SEL_X(x)                        (((x) >> 16) & 0x7)\n#define   C_030010_DST_SEL_X                           0xFFF8FFFF\n#define     V_030010_SQ_SEL_X                          0x00000000\n#define     V_030010_SQ_SEL_Y                          0x00000001\n#define     V_030010_SQ_SEL_Z                          0x00000002\n#define     V_030010_SQ_SEL_W                          0x00000003\n#define     V_030010_SQ_SEL_0                          0x00000004\n#define     V_030010_SQ_SEL_1                          0x00000005\n#define   S_030010_DST_SEL_Y(x)                        (((x) & 0x7) << 19)\n#define   G_030010_DST_SEL_Y(x)                        (((x) >> 19) & 0x7)\n#define   C_030010_DST_SEL_Y                           0xFFC7FFFF\n#define   S_030010_DST_SEL_Z(x)                        (((x) & 0x7) << 22)\n#define   G_030010_DST_SEL_Z(x)                        (((x) >> 22) & 0x7)\n#define   C_030010_DST_SEL_Z                           0xFE3FFFFF\n#define   S_030010_DST_SEL_W(x)                        (((x) & 0x7) << 25)\n#define   G_030010_DST_SEL_W(x)                        (((x) >> 25) & 0x7)\n#define   C_030010_DST_SEL_W                           0xF1FFFFFF\n#define   S_030010_BASE_LEVEL(x)                       (((x) & 0xF) << 28)\n#define   G_030010_BASE_LEVEL(x)                       (((x) >> 28) & 0xF)\n#define   C_030010_BASE_LEVEL                          0x0FFFFFFF\n#define R_030014_SQ_TEX_RESOURCE_WORD5_0             0x030014\n#define   S_030014_LAST_LEVEL(x)                       (((x) & 0xF) << 0)\n#define   G_030014_LAST_LEVEL(x)                       (((x) >> 0) & 0xF)\n#define   C_030014_LAST_LEVEL                          0xFFFFFFF0\n#define   S_030014_BASE_ARRAY(x)                       (((x) & 0x1FFF) << 4)\n#define   G_030014_BASE_ARRAY(x)                       (((x) >> 4) & 0x1FFF)\n#define   C_030014_BASE_ARRAY                          0xFFFE000F\n#define   S_030014_LAST_ARRAY(x)                       (((x) & 0x1FFF) << 17)\n#define   G_030014_LAST_ARRAY(x)                       (((x) >> 17) & 0x1FFF)\n#define   C_030014_LAST_ARRAY                          0xC001FFFF\n#define R_030018_SQ_TEX_RESOURCE_WORD6_0             0x030018\n#define   S_030018_MAX_ANISO(x)                        (((x) & 0x7) << 0)\n#define   G_030018_MAX_ANISO(x)                        (((x) >> 0) & 0x7)\n#define   C_030018_MAX_ANISO                           0xFFFFFFF8\n#define   S_030018_PERF_MODULATION(x)                  (((x) & 0x7) << 3)\n#define   G_030018_PERF_MODULATION(x)                  (((x) >> 3) & 0x7)\n#define   C_030018_PERF_MODULATION                     0xFFFFFFC7\n#define   S_030018_INTERLACED(x)                       (((x) & 0x1) << 6)\n#define   G_030018_INTERLACED(x)                       (((x) >> 6) & 0x1)\n#define   C_030018_INTERLACED                          0xFFFFFFBF\n#define   S_030018_TILE_SPLIT(x)                       (((x) & 0x7) << 29)\n#define   G_030018_TILE_SPLIT(x)                       (((x) >> 29) & 0x7)\n#define R_03001C_SQ_TEX_RESOURCE_WORD7_0             0x03001C\n#define   S_03001C_MACRO_TILE_ASPECT(x)                (((x) & 0x3) << 6)\n#define   G_03001C_MACRO_TILE_ASPECT(x)                (((x) >> 6) & 0x3)\n#define   S_03001C_BANK_WIDTH(x)                       (((x) & 0x3) << 8)\n#define   G_03001C_BANK_WIDTH(x)                       (((x) >> 8) & 0x3)\n#define   S_03001C_BANK_HEIGHT(x)                      (((x) & 0x3) << 10)\n#define   G_03001C_BANK_HEIGHT(x)                      (((x) >> 10) & 0x3)\n#define   S_03001C_NUM_BANKS(x)                        (((x) & 0x3) << 16)\n#define   G_03001C_NUM_BANKS(x)                        (((x) >> 16) & 0x3)\n#define   S_03001C_TYPE(x)                             (((x) & 0x3) << 30)\n#define   G_03001C_TYPE(x)                             (((x) >> 30) & 0x3)\n#define   C_03001C_TYPE                                0x3FFFFFFF\n#define     V_03001C_SQ_TEX_VTX_INVALID_TEXTURE        0x00000000\n#define     V_03001C_SQ_TEX_VTX_INVALID_BUFFER         0x00000001\n#define     V_03001C_SQ_TEX_VTX_VALID_TEXTURE          0x00000002\n#define     V_03001C_SQ_TEX_VTX_VALID_BUFFER           0x00000003\n#define   S_03001C_DATA_FORMAT(x)                      (((x) & 0x3F) << 0)\n#define   G_03001C_DATA_FORMAT(x)                      (((x) >> 0) & 0x3F)\n#define   C_03001C_DATA_FORMAT                         0xFFFFFFC0\n\n#define SQ_VTX_CONSTANT_WORD0_0\t\t\t\t0x30000\n#define SQ_VTX_CONSTANT_WORD1_0\t\t\t\t0x30004\n#define SQ_VTX_CONSTANT_WORD2_0\t\t\t\t0x30008\n#\tdefine SQ_VTXC_BASE_ADDR_HI(x)\t\t\t((x) << 0)\n#\tdefine SQ_VTXC_STRIDE(x)\t\t\t((x) << 8)\n#\tdefine SQ_VTXC_ENDIAN_SWAP(x)\t\t\t((x) << 30)\n#\tdefine SQ_ENDIAN_NONE\t\t\t\t0\n#\tdefine SQ_ENDIAN_8IN16\t\t\t\t1\n#\tdefine SQ_ENDIAN_8IN32\t\t\t\t2\n#define SQ_VTX_CONSTANT_WORD3_0\t\t\t\t0x3000C\n#\tdefine SQ_VTCX_SEL_X(x)\t\t\t\t((x) << 3)\n#\tdefine SQ_VTCX_SEL_Y(x)\t\t\t\t((x) << 6)\n#\tdefine SQ_VTCX_SEL_Z(x)\t\t\t\t((x) << 9)\n#\tdefine SQ_VTCX_SEL_W(x)\t\t\t\t((x) << 12)\n#define SQ_VTX_CONSTANT_WORD4_0\t\t\t\t0x30010\n#define SQ_VTX_CONSTANT_WORD5_0                         0x30014\n#define SQ_VTX_CONSTANT_WORD6_0                         0x30018\n#define SQ_VTX_CONSTANT_WORD7_0                         0x3001c\n\n#define TD_PS_BORDER_COLOR_INDEX                        0xA400\n#define TD_PS_BORDER_COLOR_RED                          0xA404\n#define TD_PS_BORDER_COLOR_GREEN                        0xA408\n#define TD_PS_BORDER_COLOR_BLUE                         0xA40C\n#define TD_PS_BORDER_COLOR_ALPHA                        0xA410\n#define TD_VS_BORDER_COLOR_INDEX                        0xA414\n#define TD_VS_BORDER_COLOR_RED                          0xA418\n#define TD_VS_BORDER_COLOR_GREEN                        0xA41C\n#define TD_VS_BORDER_COLOR_BLUE                         0xA420\n#define TD_VS_BORDER_COLOR_ALPHA                        0xA424\n#define TD_GS_BORDER_COLOR_INDEX                        0xA428\n#define TD_GS_BORDER_COLOR_RED                          0xA42C\n#define TD_GS_BORDER_COLOR_GREEN                        0xA430\n#define TD_GS_BORDER_COLOR_BLUE                         0xA434\n#define TD_GS_BORDER_COLOR_ALPHA                        0xA438\n#define TD_HS_BORDER_COLOR_INDEX                        0xA43C\n#define TD_HS_BORDER_COLOR_RED                          0xA440\n#define TD_HS_BORDER_COLOR_GREEN                        0xA444\n#define TD_HS_BORDER_COLOR_BLUE                         0xA448\n#define TD_HS_BORDER_COLOR_ALPHA                        0xA44C\n#define TD_LS_BORDER_COLOR_INDEX                        0xA450\n#define TD_LS_BORDER_COLOR_RED                          0xA454\n#define TD_LS_BORDER_COLOR_GREEN                        0xA458\n#define TD_LS_BORDER_COLOR_BLUE                         0xA45C\n#define TD_LS_BORDER_COLOR_ALPHA                        0xA460\n#define TD_CS_BORDER_COLOR_INDEX                        0xA464\n#define TD_CS_BORDER_COLOR_RED                          0xA468\n#define TD_CS_BORDER_COLOR_GREEN                        0xA46C\n#define TD_CS_BORDER_COLOR_BLUE                         0xA470\n#define TD_CS_BORDER_COLOR_ALPHA                        0xA474\n\n \n#define CAYMAN_VGT_OFFCHIP_LDS_BASE\t\t\t0x89B4\n#define CAYMAN_SQ_EX_ALLOC_TABLE_SLOTS\t\t\t0x8E48\n#define CAYMAN_DB_EQAA\t\t\t\t\t0x28804\n#define CAYMAN_DB_DEPTH_INFO\t\t\t\t0x2803C\n#define CAYMAN_PA_SC_AA_CONFIG\t\t\t\t0x28BE0\n#define         CAYMAN_MSAA_NUM_SAMPLES_SHIFT           0\n#define         CAYMAN_MSAA_NUM_SAMPLES_MASK            0x7\n#define CAYMAN_SX_SCATTER_EXPORT_BASE\t\t\t0x28358\n \n#define\tCAYMAN_PACKET3_DEALLOC_STATE\t\t\t0x14\n\n \n#define DMA_RB_CNTL                                       0xd000\n#       define DMA_RB_ENABLE                              (1 << 0)\n#       define DMA_RB_SIZE(x)                             ((x) << 1)  \n#       define DMA_RB_SWAP_ENABLE                         (1 << 9)  \n#       define DMA_RPTR_WRITEBACK_ENABLE                  (1 << 12)\n#       define DMA_RPTR_WRITEBACK_SWAP_ENABLE             (1 << 13)   \n#       define DMA_RPTR_WRITEBACK_TIMER(x)                ((x) << 16)  \n#define DMA_STATUS_REG                                    0xd034\n#       define DMA_IDLE                                   (1 << 0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}