# half_adder_using_verilog
Half Adder is a combinational logic circuit which is designed by connecting one EX-OR gate and one AND gate. The half adder circuit has two inputs: A and B, which add two input digits and generates a carry and a sum.
## Truth Table
![image](https://user-images.githubusercontent.com/82794748/115246333-6ab41680-a143-11eb-99e9-fc7ce13fa6be.png)
## RTL Schematic
![image](https://user-images.githubusercontent.com/82794748/115246432-83bcc780-a143-11eb-9e79-e1c5b269b0e6.png)
## Waveform (Output)
![image](https://user-images.githubusercontent.com/82794748/115246503-933c1080-a143-11eb-90c2-260a62a3c821.png)
