// Seed: 1359300137
`timescale 1 ps / 1ps
module module_0 (
    output tri0 id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input id_7,
    output id_8
);
  assign id_0[1] = 1;
endmodule
