![example workflow](https://github.com/npatsiatzis/barrel_shifter/actions/workflows/main.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/barrel_shifter/actions/workflows/coverage.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/barrel_shifter/actions/workflows/regression_pyuvm.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/barrel_shifter/actions/workflows/formal.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/barrel_shifter/actions/workflows/verilator_regression.yml/badge.svg)
[![codecov](https://codecov.io/gh/npatsiatzis/barrel_shifter/graph/badge.svg?token=U5KUC9W346)](https://codecov.io/gh/npatsiatzis/barrel_shifter)

### barrel-shifter RTL implementation


- 32-bits barrel shifter
- performs SRL, SRA, SLL/SLA operations

-- RTL code in:
- [VHDL](https://github.com/npatsiatzis/barrel_shifter/tree/main/rtl/VHDL)
- [SystemVerilog](https://github.com/npatsiatzis/barrel_shifter/tree/main/rtl/SystemVerilog)

-- Functional verification with methodologies:
- [cocotb](https://github.com/npatsiatzis/barrel_shifter/tree/main/cocotb_sim)
- [pyuvm](https://github.com/npatsiatzis/barrel_shifter/tree/main/pyuvm_sim)
- [uvm](https://github.com/npatsiatzis/barrel_shifter/tree/main/uvm_sim)
- [mcy](https://github.com/npatsiatzis/barrel_shifter/tree/main/mcy_sim)
- [verilator](https://github.com/npatsiatzis/barrel_shifter/tree/main/verilator_sim)


