---
layout: default
---

# RISC-V 双周简报 (2017-07-20)

*draft*

## RV新闻

### 第七届RISC-V研讨会征稿启事

下届RISC-V研讨会将会在加州硅谷举行，由西部数据承办，现已开始征集论文和演讲（25分或12分），时间定为11月28-30日。

> The 7th RISC-V workshop will be hosted by Western Digital in Milpitas California on November 28-30, 2017.
>
> Talks can be of two lengths (25 minutes and 12 minutes), and talk presenters are expected to also participate in the poster session to allow extended discussion.  All poster presenters will give a 3-minute poster preview.
>
> #### Submission Guidelines:
>
> Submission abstracts should consist of at most two pages in pdf format, and must include the title, authors, and affiliations. Additional material can be appended to the submission that the organizers will review at their discretion.  The submission website allow selection of the desired presentation format (25 minute talk, 12 minute talk, 3 minute poster preview).
> 
> Submission Website:
> [https://www.softconf.com/h/riscv7thwkshp/](https://www.softconf.com/h/riscv7thwkshp/)
> 
> #### Important Dates:
> 
> - Submission Deadline: September 17, 2017
> - Author Notification: October 1, 2017
> 
> #### Program Committee:<br>
> 
> - Dan Lustig, NVIDIA
> - Dave Ditzel, Esperanto Technologies
> - Dejan Vucinic, WD
> - G S Madhusudan, IIT Madras
> - Robert Mullins, University of Cambridge
> - Silviu Chiricescu, BAE Systems
> - Yungang Bao, ICT/CAS
> - Yunsup Lee, SiFive
>
> Send questions relating to the program ([prog_comm@workspace.riscv.org](mailto:prog_comm@workspace.riscv.org))
> and questions relating to conference operation to the executive director, Rick O'Connor ([rickoco@riscv.org](mailto:rickoco@riscv.org)).

### RISC-V Linux第四版

SiFive的Palmer Dabbelt本周提交了[第四版的RISC-V的Linux Patch](https://lkml.org/lkml/2017/7/4/544)，祝他好运~

### SeL4 on SMP

Hesham最近完成了SeL4的SMP支持。他在Spike中使用了2到9个核来测试。[这是](http://heshamelmatary.blogspot.com.au/2017/06/update-sel4risc-v-smp-support-sel4.html)他的博客和一些关于sel4 on RISC-V的介绍。

### 支持RISC-V的处理器实现统计

VectorBlox的Guy在DAC会议前对现有支持RISC-V指令集的处理器实现做了个统计，投影片里面有一些有趣的结果可以[参考。](https://groups.google.com/a/groups.riscv.org/d/msgid/isa-dev/CALo5CZxj_2a4rEUhNZgMoOxd2iXXLX_WMa0MX7fMxhFmiB3grQ%40mail.gmail.com?utm_medium=email&utm_source=footer)

### 来自Bespoke Silicon Group的RISC-V文档

UCSD的Michael B. Taylor教授所领导的[Bespoke Systems Group](http://cseweb.ucsd.edu/~mbtaylor/group_news.html)小组整理了不少RISC-V的文档，包括虚拟内存和协处理器接口[RoCC](https://bitbucket.org/taylor-bsg/bsg_riscv)。 此外，他们也用RISC-V做了一些很有趣的[设计](https://groups.google.com/a/groups.riscv.org/d/msgid/hw-dev/CAKoatx23Ki4uwjChxxMKLrEdCLvgu8UPz%3DUafgm47zfJ4CKzEA%40mail.gmail.com?utm_medium=email&utm_source=footer) 。
>My team recently completed a TSMC 16-nm tapeout with 5 Linux-capable Rockets and 496 RISC-V 32IM cores in a tiled manycore array. 4 Rockets connect via RoCC to the manycore array, and the 5th uses RoCC to talk to a neural network accelerator. 

### RISC-V的官方每月新闻

RISC-V基金会开始发布[每月新闻](https://riscv.org/2017/06/risc-v-e-newsletter-june-2017/)。

### [UltraSoC宣布成为业内首个支持RISC-V Trace功能的厂商](http://www.ultrasoc.com/ultrasoc-announces-industrys-first-processor-trace-support-risc-v/#more-2579?nsukey=9npeK1fTvWrtEzkqg7qqovoF5IIv6vqIhAsrvyBw3JpKMXjmzUcwpRGoFvrKWYOnNnoOdIVr6vBvVux03Gz46kDKCXEhboj1DIefs2MrH4R2T%2BGKmhAqUw%2BuWQ1KXDTvoWnRLR79wOOql4FwN6g476BHGefU4uBOuEOpjhylTHae6Zt9VT310cF%2B4slktfYO)

> UltraSoC, the leading developer of embedded analytics technology, today announced that it has developed processor trace support for products based on the open source RISC-V architecture. The company has developed a specification for processor trace that will be offered for adoption by the RISC-V Foundation as part of the open source specification. In addition, UltraSoC today becomes the first ecosystem participant to offer an implementation of this functionality.
>
> ...
>
> UltraSoC’s implementation of RISC-V processor trace functionality will be available in Q42017.

### [MicroSemi发布Windows版本的基于Eclipse的开发平台](https://investor.microsemi.com/2017-06-15-Microsemi-Announces-SoftConsole-v5-1-the-Worlds-First-Freely-Available-Windows-Hosted-Eclipse-Integrated-Development-Environment-Supporting-RISC-V-Open-Instruction-Set-Architecture)

> Microsemi Corporation (Nasdaq: MSCC), a leading provider of semiconductor solutions differentiated by power, security, reliability and performance, today announced the release of its SoftConsole version 5.1, the world's first available Windows-hosted Eclipse integrated development environment (IDE) for designs utilizing RISC-V open instruction set architectures (ISAs) such as RV32I. SoftConsole, Microsemi's free software development environment enabling rapid production of C and C++ programming language designs for its field programmable gate arrays (FPGAs), will be showcased at the Design Automation Conference (DAC) in a presentation highlighting its open architecture, low power and development capabilities using RISC-V soft central processing unit (CPU) cores.
> 
> "With the majority of Microsemi FPGA designers utilizing a Windows platform for their development efforts, SoftConsole v5.1 not only supports our RISC-V soft CPU cores to enable designs with our highly secure and reliable FPGAs, but it can also be used for any RV32I standard ISA extensions," said Tim Morin, director of marketing at Microsemi, who will be presenting on the subject at DAC on June 20. "This product release broadens the RISC-V ecosystem for those developing on Windows machines, and leverages our leadership position as we continue investing in this architecture to provide customers dependable, long-term roadmap support."

## 技术讨论

### [提议向RISC-V B扩展指令集（bit操作扩展）添加选择（MUX）指令](https://groups.google.com/a/groups.riscv.org/forum/#!topic/isa-dev/TWo_avwkMkU)

Michael Clark提议向RISC-V B扩展指令集添加一条MUX指令：

    mux rd, rs1, rs2, rs3

完成选择（C语言 ` ? : ` 操作符）的功能：

    rd = rs1[0] ? rs2 : rs3

该提议的原因有几点：
- 用一般指令来完成相同功能需要4到5条指令。单挑指令会节省执行时间。
- 一般指令序列中需要使用跳转，跳转会造成不确定的指令执行时间，会造成执行时间和能耗变化，成为旁道攻击的目标。

反对的意见也很多：
- 如果允许源寄存器值被毁，选择操作可以通过合并两条压缩指令完成（C.BEQZ + C.MV）。
- 即使不确定的执行时间是主要问题，4到5条指令也可以做到恒定执行周期。
- 单个MUX指令需要3个寄存器读口，可能会造成流水线减速。
- 现在的32-bit指令放不下3个源寄存器地址，所以MUX需要使用48-bit指令，进一步降低其优势。

讨论中覆盖的其他问题（知识点）：
- 乱序流水线的处理器可以自动把MUX错做内部替换成CMOV(conditional move)条件执行指令，这基本是常用做法。
- RISC-V比较反对在基本指令集里面使用条件执行（Predicated execution）。条件执行将条件转化为数据依赖关系，需要扩展bypass网络和添加寄存器读口。
- 一般来说，条件执行只有在替换短于流水线长度（发生跳转时需要清除的流水线级数）的跳转下有速度优势。
- 用于加密解密的代码一般避免使用除法而用乘法。一般乘法由硬件实现，有恒定延时。
- 加解密算法会避免使用数据依赖的移位操作，目的也是恒定执行周期。

## 代码更新

### [Rocket-chip代码结构调整](https://github.com/freechipsproject/rocket-chip/pull/845)

Freechipsproject/rocket-chip经历了一次较大的结构调整。
其中包括:
- 拆分uncore，将所有子工程划入freechips.rocketchip工程包。
- 添加devices工程包。
- 继续移除历史遗留代码（ground test和原有配置逻辑）。
- 深化代码模块化和编译时模块化自动配置。
- 移除所有Tilelink代码。Tilelink2变成默认Tilelink。
- 继续移除所有L2配置。

> ([hcook](https://github.com/hcook))
>
> - Refactors package hierarchy to remove uncore and prepend freechips.rocketchip
> - Removes legacy ground tests and configs
> - Removes legacy bus protocol implementations
> - Removes NTiles
> - Adds devices package
> - Adds more functions to util package

### [修正一级缓存一致性错误](https://github.com/freechipsproject/rocket-chip/pull/849)

对称多处理(SMP)的Rocket-chip在运行Linux时会出现挂起错误，该错误可能是由于一级缓存在接到Probe请求（当二级缓存需要询问一级缓存相关缓存块状态时向一级缓存发送的询问请求）处理不当。该错误现在应该被纠正。

> ([aswaterman](https://github.com/aswaterman))
>
> - Handle TL errors in I$
> - Fix D$ probe bug
> - Add option for shared L2 TLB (disabled by default)

## 微群热点


## 行业视角

	
### [ARM vs RISC-V: A Game Theory perspective](https://www.design-reuse.com/industryexpertblogs/42335/arm-vs-risc-v-a-game-theory-perspective.html)

*Prakash Mohapatra, PraxThoughts, Jul. 07, 2017*

> "... I strongly believe in the democratic business model of ARM, in which all the stakeholders of the fabless ecosystem makes money. In my earlier blog posts, I have shared my insights on **why Intel, although having huge cash flow, failed to penetrate the smart phone SoC market. I believe the primary reason is that it was a competition between ARM’s ecosystem and Intel (with its vertically integrated business model).**
> 
> **Ecosystem enables network effects to take place, and it is difficult to challenge incumbents who hold important positions in the over-all value chain.** Currently, ARM occupies such a position in the embedded and IoT market. For RISC-V to challenge ARM, the former must create an extensive ecosystem around its ISA. With an open-source ISA, RISC-V has opened up the value-chain further by going one step back from ARM, which earns revenue from licensing its ISA. So, **RISC-V has more potential to create a symbiotic ecosystem**. ..."


## 市场动向

- [ARM DesignStart项目再获升级，Cortex-M0和Cortex-M3处理器免预付授权费](https://community.arm.com/cn/b/cn-news/posts/design-start-update-cortex-m0-cortex-m3)
- Imagination宣布出售
- 国产CPU厂商，杭州中天微宣布CPU IP核免费使用计划
- 国产操作系统RT-Thread获融资，未来或许支持RISC-V CPU
- 遨格芯(AGM)宣布免费开放FPGA IP授权
- 腾讯云推出黑石ARM服务器，号称具有更强的性能和更有竞争力的 TCO（总体拥有成本），且天然兼容移动端应用。

## 暴走事件

+ [OSDT开源开发工具大会2017](http://www.hellogcc.org/?p=34315)（也就是原HelloGCC会议）将在10月下旬在北京举办，话题和赞助征集已经开始。话题内容包括“面向RISCV等新硬件的基础软件支持”，各位不要错过。
+ [开源经济学研究-2017年年会邀请函](http://www.open-source-economics.org/open_source_economics_2017.html?from=groupmessage&isappinstalled=0&nsukey=cJ6MILUSOlQVLLra8gxd8Kt%2BDNp5mIECXwcJ3gefg408v8gu5cKkkYT3r%2B7HLHOmTdOFslmM7xNVLYNKEm9zA2dGX2Q4ig%2BPY7%2BfHhrvCa1nMXXih6lokOVzdtgmTWuvraTIrSpfGVBs18w47a86zGn86LB2hoXk7hWxgXq6Zvl5LivWz8xo5vuoBflx1v0w)
+ [FPGA Kongress](http://www.fpga-kongress.de/de/programm-2017), 11-13 July 2017 at the NH Hotel München-Dornach, Germany: The Case for implementing a soft RISC-V core in FPGA.
+ RISC-V at [HotChips](https://www.hotchips.org/), 20-22 August 2017 at Cupertino, California.
+ RISC-V at the [Linley Processor Conference](http://www.linleygroup.com/events/event.php?num=43), 4-5 October 2017 at Santa Clara, California.
+ [First Workshop on Computer Architecture Research with RISC-V (CARRV 2017)](https://carrv.github.io/#first-workshop-on-computer-architecture-research-with-risc-v-carrv-2017), 14 October at Boston, Massachusetts, co-located with MICRO 2017.

## 招聘信息

*发布一些群里发过红包的招聘，尽量剪短*
 
----

Editor: 宋威，郭雄飞，黄柏玮

----

<a rel="license" href="http://creativecommons.org/licenses/by-sa/2.0/"><img alt="知识共享许可协议" style="border-width:0" src="https://i.creativecommons.org/l/by-sa/2.0/88x31.png" /></a><br />本作品采用<a rel="license" href="http://creativecommons.org/licenses/by-sa/2.0/">知识共享署名-相同方式共享 2.0 通用许可协议</a>进行许可。
