/* $ ANSYS SCADE Suite (R) Code Generator version Student 2022 R1 (build 20211130) 
** Command: scadecg.exe -config C:/Users/lukas/Documents/Repo/202502_REACT_ENG_CTRL/SCADE/ARINC_COMM/Simulation/config.txt
** Generation date: 2025-09-07T13:18:38
*************************************************************$ */
#ifndef _ARINC_FLT_DCDR_H_
#define _ARINC_FLT_DCDR_H_

#include "kcg_types.h"

/* ========================  input structure  ====================== */
typedef struct {
  kcg_uint32 /* ARINCmsg/ */ ARINCmsg;
  kcg_float32 /* Range_Max/ */ Range_Max;
  kcg_float32 /* Range_Min/ */ Range_Min;
} inC_ARINC_FLT_DCDR;

/* =====================  no output structure  ====================== */

/* ========================  context type  ========================= */
typedef struct {
  /* ---------------------------  outputs  --------------------------- */
  kcg_float32 /* DATA/ */ DATA;
  kcg_uint8 /* LABEL/ */ LABEL;
  kcg_uint8 /* SDI/ */ SDI;
  kcg_uint8 /* SSM/ */ SSM;
  /* -----------------------  no local probes  ----------------------- */
  /* -----------------------  no local memory  ----------------------- */
  /* -------------------- no sub nodes' contexts  -------------------- */
  /* ----------------- no clocks of observable data ------------------ */
  /* -------------------- (-debug) no assertions  -------------------- */
  /* ------------------- (-debug) local variables -------------------- */
  kcg_uint32 /* raw_data/ */ raw_data;
  kcg_int8 /* _L28/ */ _L28;
  kcg_uint8 /* _L26/ */ _L26;
  kcg_uint32 /* _L25/ */ _L25;
  kcg_uint32 /* _L24/ */ _L24;
  kcg_uint32 /* _L22/ */ _L22;
  kcg_uint32 /* _L19/ */ _L19;
  kcg_uint32 /* _L17/ */ _L17;
  kcg_uint32 /* _L15/ */ _L15;
  kcg_int8 /* _L13/ */ _L13;
  kcg_uint32 /* _L12/ */ _L12;
  kcg_uint32 /* _L11/ */ _L11;
  kcg_uint32 /* _L9/ */ _L9;
  kcg_uint32 /* _L8/ */ _L8;
  kcg_uint8 /* _L7/ */ _L7;
  kcg_int8 /* _L6/ */ _L6;
  kcg_uint32 /* _L5/ */ _L5;
  kcg_uint32 /* _L4/ */ _L4;
  kcg_uint8 /* _L1/ */ _L1;
  kcg_float32 /* _L36/ */ _L36;
  kcg_float32 /* _L35/ */ _L35;
  kcg_float32 /* _L34/ */ _L34;
  kcg_float32 /* _L32/ */ _L32;
  kcg_float32 /* _L31/ */ _L31;
  kcg_float32 /* _L39/ */ _L39;
  kcg_uint32 /* _L40/ */ _L40;
  kcg_float32 /* _L41/ */ _L41;
  kcg_float32 /* _L42/ */ _L42;
  kcg_float32 /* _L43/ */ _L43;
} outC_ARINC_FLT_DCDR;

/* ===========  node initialization and cycle functions  =========== */
/* ARINC_FLT_DCDR/ */
extern void ARINC_FLT_DCDR(inC_ARINC_FLT_DCDR *inC, outC_ARINC_FLT_DCDR *outC);

#ifndef KCG_NO_EXTERN_CALL_TO_RESET
extern void ARINC_FLT_DCDR_reset(outC_ARINC_FLT_DCDR *outC);
#endif /* KCG_NO_EXTERN_CALL_TO_RESET */

#ifndef KCG_USER_DEFINED_INIT
extern void ARINC_FLT_DCDR_init(outC_ARINC_FLT_DCDR *outC);
#endif /* KCG_USER_DEFINED_INIT */



#endif /* _ARINC_FLT_DCDR_H_ */
/* $ ANSYS SCADE Suite (R) Code Generator version Student 2022 R1 (build 20211130) 
** ARINC_FLT_DCDR.h
** Generation date: 2025-09-07T13:18:38
*************************************************************$ */

