#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000025c72e7d7e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000025c72e8bfe0 .scope module, "fifo_tb" "fifo_tb" 3 4;
 .timescale -9 -12;
v0000025c72eea2b0_0 .var "clk", 0 0;
v0000025c72ee9590_0 .net "data_count", 31 0, v0000025c72e81580_0;  1 drivers
v0000025c72ee9630_0 .var "data_in", 7 0;
v0000025c72ee9bd0_0 .net "data_out", 0 0, v0000025c72ee8b90_0;  1 drivers
v0000025c72ee8690_0 .net "empty", 0 0, L_0000025c72ee96d0;  1 drivers
v0000025c72eea350_0 .net "full", 0 0, L_0000025c72ee9b30;  1 drivers
v0000025c72ee9db0_0 .var "rd", 0 0;
v0000025c72ee9e50_0 .var "rst", 0 0;
v0000025c72ee8d70_0 .var "wr", 0 0;
S_0000025c72e8c170 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 48, 3 48 0, S_0000025c72e8bfe0;
 .timescale -9 -12;
v0000025c72e80b80_0 .var/2s "i", 31 0;
S_0000025c72ee8050 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 53, 3 53 0, S_0000025c72e8bfe0;
 .timescale -9 -12;
v0000025c72e81620_0 .var/2s "i", 31 0;
S_0000025c72ee81e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 59, 3 59 0, S_0000025c72e8bfe0;
 .timescale -9 -12;
v0000025c72e80e00_0 .var/2s "i", 31 0;
S_0000025c72ee8370 .scope module, "uut" "fifo_sim" 3 16, 4 4 0, S_0000025c72e8bfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /OUTPUT 1 "data_out";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 32 "data_count";
L_0000025c72e780a0 .functor AND 1, L_0000025c72ee9a90, L_0000025c72ee93b0, C4<1>, C4<1>;
v0000025c72e80cc0_0 .net *"_ivl_0", 31 0, L_0000025c72eea3f0;  1 drivers
L_0000025c72eea9b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c72e81a80_0 .net *"_ivl_11", 28 0, L_0000025c72eea9b8;  1 drivers
L_0000025c72eeaa00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c72e81120_0 .net/2u *"_ivl_12", 31 0, L_0000025c72eeaa00;  1 drivers
v0000025c72e811c0_0 .net *"_ivl_14", 0 0, L_0000025c72ee93b0;  1 drivers
v0000025c72e80d60_0 .net *"_ivl_17", 0 0, L_0000025c72e780a0;  1 drivers
L_0000025c72eeaa48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025c72e81940_0 .net/2s *"_ivl_18", 1 0, L_0000025c72eeaa48;  1 drivers
L_0000025c72eeaa90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c72e81260_0 .net/2s *"_ivl_20", 1 0, L_0000025c72eeaa90;  1 drivers
v0000025c72e81800_0 .net *"_ivl_22", 1 0, L_0000025c72ee8eb0;  1 drivers
v0000025c72e80ea0_0 .net *"_ivl_26", 0 0, L_0000025c72ee9450;  1 drivers
L_0000025c72eeaad8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025c72e80f40_0 .net/2s *"_ivl_28", 1 0, L_0000025c72eeaad8;  1 drivers
L_0000025c72eea928 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c72e81760_0 .net *"_ivl_3", 28 0, L_0000025c72eea928;  1 drivers
L_0000025c72eeab20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c72e819e0_0 .net/2s *"_ivl_30", 1 0, L_0000025c72eeab20;  1 drivers
v0000025c72e81300_0 .net *"_ivl_32", 1 0, L_0000025c72ee99f0;  1 drivers
L_0000025c72eea970 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000025c72e816c0_0 .net/2u *"_ivl_4", 31 0, L_0000025c72eea970;  1 drivers
v0000025c72e80fe0_0 .net *"_ivl_6", 0 0, L_0000025c72ee9a90;  1 drivers
v0000025c72e81440_0 .net *"_ivl_8", 31 0, L_0000025c72ee8c30;  1 drivers
v0000025c72e813a0_0 .var "bit_counter", 2 0;
v0000025c72e81080 .array "buffer", 0 2, 7 0;
v0000025c72e814e0_0 .net "clk", 0 0, v0000025c72eea2b0_0;  1 drivers
v0000025c72e81580_0 .var "data_count", 31 0;
v0000025c72e818a0_0 .net "data_in", 7 0, v0000025c72ee9630_0;  1 drivers
v0000025c72ee8b90_0 .var "data_out", 0 0;
v0000025c72ee91d0_0 .net "empty", 0 0, L_0000025c72ee96d0;  alias, 1 drivers
v0000025c72eea210_0 .net "full", 0 0, L_0000025c72ee9b30;  alias, 1 drivers
v0000025c72ee9950_0 .var "r_ptr", 2 0;
v0000025c72ee9d10_0 .net "rd", 0 0, v0000025c72ee9db0_0;  1 drivers
v0000025c72ee94f0_0 .net "rst", 0 0, v0000025c72ee9e50_0;  1 drivers
v0000025c72ee8550_0 .var "w_ptr", 2 0;
v0000025c72ee8910_0 .net "wr", 0 0, v0000025c72ee8d70_0;  1 drivers
E_0000025c72e7f420 .event posedge, v0000025c72e814e0_0;
L_0000025c72eea3f0 .concat [ 3 29 0 0], v0000025c72ee8550_0, L_0000025c72eea928;
L_0000025c72ee9a90 .cmp/eq 32, L_0000025c72eea3f0, L_0000025c72eea970;
L_0000025c72ee8c30 .concat [ 3 29 0 0], v0000025c72ee9950_0, L_0000025c72eea9b8;
L_0000025c72ee93b0 .cmp/eq 32, L_0000025c72ee8c30, L_0000025c72eeaa00;
L_0000025c72ee8eb0 .functor MUXZ 2, L_0000025c72eeaa90, L_0000025c72eeaa48, L_0000025c72e780a0, C4<>;
L_0000025c72ee9b30 .part L_0000025c72ee8eb0, 0, 1;
L_0000025c72ee9450 .cmp/eq 3, v0000025c72ee8550_0, v0000025c72ee9950_0;
L_0000025c72ee99f0 .functor MUXZ 2, L_0000025c72eeab20, L_0000025c72eeaad8, L_0000025c72ee9450, C4<>;
L_0000025c72ee96d0 .part L_0000025c72ee99f0, 0, 1;
    .scope S_0000025c72ee8370;
T_0 ;
    %wait E_0000025c72e7f420;
    %load/vec4 v0000025c72ee94f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025c72ee8550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025c72ee9950_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000025c72e813a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c72e81580_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025c72ee8910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000025c72eea210_0;
    %inv;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000025c72e818a0_0;
    %load/vec4 v0000025c72ee8550_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c72e81080, 0, 4;
    %load/vec4 v0000025c72ee8550_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000025c72ee8550_0, 0;
    %load/vec4 v0000025c72e81580_0;
    %addi 8, 0, 32;
    %assign/vec4 v0000025c72e81580_0, 0;
T_0.2 ;
    %load/vec4 v0000025c72ee9d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0000025c72ee91d0_0;
    %inv;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0000025c72ee9950_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000025c72e81080, 4;
    %load/vec4 v0000025c72e813a0_0;
    %part/u 1;
    %assign/vec4 v0000025c72ee8b90_0, 0;
    %load/vec4 v0000025c72e81580_0;
    %subi 1, 0, 32;
    %assign/vec4 v0000025c72e81580_0, 0;
    %load/vec4 v0000025c72e813a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000025c72e813a0_0, 0;
    %load/vec4 v0000025c72ee9950_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000025c72ee9950_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000025c72e813a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000025c72e813a0_0, 0;
T_0.9 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025c72e8bfe0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0000025c72eea2b0_0;
    %nor/r;
    %store/vec4 v0000025c72eea2b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025c72e8bfe0;
T_2 ;
    %vpi_call/w 3 34 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025c72e8bfe0 {0 0 0};
    %vpi_call/w 3 36 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c72eea2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c72ee9e50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025c72ee9630_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c72ee9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c72ee8d70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c72ee9e50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c72ee9e50_0, 0, 1;
    %delay 20000, 0;
    %fork t_1, S_0000025c72e8c170;
    %jmp t_0;
    .scope S_0000025c72e8c170;
t_1 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000025c72e80b80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025c72e80b80_0;
    %cmpi/s 245, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c72ee8d70_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000025c72ee9630_0, 0, 8;
    %delay 20000, 0;
    %load/vec4 v0000025c72e80b80_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0000025c72e80b80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0000025c72e8bfe0;
t_0 %join;
    %fork t_3, S_0000025c72ee8050;
    %jmp t_2;
    .scope S_0000025c72ee8050;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025c72e81620_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000025c72e81620_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c72ee8d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c72ee9db0_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0000025c72e81620_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000025c72e81620_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0000025c72e8bfe0;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c72ee9db0_0, 0, 1;
    %fork t_5, S_0000025c72ee81e0;
    %jmp t_4;
    .scope S_0000025c72ee81e0;
t_5 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000025c72e80e00_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000025c72e80e00_0;
    %cmpi/s 245, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c72ee8d70_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000025c72ee9630_0, 0, 8;
    %delay 20000, 0;
    %load/vec4 v0000025c72e80e00_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0000025c72e80e00_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0000025c72e8bfe0;
t_4 %join;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/fifo_tb.sv";
    "src/fifo_sim.sv";
