Command: vcs -full64 -R +v2k -sverilog -debug_access+all -timescale=1ns/10ps -f filelist.f \
-l ./output.log -fsdb +define+FSDB
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Tue Apr 23 19:41:43 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './tb_register_slices.v'
Parsing design file './register_slices.v'
Parsing design file './axi_stream_insert_header.v'
Parsing design file './axi_insert_header.v'
Parsing design file './tb_top.v'
Parsing design file './beifen.v'
Top Level Modules:
       axi_stream_insert_header
       tb_top
       axi_stream_insertbeifen_header
TimeScale is 1 ns / 10 ps

Warning-[TFIPC] Too few instance port connections
./axi_stream_insert_header.v, 814
axi_stream_insert_header, "register_slices #(.payload_width(DATA_WD), .forward_register_slices_generate_flag(0), .backward_register_slices_generate_flag(0)) original_data_channel( .i_hclk (clk),  .i_hrstn (rst_n),  .i_source_valid (valid_in),  .i_source_payload (data_in),  .i_source_keepin (keep_in),  .i_source_last (last_in),  .o_source_ready (ready_in),  .o_dest_valid (w_valid_in),  .o_dest_payload (w_data_in),  .o_dest_keepin (w_keep_in),  .o_dest_last (w_last_in),  .i_dest_ready (w_ready_in));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./beifen.v, 498
axi_stream_insertbeifen_header, "register_slices #(.payload_width(DATA_WD), .forward_register_slices_generate_flag(0), .backward_register_slices_generate_flag(0)) original_data_channel( .i_hclk (clk),  .i_hrstn (rst_n),  .i_source_valid (valid_in),  .i_source_payload (data_in),  .i_source_keepin (keep_in),  .i_source_last (last_in),  .o_source_ready (ready_in),  .o_dest_valid (w_valid_in),  .o_dest_payload (w_data_in),  .o_dest_keepin (w_keep_in),  .o_dest_last (w_last_in),  .i_dest_ready (w_ready_in));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
./axi_stream_insert_header.v, 836
"register_slices #(32, , DATA_BYTE_WD, 0, 0) header_data_channel( .i_hclk (clk),  .i_hrstn (rst_n),  .i_source_valid (valid_insert),  .i_source_payload (data_insert),  .i_source_keepin (keep_insert),  .i_source_cnt (byte_insert_cnt),  .o_source_ready (ready_insert),  .o_dest_valid (w_valid_insert),  .o_dest_payload (w_data_insert),  .o_dest_keepin (w_keep_insert),  .o_dest_cnt (w_byte_insert_cnt),  .i_dest_ready (w_ready_insert));"
  The following 2-bit expression is connected to 4-bit port "i_source_cnt" of 
  module "register_slices", instance "header_data_channel".
  Expression: byte_insert_cnt
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./axi_stream_insert_header.v, 836
"register_slices #(32, , DATA_BYTE_WD, 0, 0) header_data_channel( .i_hclk (clk),  .i_hrstn (rst_n),  .i_source_valid (valid_insert),  .i_source_payload (data_insert),  .i_source_keepin (keep_insert),  .i_source_cnt (byte_insert_cnt),  .o_source_ready (ready_insert),  .o_dest_valid (w_valid_insert),  .o_dest_payload (w_data_insert),  .o_dest_keepin (w_keep_insert),  .o_dest_cnt (w_byte_insert_cnt),  .i_dest_ready (w_ready_insert));"
  The following 2-bit expression is connected to 4-bit port "o_dest_cnt" of 
  module "register_slices", instance "header_data_channel".
  Expression: w_byte_insert_cnt
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./beifen.v, 520
"register_slices #(32, , DATA_BYTE_WD, 0, 0) header_data_channel( .i_hclk (clk),  .i_hrstn (rst_n),  .i_source_valid (valid_insert),  .i_source_payload (data_insert),  .i_source_keepin (keep_insert),  .i_source_cnt (byte_insert_cnt),  .o_source_ready (ready_insert),  .o_dest_valid (w_valid_insert),  .o_dest_payload (w_data_insert),  .o_dest_keepin (w_keep_insert),  .o_dest_cnt (w_byte_insert_cnt),  .i_dest_ready (w_ready_insert));"
  The following 2-bit expression is connected to 4-bit port "i_source_cnt" of 
  module "register_slices", instance "header_data_channel".
  Expression: byte_insert_cnt
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./beifen.v, 520
"register_slices #(32, , DATA_BYTE_WD, 0, 0) header_data_channel( .i_hclk (clk),  .i_hrstn (rst_n),  .i_source_valid (valid_insert),  .i_source_payload (data_insert),  .i_source_keepin (keep_insert),  .i_source_cnt (byte_insert_cnt),  .o_source_ready (ready_insert),  .o_dest_valid (w_valid_insert),  .o_dest_payload (w_data_insert),  .o_dest_keepin (w_keep_insert),  .o_dest_cnt (w_byte_insert_cnt),  .i_dest_ready (w_ready_insert));"
  The following 2-bit expression is connected to 4-bit port "o_dest_cnt" of 
  module "register_slices", instance "header_data_channel".
  Expression: w_byte_insert_cnt
  	use +lint=PCWM for more details

Starting vcs inline pass...
4 modules and 0 UDP read.
recompiling module register_slices
recompiling module axi_stream_insert_header
recompiling module tb_top
recompiling module axi_stream_insertbeifen_header
All of 4 modules done
make[1]: Entering directory '/home/ICer/ic_prjs/mian_p/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib \
-L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib   objs/amcQw_d.o   _5326_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/ICer/ic_prjs/mian_p/csrc'
Command: /home/ICer/ic_prjs/mian_p/./simv +v2k -a ./output.log +define+FSDB
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Apr 23 19:41 2024
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file './tb_top.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all and +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
$finish called from file "./tb_top.v", line 29.
$finish at simulation time              1004000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10040000 ps
CPU Time:      0.300 seconds;       Data structure size:   0.0Mb
Tue Apr 23 19:41:44 2024
CPU time: .405 seconds to compile + .293 seconds to elab + .157 seconds to link + .323 seconds in simulation
