##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for ConsolePort_1_Clock_1
		4.4::Critical Path Report for ConsolePort_2_Clock_1
		4.5::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                | Frequency: 52.41 MHz   | Target: 24.00 MHz  | 
Clock: Clock_2                | Frequency: 60.51 MHz   | Target: 24.00 MHz  | 
Clock: ConsolePort_1_Clock_1  | Frequency: 46.73 MHz   | Target: 24.00 MHz  | 
Clock: ConsolePort_2_Clock_1  | Frequency: 46.22 MHz   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK              | Frequency: 100.91 MHz  | Target: 72.00 MHz  | 
Clock: CyILO                  | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                  | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK           | N/A                    | Target: 72.00 MHz  | 
Clock: CyPLL_OUT              | N/A                    | Target: 72.00 MHz  | 
Clock: VisClock               | N/A                    | Target: 0.01 MHz   | 
Clock: VisClock(routed)       | N/A                    | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                41666.7          22588       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                Clock_2                41666.7          25140       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_1_Clock_1  ConsolePort_1_Clock_1  41666.7          20269       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_1  ConsolePort_2_Clock_1  41666.7          20029       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                13888.9          3979        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_2                13888.9          7661        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase         
---------------  ------------  -----------------------  
P1_Clock(0)_PAD  18673         Clock_2:R                
P1_Latch(0)_PAD  16301         ConsolePort_1_Clock_1:R  
P2_Clock(0)_PAD  17187         Clock_2:R                
P2_Latch(0)_PAD  15429         ConsolePort_2_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase         
----------------  ------------  -----------------------  
P1_D0(0)_PAD      30718         ConsolePort_1_Clock_1:R  
P1_D0(1)_PAD      30796         ConsolePort_1_Clock_1:R  
P1_D1(0)_PAD      33377         ConsolePort_1_Clock_1:R  
P1_D1(1)_PAD      33907         ConsolePort_1_Clock_1:R  
P1_D2(0)_PAD      35683         ConsolePort_1_Clock_1:R  
P1_D2(1)_PAD      35106         ConsolePort_1_Clock_1:R  
P2_D0(0)_PAD      37743         ConsolePort_2_Clock_1:R  
P2_D0(1)_PAD      38490         ConsolePort_2_Clock_1:R  
P2_D1(0)_PAD      36408         ConsolePort_2_Clock_1:R  
P2_D1(1)_PAD      36158         ConsolePort_2_Clock_1:R  
P2_D2(0)_PAD      32607         ConsolePort_2_Clock_1:R  
P2_D2(1)_PAD      32911         ConsolePort_2_Clock_1:R  
Vis_Clock(0)_PAD  33509         Clock_1:R                
Vis_D0(0)_PAD     54798         Clock_1:R                
Vis_D1(0)_PAD     44815         Clock_1:R                
Vis_D2(0)_PAD     59781         Clock_1:R                
Vis_D3(0)_PAD     48019         Clock_1:R                
Vis_Latch(0)_PAD  24894         Clock_1:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.41 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_14\/main_0
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 22588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16622
-------------------------------------   ----- 
End-of-path arrival time (ps)           16622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_14\/main_0  macrocell65  15747  16622  22588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 60.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ClockCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12286
-------------------------------------   ----- 
End-of-path arrival time (ps)           12286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell19       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell19     847    847  25140  RISE       1
\ClockCounter:CounterUDB:count_enable\/main_0         macrocell26      6182   7029  25140  RISE       1
\ClockCounter:CounterUDB:count_enable\/q              macrocell26      2345   9374  25140  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell19   2913  12286  25140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ConsolePort_1_Clock_1
***************************************************
Clock: ConsolePort_1_Clock_1
Frequency: 46.73 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:StsReg\/clock
Path slack     : 20269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19928
-------------------------------------   ----- 
End-of-path arrival time (ps)           19928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell56     875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell10    7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345  11028  20269  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clk_en  statusicell9   8900  19928  20269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clock                     statusicell9        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for ConsolePort_2_Clock_1
***************************************************
Clock: ConsolePort_2_Clock_1
Frequency: 46.22 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 20029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20167
-------------------------------------   ----- 
End-of-path arrival time (ps)           20167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345  10051  20029  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1  10117  20167  20029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 100.91 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data2_7\/main_4
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 3979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_7         controlcell15   1435   1435   3979  RISE       1
\visualization_1:latched_data2_7\/main_4  macrocell104    6018   7453   3979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountSel:Sync:ctrl_reg\/control_0
Path End       : \ClockCountFilter:genblk1[0]:samples_0\/main_2
Capture Clock  : \ClockCountFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 7661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ClockCountSel:Sync:ctrl_reg\/busclk                        controlcell20       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ClockCountSel:Sync:ctrl_reg\/control_0         controlcell20   1435   1435   7661  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/main_2  macrocell133    2336   3771   7661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/clock_0            macrocell133        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data2_7\/main_4
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 3979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_7         controlcell15   1435   1435   3979  RISE       1
\visualization_1:latched_data2_7\/main_4  macrocell104    6018   7453   3979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1


5.3::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
***********************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 20029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20167
-------------------------------------   ----- 
End-of-path arrival time (ps)           20167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345  10051  20029  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1  10117  20167  20029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ClockCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12286
-------------------------------------   ----- 
End-of-path arrival time (ps)           12286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell19       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell19     847    847  25140  RISE       1
\ClockCounter:CounterUDB:count_enable\/main_0         macrocell26      6182   7029  25140  RISE       1
\ClockCounter:CounterUDB:count_enable\/q              macrocell26      2345   9374  25140  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell19   2913  12286  25140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_14\/main_0
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 22588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16622
-------------------------------------   ----- 
End-of-path arrival time (ps)           16622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_14\/main_0  macrocell65  15747  16622  22588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1


5.6::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:StsReg\/clock
Path slack     : 20269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19928
-------------------------------------   ----- 
End-of-path arrival time (ps)           19928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell56     875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell10    7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345  11028  20269  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clk_en  statusicell9   8900  19928  20269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clock                     statusicell9        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data2_7\/main_4
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 3979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_7         controlcell15   1435   1435   3979  RISE       1
\visualization_1:latched_data2_7\/main_4  macrocell104    6018   7453   3979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data0_15\/main_4
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 7080p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_7            controlcell13   1435   1435   7080  RISE       1
\visualization_1:latched_data0_15\/main_4  macrocell64     2917   4352   7080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data1_7\/main_0
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 7648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_7         controlcell11   1435   1435   7648  RISE       1
\visualization_1:latched_data1_7\/main_0  macrocell88     2349   3784   7648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data2_15\/main_4
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 7656p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_7          controlcell16   1435   1435   7656  RISE       1
\visualization_1:latched_data2_15\/main_4  macrocell96     2341   3776   7656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data2_11\/main_4
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 7659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_3          controlcell16   1435   1435   7659  RISE       1
\visualization_1:latched_data2_11\/main_4  macrocell100    2338   3773   7659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountSel:Sync:ctrl_reg\/control_0
Path End       : \ClockCountFilter:genblk1[0]:samples_0\/main_2
Capture Clock  : \ClockCountFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 7661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ClockCountSel:Sync:ctrl_reg\/busclk                        controlcell20       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ClockCountSel:Sync:ctrl_reg\/control_0         controlcell20   1435   1435   7661  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/main_2  macrocell133    2336   3771   7661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/clock_0            macrocell133        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountSel:Sync:ctrl_reg\/control_0
Path End       : Net_4238/main_3
Capture Clock  : Net_4238/clock_0
Path slack     : 7661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ClockCountSel:Sync:ctrl_reg\/busclk                        controlcell20       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ClockCountSel:Sync:ctrl_reg\/control_0  controlcell20   1435   1435   7661  RISE       1
Net_4238/main_3                          macrocell134    2336   3771   7661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data2_5\/main_4
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 7663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_5         controlcell15   1435   1435   7663  RISE       1
\visualization_1:latched_data2_5\/main_4  macrocell106    2334   3769   7663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data2_14\/main_4
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 7664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_6          controlcell16   1435   1435   7664  RISE       1
\visualization_1:latched_data2_14\/main_4  macrocell97     2333   3768   7664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data0_13\/main_4
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 7664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_5            controlcell13   1435   1435   7664  RISE       1
\visualization_1:latched_data0_13\/main_4  macrocell66     2333   3768   7664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data2_12\/main_4
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 7665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_4          controlcell16   1435   1435   7665  RISE       1
\visualization_1:latched_data2_12\/main_4  macrocell99     2332   3767   7665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data1_5\/main_0
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 7671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_5         controlcell11   1435   1435   7671  RISE       1
\visualization_1:latched_data1_5\/main_0  macrocell90     2326   3761   7671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data3_13\/main_4
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 7672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_5          controlcell18   1435   1435   7672  RISE       1
\visualization_1:latched_data3_13\/main_4  macrocell114    2324   3759   7672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data3_14\/main_4
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 7673p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_6          controlcell18   1435   1435   7673  RISE       1
\visualization_1:latched_data3_14\/main_4  macrocell113    2324   3759   7673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data3_11\/main_4
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 7673p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_3          controlcell18   1435   1435   7673  RISE       1
\visualization_1:latched_data3_11\/main_4  macrocell116    2324   3759   7673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data0_8\/main_4
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_0           controlcell13   1435   1435   7676  RISE       1
\visualization_1:latched_data0_8\/main_4  macrocell71     2321   3756   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data2_4\/main_4
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_4         controlcell15   1435   1435   7676  RISE       1
\visualization_1:latched_data2_4\/main_4  macrocell107    2321   3756   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data3_4\/main_4
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_4         controlcell17   1435   1435   7676  RISE       1
\visualization_1:latched_data3_4\/main_4  macrocell123    2321   3756   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data3_12\/main_4
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_4          controlcell18   1435   1435   7676  RISE       1
\visualization_1:latched_data3_12\/main_4  macrocell115    2320   3755   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data2_0\/main_4
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 7677p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_0         controlcell15   1435   1435   7677  RISE       1
\visualization_1:latched_data2_0\/main_4  macrocell111    2320   3755   7677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data1_2\/main_0
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 7677p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_2         controlcell11   1435   1435   7677  RISE       1
\visualization_1:latched_data1_2\/main_0  macrocell93     2320   3755   7677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data3_6\/main_4
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 7678p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3754
-------------------------------------   ---- 
End-of-path arrival time (ps)           3754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_6         controlcell17   1435   1435   7678  RISE       1
\visualization_1:latched_data3_6\/main_4  macrocell121    2319   3754   7678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data2_13\/main_4
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_5          controlcell16   1435   1435   7679  RISE       1
\visualization_1:latched_data2_13\/main_4  macrocell98     2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data1_3\/main_0
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_3         controlcell11   1435   1435   7679  RISE       1
\visualization_1:latched_data1_3\/main_0  macrocell92     2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data3_1\/main_4
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_1         controlcell17   1435   1435   7680  RISE       1
\visualization_1:latched_data3_1\/main_4  macrocell126    2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data3_9\/main_4
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_1         controlcell18   1435   1435   7680  RISE       1
\visualization_1:latched_data3_9\/main_4  macrocell118    2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data3_7\/main_4
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_7         controlcell17   1435   1435   7680  RISE       1
\visualization_1:latched_data3_7\/main_4  macrocell120    2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data3_5\/main_4
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_5         controlcell17   1435   1435   7681  RISE       1
\visualization_1:latched_data3_5\/main_4  macrocell122    2316   3751   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data2_8\/main_4
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_0         controlcell16   1435   1435   7681  RISE       1
\visualization_1:latched_data2_8\/main_4  macrocell103    2316   3751   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data1_6\/main_0
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_6         controlcell11   1435   1435   7681  RISE       1
\visualization_1:latched_data1_6\/main_0  macrocell89     2315   3750   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data0_14\/main_4
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_6            controlcell13   1435   1435   7681  RISE       1
\visualization_1:latched_data0_14\/main_4  macrocell65     2315   3750   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data0_10\/main_4
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_2            controlcell13   1435   1435   7682  RISE       1
\visualization_1:latched_data0_10\/main_4  macrocell69     2315   3750   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data2_9\/main_4
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 7683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_1         controlcell16   1435   1435   7683  RISE       1
\visualization_1:latched_data2_9\/main_4  macrocell102    2314   3749   7683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data3_15\/main_4
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 7683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_7          controlcell18   1435   1435   7683  RISE       1
\visualization_1:latched_data3_15\/main_4  macrocell112    2314   3749   7683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data2_2\/main_4
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 7685p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3747
-------------------------------------   ---- 
End-of-path arrival time (ps)           3747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_2         controlcell15   1435   1435   7685  RISE       1
\visualization_1:latched_data2_2\/main_4  macrocell109    2312   3747   7685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data2_3\/main_4
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 7687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3745
-------------------------------------   ---- 
End-of-path arrival time (ps)           3745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_3         controlcell15   1435   1435   7687  RISE       1
\visualization_1:latched_data2_3\/main_4  macrocell108    2310   3745   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data3_3\/main_4
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 7687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3745
-------------------------------------   ---- 
End-of-path arrival time (ps)           3745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_3         controlcell17   1435   1435   7687  RISE       1
\visualization_1:latched_data3_3\/main_4  macrocell124    2310   3745   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data2_1\/main_4
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 7687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3745
-------------------------------------   ---- 
End-of-path arrival time (ps)           3745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_1         controlcell15   1435   1435   7687  RISE       1
\visualization_1:latched_data2_1\/main_4  macrocell110    2310   3745   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data1_1\/main_0
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 7687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3745
-------------------------------------   ---- 
End-of-path arrival time (ps)           3745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_1         controlcell11   1435   1435   7687  RISE       1
\visualization_1:latched_data1_1\/main_0  macrocell94     2310   3745   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data0_9\/main_4
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 7687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3745
-------------------------------------   ---- 
End-of-path arrival time (ps)           3745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_1           controlcell13   1435   1435   7687  RISE       1
\visualization_1:latched_data0_9\/main_4  macrocell70     2310   3745   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data3_8\/main_4
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 7689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3743
-------------------------------------   ---- 
End-of-path arrival time (ps)           3743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_0         controlcell18   1435   1435   7689  RISE       1
\visualization_1:latched_data3_8\/main_4  macrocell119    2308   3743   7689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data1_0\/main_0
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 7690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_0         controlcell11   1435   1435   7690  RISE       1
\visualization_1:latched_data1_0\/main_0  macrocell95     2307   3742   7690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data1_4\/main_0
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 7690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_4         controlcell11   1435   1435   7690  RISE       1
\visualization_1:latched_data1_4\/main_0  macrocell91     2307   3742   7690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data0_12\/main_4
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 7690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_4            controlcell13   1435   1435   7690  RISE       1
\visualization_1:latched_data0_12\/main_4  macrocell67     2307   3742   7690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data2_6\/main_4
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 7691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3741
-------------------------------------   ---- 
End-of-path arrival time (ps)           3741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_6         controlcell15   1435   1435   7691  RISE       1
\visualization_1:latched_data2_6\/main_4  macrocell105    2306   3741   7691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data0_11\/main_4
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 7691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_3            controlcell13   1435   1435   7691  RISE       1
\visualization_1:latched_data0_11\/main_4  macrocell68     2305   3740   7691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data3_0\/main_4
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 7692p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_0         controlcell17   1435   1435   7692  RISE       1
\visualization_1:latched_data3_0\/main_4  macrocell127    2305   3740   7692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data3_2\/main_4
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 7693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_2         controlcell17   1435   1435   7693  RISE       1
\visualization_1:latched_data3_2\/main_4  macrocell125    2304   3739   7693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data3_10\/main_4
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 7693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_2          controlcell18   1435   1435   7693  RISE       1
\visualization_1:latched_data3_10\/main_4  macrocell117    2304   3739   7693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data2_10\/main_4
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 7693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_2          controlcell16   1435   1435   7693  RISE       1
\visualization_1:latched_data2_10\/main_4  macrocell101    2304   3739   7693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell101        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data1_15\/main_4
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 7714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3718
-------------------------------------   ---- 
End-of-path arrival time (ps)           3718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_7          controlcell14   1435   1435   7714  RISE       1
\visualization_1:latched_data1_15\/main_4  macrocell80     2283   3718   7714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data1_14\/main_4
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 7718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3714
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_6          controlcell14   1435   1435   7718  RISE       1
\visualization_1:latched_data1_14\/main_4  macrocell81     2279   3714   7718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data0_5\/main_4
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 7734p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3698
-------------------------------------   ---- 
End-of-path arrival time (ps)           3698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_5           controlcell12   1435   1435   7734  RISE       1
\visualization_1:latched_data0_5\/main_4  macrocell74     2263   3698   7734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data1_8\/main_4
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 7735p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3697
-------------------------------------   ---- 
End-of-path arrival time (ps)           3697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_0         controlcell14   1435   1435   7735  RISE       1
\visualization_1:latched_data1_8\/main_4  macrocell87     2262   3697   7735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data0_0\/main_4
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 7738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3694
-------------------------------------   ---- 
End-of-path arrival time (ps)           3694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_0           controlcell12   1435   1435   7738  RISE       1
\visualization_1:latched_data0_0\/main_4  macrocell79     2259   3694   7738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data0_4\/main_4
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 7739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3693
-------------------------------------   ---- 
End-of-path arrival time (ps)           3693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_4           controlcell12   1435   1435   7739  RISE       1
\visualization_1:latched_data0_4\/main_4  macrocell75     2258   3693   7739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data1_12\/main_4
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 7739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3693
-------------------------------------   ---- 
End-of-path arrival time (ps)           3693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_4          controlcell14   1435   1435   7739  RISE       1
\visualization_1:latched_data1_12\/main_4  macrocell83     2258   3693   7739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data0_3\/main_4
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 7740p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3692
-------------------------------------   ---- 
End-of-path arrival time (ps)           3692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_3           controlcell12   1435   1435   7740  RISE       1
\visualization_1:latched_data0_3\/main_4  macrocell76     2257   3692   7740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data1_11\/main_4
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 7741p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3691
-------------------------------------   ---- 
End-of-path arrival time (ps)           3691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_3          controlcell14   1435   1435   7741  RISE       1
\visualization_1:latched_data1_11\/main_4  macrocell84     2256   3691   7741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data0_6\/main_4
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 7742p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3690
-------------------------------------   ---- 
End-of-path arrival time (ps)           3690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_6           controlcell12   1435   1435   7742  RISE       1
\visualization_1:latched_data0_6\/main_4  macrocell73     2255   3690   7742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data1_13\/main_4
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 7743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3689
-------------------------------------   ---- 
End-of-path arrival time (ps)           3689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_5          controlcell14   1435   1435   7743  RISE       1
\visualization_1:latched_data1_13\/main_4  macrocell82     2254   3689   7743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data0_1\/main_4
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 7746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_1           controlcell12   1435   1435   7746  RISE       1
\visualization_1:latched_data0_1\/main_4  macrocell78     2251   3686   7746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data0_7\/main_4
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 7746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_7           controlcell12   1435   1435   7746  RISE       1
\visualization_1:latched_data0_7\/main_4  macrocell72     2251   3686   7746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data1_9\/main_4
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 7749p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3683
-------------------------------------   ---- 
End-of-path arrival time (ps)           3683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_1         controlcell14   1435   1435   7749  RISE       1
\visualization_1:latched_data1_9\/main_4  macrocell86     2248   3683   7749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data1_10\/main_4
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 7751p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3681
-------------------------------------   ---- 
End-of-path arrival time (ps)           3681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_2          controlcell14   1435   1435   7751  RISE       1
\visualization_1:latched_data1_10\/main_4  macrocell85     2246   3681   7751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell85         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data0_2\/main_4
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 7755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_2           controlcell12   1435   1435   7755  RISE       1
\visualization_1:latched_data0_2\/main_4  macrocell77     2242   3677   7755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 20029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20167
-------------------------------------   ----- 
End-of-path arrival time (ps)           20167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345  10051  20029  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1  10117  20167  20029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 20160p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell43     875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345  10051  20029  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1   9986  20037  20160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:StsReg\/clock
Path slack     : 20160p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell43     875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell3     6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell3     2345  10051  20029  RISE       1
\ConsolePort_2:RegD2:bSR:StsReg\/clk_en  statusicell1   9986  20037  20160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:StsReg\/clock                     statusicell1        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 20160p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345  10051  20029  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell2   9986  20037  20160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:StsReg\/clock
Path slack     : 20269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19928
-------------------------------------   ----- 
End-of-path arrival time (ps)           19928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell56     875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell10    7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345  11028  20269  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clk_en  statusicell9   8900  19928  20269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clock                     statusicell9        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 20269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19928
-------------------------------------   ----- 
End-of-path arrival time (ps)           19928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell56       875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell10      7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345  11028  20269  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell17   8900  19928  20269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell17      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 20566p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19631
-------------------------------------   ----- 
End-of-path arrival time (ps)           19631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell56       875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell10      7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345  11028  20269  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell16   8603  19631  20566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell16      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:StsReg\/clock
Path slack     : 20809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19387
-------------------------------------   ----- 
End-of-path arrival time (ps)           19387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell43     875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell3     6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell3     2345  10051  20029  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clk_en  statusicell4   9337  19387  20809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clock                     statusicell4        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 20809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19387
-------------------------------------   ----- 
End-of-path arrival time (ps)           19387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345  10051  20029  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell8   9337  19387  20809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 20904p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19293
-------------------------------------   ----- 
End-of-path arrival time (ps)           19293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell43     875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345  10051  20029  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   9242  19293  20904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 20981p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19216
-------------------------------------   ----- 
End-of-path arrival time (ps)           19216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell56     875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell10    7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell10    2345  11028  20269  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   8188  19216  20981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 20981p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19216
-------------------------------------   ----- 
End-of-path arrival time (ps)           19216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell56       875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell10      7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345  11028  20269  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell13   8188  19216  20981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 20982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19214
-------------------------------------   ----- 
End-of-path arrival time (ps)           19214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell56       875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell10      7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345  11028  20269  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell12   8186  19214  20982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 21072p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19125
-------------------------------------   ----- 
End-of-path arrival time (ps)           19125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345  10051  20029  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   9074  19125  21072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 21110p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19087
-------------------------------------   ----- 
End-of-path arrival time (ps)           19087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell56     875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell10    7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell10    2345  11028  20269  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell9   8059  19087  21110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_14\/main_0
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 22588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16622
-------------------------------------   ----- 
End-of-path arrival time (ps)           16622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_14\/main_0  macrocell65  15747  16622  22588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_13\/main_0
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 22588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16622
-------------------------------------   ----- 
End-of-path arrival time (ps)           16622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_13\/main_0  macrocell66  15747  16622  22588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_10\/main_0
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 22588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16622
-------------------------------------   ----- 
End-of-path arrival time (ps)           16622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_10\/main_0  macrocell69  15747  16622  22588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_8\/main_0
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 22588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16622
-------------------------------------   ----- 
End-of-path arrival time (ps)           16622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_8\/main_0  macrocell71  15747  16622  22588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 22796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17400
-------------------------------------   ----- 
End-of-path arrival time (ps)           17400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell56       875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell10      7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345  11028  20269  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell11   6372  17400  22796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:StsReg\/clock
Path slack     : 22796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17400
-------------------------------------   ----- 
End-of-path arrival time (ps)           17400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell56     875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell10    7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345  11028  20269  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clk_en  statusicell7   6372  17400  22796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clock                     statusicell7        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 22798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17399
-------------------------------------   ----- 
End-of-path arrival time (ps)           17399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell56       875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell10      7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345  11028  20269  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell10   6371  17399  22798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell10      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 23047p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14380
-------------------------------------   ----- 
End-of-path arrival time (ps)           14380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                     macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_294\/main_0                                macrocell6      8262   9137  23047  RISE       1
\ConsolePort_2:Net_294\/q                                     macrocell6      2345  11482  23047  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell9   2897  14380  23047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 23527p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16669
-------------------------------------   ----- 
End-of-path arrival time (ps)           16669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell43     875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345  10051  20029  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2   6619  16669  23527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:StsReg\/clock
Path slack     : 23527p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16669
-------------------------------------   ----- 
End-of-path arrival time (ps)           16669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell43     875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell3     6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell3     2345  10051  20029  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clk_en  statusicell2   6619  16669  23527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clock                     statusicell2        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 23527p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16669
-------------------------------------   ----- 
End-of-path arrival time (ps)           16669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345  10051  20029  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell4   6619  16669  23527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 23717p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                     macrocell56       875    875  20269  RISE       1
\ConsolePort_1:Net_294\/main_0                                macrocell13      3781   4656  23717  RISE       1
\ConsolePort_1:Net_294\/q                                     macrocell13      2345   7001  23717  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell18   6708  13710  23717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 23890p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16307
-------------------------------------   ----- 
End-of-path arrival time (ps)           16307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell56     875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell10    7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell10    2345  11028  20269  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell6   5279  16307  23890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:StsReg\/clock
Path slack     : 23890p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16307
-------------------------------------   ----- 
End-of-path arrival time (ps)           16307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell56     875    875  20269  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell10    7808   8683  20269  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345  11028  20269  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clk_en  statusicell6   5279  16307  23890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clock                     statusicell6        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_12\/main_0
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 24089p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15120
-------------------------------------   ----- 
End-of-path arrival time (ps)           15120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_12\/main_0  macrocell67  14245  15120  24089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_11\/main_0
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 24089p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15120
-------------------------------------   ----- 
End-of-path arrival time (ps)           15120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_11\/main_0  macrocell68  14245  15120  24089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_9\/main_0
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 24089p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15120
-------------------------------------   ----- 
End-of-path arrival time (ps)           15120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_9\/main_0  macrocell70  14245  15120  24089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 24193p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16003
-------------------------------------   ----- 
End-of-path arrival time (ps)           16003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell43      875    875  20029  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      6831   7706  20029  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345  10051  20029  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell3   5953  16003  24193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ClockCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12286
-------------------------------------   ----- 
End-of-path arrival time (ps)           12286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell19       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell19     847    847  25140  RISE       1
\ClockCounter:CounterUDB:count_enable\/main_0         macrocell26      6182   7029  25140  RISE       1
\ClockCounter:CounterUDB:count_enable\/q              macrocell26      2345   9374  25140  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell19   2913  12286  25140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_6\/main_2
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 25361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13849
-------------------------------------   ----- 
End-of-path arrival time (ps)           13849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_6\/main_2  macrocell105  12974  13849  25361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_5\/main_2
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 25361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13849
-------------------------------------   ----- 
End-of-path arrival time (ps)           13849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_5\/main_2  macrocell106  12974  13849  25361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_4\/main_2
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 25361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13849
-------------------------------------   ----- 
End-of-path arrival time (ps)           13849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_4\/main_2  macrocell107  12974  13849  25361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_1\/main_2
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 25361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13849
-------------------------------------   ----- 
End-of-path arrival time (ps)           13849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_1\/main_2  macrocell110  12974  13849  25361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_7\/main_2
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 25383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_7\/main_2  macrocell104  12952  13827  25383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_3\/main_2
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 25383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_3\/main_2  macrocell108  12952  13827  25383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_2\/main_2
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 25383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_2\/main_2  macrocell109  12952  13827  25383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_0\/main_2
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 25383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_0\/main_2  macrocell111  12952  13827  25383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_6\/main_0
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 25950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13260
-------------------------------------   ----- 
End-of-path arrival time (ps)           13260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_6\/main_0  macrocell105  12385  13260  25950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_5\/main_0
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 25950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13260
-------------------------------------   ----- 
End-of-path arrival time (ps)           13260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_5\/main_0  macrocell106  12385  13260  25950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_4\/main_0
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 25950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13260
-------------------------------------   ----- 
End-of-path arrival time (ps)           13260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_4\/main_0  macrocell107  12385  13260  25950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_1\/main_0
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 25950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13260
-------------------------------------   ----- 
End-of-path arrival time (ps)           13260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_1\/main_0  macrocell110  12385  13260  25950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_15\/main_0
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 26283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12927
-------------------------------------   ----- 
End-of-path arrival time (ps)           12927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_15\/main_0  macrocell64  12052  12927  26283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : Net_3780/main_0
Capture Clock  : Net_3780/clock_0
Path slack     : 26283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12927
-------------------------------------   ----- 
End-of-path arrival time (ps)           12927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q  macrocell57     875    875  22588  RISE       1
Net_3780/main_0              macrocell128  12052  12927  26283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_5\/main_1
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 26402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_5\/main_1  macrocell74  11933  12808  26402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_3\/main_1
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 26402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_3\/main_1  macrocell76  11933  12808  26402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_2\/main_1
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 26402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_2\/main_1  macrocell77  11933  12808  26402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_0\/main_1
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 26402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_0\/main_1  macrocell79  11933  12808  26402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_5\/main_3
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 26442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12767
-------------------------------------   ----- 
End-of-path arrival time (ps)           12767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_5\/main_3  macrocell90  11892  12767  26442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_4\/main_3
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 26442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12767
-------------------------------------   ----- 
End-of-path arrival time (ps)           12767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_4\/main_3  macrocell91  11892  12767  26442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_2\/main_3
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 26442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12767
-------------------------------------   ----- 
End-of-path arrival time (ps)           12767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_2\/main_3  macrocell93  11892  12767  26442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_1\/main_3
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 26442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12767
-------------------------------------   ----- 
End-of-path arrival time (ps)           12767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_1\/main_3  macrocell94  11892  12767  26442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_7\/main_0
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 26502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_7\/main_0  macrocell120  11833  12708  26502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_4\/main_0
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 26502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_4\/main_0  macrocell123  11833  12708  26502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_2\/main_0
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 26502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_2\/main_0  macrocell125  11833  12708  26502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_0\/main_0
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 26502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_0\/main_0  macrocell127  11833  12708  26502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_7\/main_0
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 26510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_7\/main_0  macrocell104  11825  12700  26510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_3\/main_0
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 26510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_3\/main_0  macrocell108  11825  12700  26510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_2\/main_0
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 26510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_2\/main_0  macrocell109  11825  12700  26510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_0\/main_0
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 26510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_0\/main_0  macrocell111  11825  12700  26510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_7\/main_1
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 26942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_7\/main_1  macrocell72  11392  12267  26942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_6\/main_1
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 26942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_6\/main_1  macrocell73  11392  12267  26942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_4\/main_1
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 26942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_4\/main_1  macrocell75  11392  12267  26942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_1\/main_1
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 26942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_1\/main_1  macrocell78  11392  12267  26942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_7\/main_3
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 26954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_7\/main_3  macrocell88  11381  12256  26954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_6\/main_3
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 26954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_6\/main_3  macrocell89  11381  12256  26954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_3\/main_3
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 26954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_3\/main_3  macrocell92  11381  12256  26954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_0\/main_3
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 26954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_0\/main_3  macrocell95  11381  12256  26954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_6\/main_0
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 27203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12006
-------------------------------------   ----- 
End-of-path arrival time (ps)           12006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_6\/main_0  macrocell121  11131  12006  27203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_5\/main_0
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 27203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12006
-------------------------------------   ----- 
End-of-path arrival time (ps)           12006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_5\/main_0  macrocell122  11131  12006  27203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_3\/main_0
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 27203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12006
-------------------------------------   ----- 
End-of-path arrival time (ps)           12006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_3\/main_0  macrocell124  11131  12006  27203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_1\/main_0
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 27203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12006
-------------------------------------   ----- 
End-of-path arrival time (ps)           12006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_1\/main_0  macrocell126  11131  12006  27203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_5\/main_1
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 27631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_5\/main_1  macrocell90  10703  11578  27631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_4\/main_1
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 27631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_4\/main_1  macrocell91  10703  11578  27631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_2\/main_1
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 27631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_2\/main_1  macrocell93  10703  11578  27631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_1\/main_1
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 27631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_1\/main_1  macrocell94  10703  11578  27631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:state_0\/main_4
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 27832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q         macrocell61    875    875  27832  RISE       1
\visualization_1:state_0\/main_4  macrocell59  10502  11377  27832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:pos_3\/main_3
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 27832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q       macrocell61    875    875  27832  RISE       1
\visualization_1:pos_3\/main_3  macrocell60  10502  11377  27832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_15\/main_0
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 27847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           11363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_15\/main_0  macrocell112  10488  11363  27847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_14\/main_0
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 27847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           11363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_14\/main_0  macrocell113  10488  11363  27847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_12\/main_0
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 27847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           11363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_12\/main_0  macrocell115  10488  11363  27847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_9\/main_0
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 27847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           11363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_9\/main_0  macrocell118  10488  11363  27847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:state_0\/main_6
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 28027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q         macrocell63    875    875  28027  RISE       1
\visualization_1:state_0\/main_6  macrocell59  10307  11182  28027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_3\/main_5
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 28027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell63    875    875  28027  RISE       1
\visualization_1:pos_3\/main_5  macrocell60  10307  11182  28027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_1\/main_3
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 28027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell63    875    875  28027  RISE       1
\visualization_1:pos_1\/main_3  macrocell62  10307  11182  28027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_14\/main_1
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 28030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_14\/main_1  macrocell65  10305  11180  28030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_13\/main_1
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 28030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_13\/main_1  macrocell66  10305  11180  28030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_10\/main_1
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 28030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_10\/main_1  macrocell69  10305  11180  28030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_8\/main_1
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 28030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_8\/main_1  macrocell71  10305  11180  28030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_12\/main_1
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 28070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11139
-------------------------------------   ----- 
End-of-path arrival time (ps)           11139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_12\/main_1  macrocell67  10264  11139  28070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_11\/main_1
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 28070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11139
-------------------------------------   ----- 
End-of-path arrival time (ps)           11139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_11\/main_1  macrocell68  10264  11139  28070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_9\/main_1
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 28070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11139
-------------------------------------   ----- 
End-of-path arrival time (ps)           11139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_9\/main_1  macrocell70  10264  11139  28070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:state_1\/main_2
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 28103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q       macrocell59    875    875  25361  RISE       1
\visualization_1:state_1\/main_2  macrocell58  10231  11106  28103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_2\/main_2
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 28103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell59    875    875  25361  RISE       1
\visualization_1:pos_2\/main_2  macrocell61  10231  11106  28103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_0\/main_2
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 28103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell59    875    875  25361  RISE       1
\visualization_1:pos_0\/main_2  macrocell63  10231  11106  28103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_13\/main_0
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 28105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_13\/main_0  macrocell114  10230  11105  28105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_11\/main_0
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 28105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_11\/main_0  macrocell116  10230  11105  28105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_10\/main_0
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 28105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_10\/main_0  macrocell117  10230  11105  28105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_8\/main_0
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 28105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data3_8\/main_0  macrocell119  10230  11105  28105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:state_0\/main_1
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 28172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11038
-------------------------------------   ----- 
End-of-path arrival time (ps)           11038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q       macrocell58    875    875  26402  RISE       1
\visualization_1:state_0\/main_1  macrocell59  10163  11038  28172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_3\/main_1
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 28172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11038
-------------------------------------   ----- 
End-of-path arrival time (ps)           11038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell58    875    875  26402  RISE       1
\visualization_1:pos_3\/main_1  macrocell60  10163  11038  28172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_1\/main_1
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 28172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11038
-------------------------------------   ----- 
End-of-path arrival time (ps)           11038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell58    875    875  26402  RISE       1
\visualization_1:pos_1\/main_1  macrocell62  10163  11038  28172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_7\/main_1
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 28332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_7\/main_1  macrocell88  10002  10877  28332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_6\/main_1
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 28332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_6\/main_1  macrocell89  10002  10877  28332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_3\/main_1
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 28332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_3\/main_1  macrocell92  10002  10877  28332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_0\/main_1
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 28332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_0\/main_1  macrocell95  10002  10877  28332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_14\/clk_en
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 28480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_14\/clk_en  macrocell65  11007  11717  28480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_13\/clk_en
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 28480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_13\/clk_en  macrocell66  11007  11717  28480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_12\/clk_en
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 28480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_12\/clk_en  macrocell67  11007  11717  28480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_11\/clk_en
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 28480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_11\/clk_en  macrocell68  11007  11717  28480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_10\/clk_en
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 28480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_10\/clk_en  macrocell69  11007  11717  28480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_9\/clk_en
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 28480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_9\/clk_en  macrocell70  11007  11717  28480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_8\/clk_en
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 28480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_8\/clk_en  macrocell71  11007  11717  28480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_3\/q
Path End       : \visualization_1:state_1\/main_3
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 28572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10638
-------------------------------------   ----- 
End-of-path arrival time (ps)           10638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_3\/q         macrocell60    875    875  28572  RISE       1
\visualization_1:state_1\/main_3  macrocell58   9763  10638  28572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/main_1         macrocell5      3562   6012  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/q              macrocell5      2345   8357  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    4241  12599  28718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_15\/main_1
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 28721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_15\/main_1  macrocell112   9614  10489  28721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_14\/main_1
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 28721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_14\/main_1  macrocell113   9614  10489  28721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_12\/main_1
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 28721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_12\/main_1  macrocell115   9614  10489  28721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_9\/main_1
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 28721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_9\/main_1  macrocell118   9614  10489  28721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:state_1\/main_5
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 28744p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10466
-------------------------------------   ----- 
End-of-path arrival time (ps)           10466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q         macrocell62    875    875  28744  RISE       1
\visualization_1:state_1\/main_5  macrocell58   9591  10466  28744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:pos_2\/main_3
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 28744p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10466
-------------------------------------   ----- 
End-of-path arrival time (ps)           10466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q       macrocell62    875    875  28744  RISE       1
\visualization_1:pos_2\/main_3  macrocell61   9591  10466  28744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_13\/main_1
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 28752p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_13\/main_1  macrocell114   9583  10458  28752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_11\/main_1
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 28752p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_11\/main_1  macrocell116   9583  10458  28752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_10\/main_1
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 28752p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_10\/main_1  macrocell117   9583  10458  28752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_8\/main_1
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 28752p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_8\/main_1  macrocell119   9583  10458  28752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_15\/main_1
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 28928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10282
-------------------------------------   ----- 
End-of-path arrival time (ps)           10282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data0_15\/main_1  macrocell64   9407  10282  28928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : Net_3780/main_1
Capture Clock  : Net_3780/clock_0
Path slack     : 28928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10282
-------------------------------------   ----- 
End-of-path arrival time (ps)           10282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q  macrocell58     875    875  26402  RISE       1
Net_3780/main_1              macrocell128   9407  10282  28928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_15\/main_2
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 29000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_15\/main_2  macrocell112   9334  10209  29000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_14\/main_2
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 29000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_14\/main_2  macrocell113   9334  10209  29000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_12\/main_2
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 29000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_12\/main_2  macrocell115   9334  10209  29000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_9\/main_2
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 29000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_9\/main_2  macrocell118   9334  10209  29000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_13\/main_2
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 29008p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_13\/main_2  macrocell114   9326  10201  29008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_11\/main_2
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 29008p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_11\/main_2  macrocell116   9326  10201  29008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_10\/main_2
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 29008p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_10\/main_2  macrocell117   9326  10201  29008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_8\/main_2
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 29008p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_8\/main_2  macrocell119   9326  10201  29008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_15\/main_2
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 29015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data2_15\/main_2  macrocell96   9320  10195  29015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_14\/main_2
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 29015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data2_14\/main_2  macrocell97   9320  10195  29015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_13\/main_2
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 29015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data2_13\/main_2  macrocell98   9320  10195  29015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_10\/main_2
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 29015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_10\/main_2  macrocell101   9320  10195  29015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell101        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_12\/main_2
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 29030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data2_12\/main_2  macrocell99   9304  10179  29030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_11\/main_2
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 29030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_11\/main_2  macrocell100   9304  10179  29030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_9\/main_2
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 29030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_9\/main_2  macrocell102   9304  10179  29030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_8\/main_2
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 29030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data2_8\/main_2  macrocell103   9304  10179  29030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_12\/main_2
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 29086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_12\/main_2  macrocell67   9249  10124  29086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_11\/main_2
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 29086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_11\/main_2  macrocell68   9249  10124  29086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_9\/main_2
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 29086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_9\/main_2  macrocell70   9249  10124  29086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_14\/main_2
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 29103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_14\/main_2  macrocell65   9232  10107  29103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_13\/main_2
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 29103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_13\/main_2  macrocell66   9232  10107  29103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_10\/main_2
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 29103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_10\/main_2  macrocell69   9232  10107  29103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_8\/main_2
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 29103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_8\/main_2  macrocell71   9232  10107  29103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29261p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    530    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   1920   2450  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3406   5856  29261  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   3590   9446  29261  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0   9446  29261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9414
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    530    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   1920   2450  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3374   5824  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   3590   9414  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0   9414  29292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell15      0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_15\/clk_en
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 29407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_15\/clk_en  macrocell64  10080  10790  29407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : Net_3780/clk_en
Capture Clock  : Net_3780/clock_0
Path slack     : 29407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell        710    710  28480  RISE       1
Net_3780/clk_en                     macrocell128  10080  10790  29407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_7\/main_0
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_7\/main_0  macrocell72   8873   9748  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_6\/main_0
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_6\/main_0  macrocell73   8873   9748  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_4\/main_0
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_4\/main_0  macrocell75   8873   9748  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_1\/main_0
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_1\/main_0  macrocell78   8873   9748  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_5\/main_0
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 29472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_5\/main_0  macrocell74   8863   9738  29472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_3\/main_0
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 29472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_3\/main_0  macrocell76   8863   9738  29472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_2\/main_0
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 29472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_2\/main_0  macrocell77   8863   9738  29472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_0\/main_0
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 29472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data0_0\/main_0  macrocell79   8863   9738  29472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_7\/main_2
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 29594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_7\/main_2  macrocell120   8741   9616  29594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_4\/main_2
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 29594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_4\/main_2  macrocell123   8741   9616  29594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_2\/main_2
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 29594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_2\/main_2  macrocell125   8741   9616  29594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_0\/main_2
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 29594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_0\/main_2  macrocell127   8741   9616  29594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:state_0\/main_0
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 29628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q       macrocell57    875    875  22588  RISE       1
\visualization_1:state_0\/main_0  macrocell59   8706   9581  29628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_3\/main_0
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 29628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell57    875    875  22588  RISE       1
\visualization_1:pos_3\/main_0  macrocell60   8706   9581  29628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_1\/main_0
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 29628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell57    875    875  22588  RISE       1
\visualization_1:pos_1\/main_0  macrocell62   8706   9581  29628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_7\/main_1
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 29652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9558
-------------------------------------   ---- 
End-of-path arrival time (ps)           9558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_7\/main_1  macrocell120   8683   9558  29652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_4\/main_1
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 29652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9558
-------------------------------------   ---- 
End-of-path arrival time (ps)           9558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_4\/main_1  macrocell123   8683   9558  29652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_2\/main_1
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 29652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9558
-------------------------------------   ---- 
End-of-path arrival time (ps)           9558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_2\/main_1  macrocell125   8683   9558  29652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_0\/main_1
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 29652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9558
-------------------------------------   ---- 
End-of-path arrival time (ps)           9558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_0\/main_1  macrocell127   8683   9558  29652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_7\/clk_en
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_7\/clk_en  macrocell88   9829  10539  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_6\/clk_en
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_6\/clk_en  macrocell89   9829  10539  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_5\/clk_en
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_5\/clk_en  macrocell90   9829  10539  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_4\/clk_en
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_4\/clk_en  macrocell91   9829  10539  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_3\/clk_en
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_3\/clk_en  macrocell92   9829  10539  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_2\/clk_en
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_2\/clk_en  macrocell93   9829  10539  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_1\/clk_en
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_1\/clk_en  macrocell94   9829  10539  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_0\/clk_en
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_0\/clk_en  macrocell95   9829  10539  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_6\/main_1
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 29666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_6\/main_1  macrocell121   8669   9544  29666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_5\/main_1
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 29666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_5\/main_1  macrocell122   8669   9544  29666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_3\/main_1
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 29666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_3\/main_1  macrocell124   8669   9544  29666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_1\/main_1
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 29666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data3_1\/main_1  macrocell126   8669   9544  29666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_7\/clk_en
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 29707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_7\/clk_en  macrocell104   9779  10489  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_6\/clk_en
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 29707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_6\/clk_en  macrocell105   9779  10489  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_5\/clk_en
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 29707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_5\/clk_en  macrocell106   9779  10489  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_4\/clk_en
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 29707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_4\/clk_en  macrocell107   9779  10489  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_3\/clk_en
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 29707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_3\/clk_en  macrocell108   9779  10489  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_2\/clk_en
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 29707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_2\/clk_en  macrocell109   9779  10489  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_1\/clk_en
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 29707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_1\/clk_en  macrocell110   9779  10489  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_0\/clk_en
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 29707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_0\/clk_en  macrocell111   9779  10489  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ClockCounter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \ClockCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11552
-------------------------------------   ----- 
End-of-path arrival time (ps)           11552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell19   1600   1600  29765  RISE       1
\ClockCounter:CounterUDB:status_3\/main_0           macrocell25      4706   6306  29765  RISE       1
\ClockCounter:CounterUDB:status_3\/q                macrocell25      2345   8651  29765  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/status_3   statusicell11    2901  11552  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell11       0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 29966p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     847    847  29966  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell8   6644   7491  29966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_12\/main_2
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_12\/main_2  macrocell83   8289   9164  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_11\/main_2
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_11\/main_2  macrocell84   8289   9164  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_10\/main_2
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_10\/main_2  macrocell85   8289   9164  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell85         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_9\/main_2
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_9\/main_2  macrocell86   8289   9164  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 30072p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9137
-------------------------------------   ---- 
End-of-path arrival time (ps)           9137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell43    875    875  20029  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell39   8262   9137  30072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 30072p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9137
-------------------------------------   ---- 
End-of-path arrival time (ps)           9137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell43    875    875  20029  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell40   8262   9137  30072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_15\/main_2
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 30081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_15\/main_2  macrocell80   8254   9129  30081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_14\/main_2
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 30081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_14\/main_2  macrocell81   8254   9129  30081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_13\/main_2
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 30081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_13\/main_2  macrocell82   8254   9129  30081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_8\/main_2
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 30081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data1_8\/main_2  macrocell87   8254   9129  30081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_6\/main_2
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 30100p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_6\/main_2  macrocell121   8235   9110  30100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_5\/main_2
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 30100p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_5\/main_2  macrocell122   8235   9110  30100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_3\/main_2
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 30100p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_3\/main_2  macrocell124   8235   9110  30100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_1\/main_2
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 30100p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59     875    875  25361  RISE       1
\visualization_1:latched_data3_1\/main_2  macrocell126   8235   9110  30100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_15\/main_2
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 30162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_15\/main_2  macrocell64   8172   9047  30162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : Net_3780/main_2
Capture Clock  : Net_3780/clock_0
Path slack     : 30162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q  macrocell59     875    875  25361  RISE       1
Net_3780/main_2              macrocell128   8172   9047  30162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_7\/clk_en
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_7\/clk_en  macrocell72   9197   9907  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_6\/clk_en
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_6\/clk_en  macrocell73   9197   9907  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_5\/clk_en
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_5\/clk_en  macrocell74   9197   9907  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_4\/clk_en
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_4\/clk_en  macrocell75   9197   9907  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_3\/clk_en
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_3\/clk_en  macrocell76   9197   9907  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_2\/clk_en
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_2\/clk_en  macrocell77   9197   9907  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_1\/clk_en
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_1\/clk_en  macrocell78   9197   9907  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_0\/clk_en
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data0_0\/clk_en  macrocell79   9197   9907  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_0\/clk_en
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 30292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9905
-------------------------------------   ---- 
End-of-path arrival time (ps)           9905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  28480  RISE       1
\visualization_1:state_0\/clk_en    macrocell59   9195   9905  30292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_3\/clk_en
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 30292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9905
-------------------------------------   ---- 
End-of-path arrival time (ps)           9905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  28480  RISE       1
\visualization_1:pos_3\/clk_en      macrocell60   9195   9905  30292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_1\/clk_en
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 30292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9905
-------------------------------------   ---- 
End-of-path arrival time (ps)           9905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  28480  RISE       1
\visualization_1:pos_1\/clk_en      macrocell62   9195   9905  30292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_6\/main_1
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 30321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_6\/main_1  macrocell105   8014   8889  30321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_5\/main_1
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 30321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_5\/main_1  macrocell106   8014   8889  30321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_4\/main_1
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 30321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_4\/main_1  macrocell107   8014   8889  30321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_1\/main_1
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 30321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_1\/main_1  macrocell110   8014   8889  30321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_7\/clk_en
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_7\/clk_en  macrocell120   9156   9866  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_6\/clk_en
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_6\/clk_en  macrocell121   9156   9866  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_5\/clk_en
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_5\/clk_en  macrocell122   9156   9866  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_4\/clk_en
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_4\/clk_en  macrocell123   9156   9866  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_3\/clk_en
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_3\/clk_en  macrocell124   9156   9866  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_2\/clk_en
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_2\/clk_en  macrocell125   9156   9866  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_1\/clk_en
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_1\/clk_en  macrocell126   9156   9866  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_0\/clk_en
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 30331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_0\/clk_en  macrocell127   9156   9866  30331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 30539p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     847    847  29966  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell7   6071   6918  30539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 30556p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8654
-------------------------------------   ---- 
End-of-path arrival time (ps)           8654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell56    875    875  20269  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell52   7779   8654  30556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 30556p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8654
-------------------------------------   ---- 
End-of-path arrival time (ps)           8654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell56    875    875  20269  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell53   7779   8654  30556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell53         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ClockCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ClockCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30712p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell19   1700   1700  30712  RISE       1
\ClockCounter:CounterUDB:status_0\/main_0            macrocell24      3649   5349  30712  RISE       1
\ClockCounter:CounterUDB:status_0\/q                 macrocell24      2345   7694  30712  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell11    2911  10604  30712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell11       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    530    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   1920   2450  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/main_1         macrocell12      3379   5829  30820  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/q              macrocell12      2345   8174  30820  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2323  10497  30820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell8        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30921p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   1600   1600  30921  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/main_1        macrocell7      3549   5149  30921  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/q             macrocell7      2345   7494  30921  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell5    2902  10396  30921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_7\/main_1
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_7\/main_1  macrocell104   7354   8229  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_3\/main_1
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_3\/main_1  macrocell108   7354   8229  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_2\/main_1
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_2\/main_1  macrocell109   7354   8229  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_0\/main_1
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_0\/main_1  macrocell111   7354   8229  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 31001p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  31001  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0                     macrocell44    7362   8209  31001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell44         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  31001  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1                 macrocell45    7344   8191  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_12\/q
Path End       : \visualization_1:latched_data2_12\/main_3
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 31181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_12\/q       macrocell99    875    875  31181  RISE       1
\visualization_1:latched_data2_12\/main_3  macrocell99   7154   8029  31181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 31220p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10447
-------------------------------------   ----- 
End-of-path arrival time (ps)           10447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell43     875    875  20029  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell5   9572  10447  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_4\/q
Path End       : \visualization_1:latched_data2_4\/main_3
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 31227p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_4\/q       macrocell107    875    875  31227  RISE       1
\visualization_1:latched_data2_4\/main_3  macrocell107   7108   7983  31227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_5\/main_2
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 31239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_5\/main_2  macrocell90   7095   7970  31239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_4\/main_2
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 31239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_4\/main_2  macrocell91   7095   7970  31239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_2\/main_2
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 31239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_2\/main_2  macrocell93   7095   7970  31239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_1\/main_2
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 31239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_1\/main_2  macrocell94   7095   7970  31239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_15\/clk_en
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_15\/clk_en  macrocell112   8228   8938  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_14\/clk_en
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_14\/clk_en  macrocell113   8228   8938  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_13\/clk_en
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_13\/clk_en  macrocell114   8228   8938  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_12\/clk_en
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_12\/clk_en  macrocell115   8228   8938  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_11\/clk_en
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_11\/clk_en  macrocell116   8228   8938  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_10\/clk_en
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_10\/clk_en  macrocell117   8228   8938  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_9\/clk_en
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_9\/clk_en  macrocell118   8228   8938  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_8\/clk_en
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data3_8\/clk_en  macrocell119   8228   8938  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 31324p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    847    847  31324  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell37    7038   7885  31324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell37         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 31333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7877
-------------------------------------   ---- 
End-of-path arrival time (ps)           7877
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    847    847  31324  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell39    7030   7877  31333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    530    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   1920   2450  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   3430   5880  31546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    530    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   1920   2450  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3406   5856  31571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_12\/main_0
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 31600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data2_12\/main_0  macrocell99   6735   7610  31600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_11\/main_0
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 31600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_11\/main_0  macrocell100   6735   7610  31600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_9\/main_0
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 31600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_9\/main_0  macrocell102   6735   7610  31600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_8\/main_0
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 31600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_8\/main_0  macrocell103   6735   7610  31600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31602p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    530    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   1920   2450  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3374   5824  31602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31603p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    530    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   1920   2450  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3373   5823  31603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell15      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:state_1\/main_0
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 31702p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q       macrocell57    875    875  22588  RISE       1
\visualization_1:state_1\/main_0  macrocell58   6633   7508  31702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_2\/main_0
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 31702p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell57    875    875  22588  RISE       1
\visualization_1:pos_2\/main_0  macrocell61   6633   7508  31702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_0\/main_0
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 31702p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell57    875    875  22588  RISE       1
\visualization_1:pos_0\/main_0  macrocell63   6633   7508  31702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell49       875    875  29841  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15   4829   5704  31722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell15      0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_7\/main_2
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 31891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_7\/main_2  macrocell88   6444   7319  31891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_6\/main_2
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 31891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_6\/main_2  macrocell89   6444   7319  31891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_3\/main_2
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 31891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_3\/main_2  macrocell92   6444   7319  31891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_0\/main_2
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 31891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_0\/main_2  macrocell95   6444   7319  31891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 32046p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell36      875    875  29736  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   4505   5380  32046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 32151p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell49       875    875  29841  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   4400   5275  32151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_15\/clk_en
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_15\/clk_en  macrocell80   7294   8004  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_14\/clk_en
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_14\/clk_en  macrocell81   7294   8004  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_13\/clk_en
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_13\/clk_en  macrocell82   7294   8004  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_12\/clk_en
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_12\/clk_en  macrocell83   7294   8004  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_11\/clk_en
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_11\/clk_en  macrocell84   7294   8004  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_10\/clk_en
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_10\/clk_en  macrocell85   7294   8004  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell85         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_9\/clk_en
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_9\/clk_en  macrocell86   7294   8004  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_8\/clk_en
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  28480  RISE       1
\visualization_1:latched_data1_8\/clk_en  macrocell87   7294   8004  32193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 32220p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell9      847    847  32220  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell17   4390   5237  32220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell17      0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 32254p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell18   1600   1600  32254  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/main_1        macrocell14      2800   4400  32254  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/q             macrocell14      2345   6745  32254  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell10    2317   9062  32254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell10       0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 32306p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell36      875    875  29736  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell6   4245   5120  32306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_15\/main_1
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 32586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_15\/main_1  macrocell80   5749   6624  32586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_14\/main_1
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 32586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_14\/main_1  macrocell81   5749   6624  32586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_13\/main_1
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 32586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_13\/main_1  macrocell82   5749   6624  32586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_8\/main_1
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 32586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_8\/main_1  macrocell87   5749   6624  32586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_12\/main_1
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 32594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_12\/main_1  macrocell83   5741   6616  32594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_11\/main_1
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 32594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_11\/main_1  macrocell84   5741   6616  32594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_10\/main_1
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 32594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_10\/main_1  macrocell85   5741   6616  32594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell85         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_9\/main_1
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 32594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data1_9\/main_1  macrocell86   5741   6616  32594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ClockCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 32654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell19   1600   1600  29765  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell19   3172   4772  32654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_15\/main_0
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 32670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data2_15\/main_0  macrocell96   5665   6540  32670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_14\/main_0
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 32670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data2_14\/main_0  macrocell97   5665   6540  32670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_13\/main_0
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 32670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data2_13\/main_0  macrocell98   5665   6540  32670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_10\/main_0
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 32670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57     875    875  22588  RISE       1
\visualization_1:latched_data2_10\/main_0  macrocell101   5665   6540  32670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell101        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 32764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell9      847    847  32220  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell16   3845   4692  32764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell16      0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_1\/clk_en
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 32816p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7380
-------------------------------------   ---- 
End-of-path arrival time (ps)           7380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  28480  RISE       1
\visualization_1:state_1\/clk_en    macrocell58   6670   7380  32816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_2\/clk_en
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 32816p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7380
-------------------------------------   ---- 
End-of-path arrival time (ps)           7380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  28480  RISE       1
\visualization_1:pos_2\/clk_en      macrocell61   6670   7380  32816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_0\/clk_en
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 32816p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7380
-------------------------------------   ---- 
End-of-path arrival time (ps)           7380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  28480  RISE       1
\visualization_1:pos_0\/clk_en      macrocell63   6670   7380  32816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ClockCounter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \ClockCounter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 32914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell19   1600   1600  29765  RISE       1
\ClockCounter:CounterUDB:underflow_reg_i\/main_0    macrocell129     4696   6296  32914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:underflow_reg_i\/clock_0          macrocell129        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 33025p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell18   1600   1600  32254  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell18   2801   4401  33025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_12\/main_0
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 33040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_12\/main_0  macrocell83   5295   6170  33040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_11\/main_0
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 33040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_11\/main_0  macrocell84   5295   6170  33040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_10\/main_0
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 33040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_10\/main_0  macrocell85   5295   6170  33040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell85         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_9\/main_0
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 33040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_9\/main_0  macrocell86   5295   6170  33040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:state_1\/main_4
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 33080p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q         macrocell61    875    875  27832  RISE       1
\visualization_1:state_1\/main_4  macrocell58   5255   6130  33080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 33085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell56      875    875  20269  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell10   7707   8582  33085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell10       0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 33151p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell32      875    875  30843  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell6   3400   4275  33151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 33153p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell32      875    875  30843  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   3399   4274  33153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 33175p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell9   1600   1600  30921  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell9   2651   4251  33175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33182p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3      macrocell32     3577   6027  33182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 33187p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell45       875    875  31131  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   3364   4239  33187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell15      0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  28718  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2      macrocell33     3562   6012  33197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell33         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_2\/clk_en
Capture Clock  : \visualization_1:state_2\/clock_0
Path slack     : 33292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  28480  RISE       1
\visualization_1:state_2\/clk_en    macrocell57   6195   6905  33292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:state_1\/main_1
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 33321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q       macrocell58    875    875  26402  RISE       1
\visualization_1:state_1\/main_1  macrocell58   5014   5889  33321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_2\/main_1
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 33321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell58    875    875  26402  RISE       1
\visualization_1:pos_2\/main_1  macrocell61   5014   5889  33321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_0\/main_1
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 33321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell58    875    875  26402  RISE       1
\visualization_1:pos_0\/main_1  macrocell63   5014   5889  33321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 33349p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q            macrocell39      875    875  33349  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell9   3202   4077  33349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33362p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6      847    847  33362  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell10   3247   4094  33362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell10      0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    530    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   1920   2450  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3      macrocell46      3379   5829  33381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell46         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6      847    847  33362  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell11   3229   4076  33381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_3\/q
Path End       : \visualization_1:latched_data2_3\/main_3
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 33384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_3\/q       macrocell108    875    875  33384  RISE       1
\visualization_1:latched_data2_3\/main_3  macrocell108   4951   5826  33384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 33441p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell45       875    875  31131  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   3110   3985  33441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_12\/main_1
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 33623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data2_12\/main_1  macrocell99   4712   5587  33623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_11\/main_1
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 33623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_11\/main_1  macrocell100   4712   5587  33623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_9\/main_1
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 33623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_9\/main_1  macrocell102   4712   5587  33623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_8\/main_1
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 33623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_8\/main_1  macrocell103   4712   5587  33623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_10\/q
Path End       : \visualization_1:latched_data3_10\/main_3
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 33650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell117        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_10\/q       macrocell117    875    875  33650  RISE       1
\visualization_1:latched_data3_10\/main_3  macrocell117   4685   5560  33650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_15\/main_1
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 33655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data2_15\/main_1  macrocell96   4680   5555  33655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_14\/main_1
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 33655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data2_14\/main_1  macrocell97   4680   5555  33655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_13\/main_1
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 33655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58    875    875  26402  RISE       1
\visualization_1:latched_data2_13\/main_1  macrocell98   4680   5555  33655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_10\/main_1
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 33655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell58     875    875  26402  RISE       1
\visualization_1:latched_data2_10\/main_1  macrocell101   4680   5555  33655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell101        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33661p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    530    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    530  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   1920   2450  29292  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4      macrocell45      3099   5549  33661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:state_0\/main_2
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 33736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q       macrocell59    875    875  25361  RISE       1
\visualization_1:state_0\/main_2  macrocell59   4599   5474  33736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_3\/main_2
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 33736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell59    875    875  25361  RISE       1
\visualization_1:pos_3\/main_2  macrocell60   4599   5474  33736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_1\/main_2
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 33736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell59    875    875  25361  RISE       1
\visualization_1:pos_1\/main_2  macrocell62   4599   5474  33736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33805p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell7      847    847  33805  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell13   2805   3652  33805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33805p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell2     847    847  33805  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell3   2804   3651  33805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_2\/q
Path End       : \visualization_1:latched_data0_2\/main_3
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 33808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_2\/q       macrocell77    875    875  33808  RISE       1
\visualization_1:latched_data0_2\/main_3  macrocell77   4526   5401  33808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33815p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell7      847    847  33805  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell12   2795   3642  33815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33827p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3630
-------------------------------------   ---- 
End-of-path arrival time (ps)           3630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell2     847    847  33805  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell4   2783   3630  33827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33841p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell36    875    875  29736  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3  macrocell33   4493   5368  33841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell33         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33847p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell36    875    875  29736  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4  macrocell32   4488   5363  33847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : Net_3493/main_1
Capture Clock  : Net_3493/clock_0
Path slack     : 33847p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3493/q       macrocell36    875    875  29736  RISE       1
Net_3493/main_1  macrocell36   4488   5363  33847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ClockCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ClockCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 33861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell19   1700   1700  30712  RISE       1
\ClockCounter:CounterUDB:prevCompare\/main_0         macrocell130     3649   5349  33861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:prevCompare\/clock_0              macrocell130        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_14\/q
Path End       : \visualization_1:latched_data2_14\/main_3
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 33904p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_14\/q       macrocell97    875    875  33904  RISE       1
\visualization_1:latched_data2_14\/main_3  macrocell97   4431   5306  33904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:state_0\/main_5
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 33909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q         macrocell62    875    875  28744  RISE       1
\visualization_1:state_0\/main_5  macrocell59   4426   5301  33909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:pos_3\/main_4
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 33909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q       macrocell62    875    875  28744  RISE       1
\visualization_1:pos_3\/main_4  macrocell60   4426   5301  33909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33920p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell49    875    875  29841  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0  macrocell46   4415   5290  33920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell46         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33946p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell49    875    875  29841  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0  macrocell45   4389   5264  33946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : Net_3417/main_1
Capture Clock  : Net_3417/clock_0
Path slack     : 33946p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3417/q       macrocell49    875    875  29841  RISE       1
Net_3417/main_1  macrocell49   4389   5264  33946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 33947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q            macrocell52       875    875  33947  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell18   2605   3480  33947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:Net_61\/main_1
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 34037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   1600   1600  30921  RISE       1
\ConsolePort_2:Net_61\/main_1                               macrocell38     3573   5173  34037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   1600   1600  30921  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4     macrocell39     3573   5173  34037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   1600   1600  30921  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3     macrocell40     3573   5173  34037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:state_1\/main_6
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 34048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q         macrocell63    875    875  28027  RISE       1
\visualization_1:state_1\/main_6  macrocell58   4286   5161  34048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_2\/main_4
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 34048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell63    875    875  28027  RISE       1
\visualization_1:pos_2\/main_4  macrocell61   4286   5161  34048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 34068p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3389
-------------------------------------   ---- 
End-of-path arrival time (ps)           3389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell1     847    847  34068  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2542   3389  34068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 34070p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3386
-------------------------------------   ---- 
End-of-path arrival time (ps)           3386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell1     847    847  34068  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2539   3386  34070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34126p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell44         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell44    875    875  32120  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3  macrocell45   4208   5083  34126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_15\/clk_en
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data2_15\/clk_en  macrocell96   5333   6043  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_14\/clk_en
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data2_14\/clk_en  macrocell97   5333   6043  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_13\/clk_en
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data2_13\/clk_en  macrocell98   5333   6043  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_12\/clk_en
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  28480  RISE       1
\visualization_1:latched_data2_12\/clk_en  macrocell99   5333   6043  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_11\/clk_en
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_11\/clk_en  macrocell100   5333   6043  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_10\/clk_en
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_10\/clk_en  macrocell101   5333   6043  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell101        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_9\/clk_en
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_9\/clk_en  macrocell102   5333   6043  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_8\/clk_en
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  28480  RISE       1
\visualization_1:latched_data2_8\/clk_en  macrocell103   5333   6043  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_15\/q
Path End       : \visualization_1:latched_data0_15\/main_3
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 34254p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_15\/q       macrocell64    875    875  34254  RISE       1
\visualization_1:latched_data0_15\/main_3  macrocell64   4081   4956  34254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_15\/main_0
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 34256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_15\/main_0  macrocell80   4079   4954  34256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_14\/main_0
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 34256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_14\/main_0  macrocell81   4079   4954  34256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_13\/main_0
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 34256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_13\/main_0  macrocell82   4079   4954  34256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_8\/main_0
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 34256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell57    875    875  22588  RISE       1
\visualization_1:latched_data1_8\/main_0  macrocell87   4079   4954  34256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_5\/main_2
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 34259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_5\/main_2  macrocell74   4075   4950  34259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_3\/main_2
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 34259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_3\/main_2  macrocell76   4075   4950  34259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_2\/main_2
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 34259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_2\/main_2  macrocell77   4075   4950  34259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_0\/main_2
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 34259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_0\/main_2  macrocell79   4075   4950  34259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_7\/main_2
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 34267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_7\/main_2  macrocell72   4068   4943  34267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_6\/main_2
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 34267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_6\/main_2  macrocell73   4068   4943  34267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_4\/main_2
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 34267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_4\/main_2  macrocell75   4068   4943  34267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_1\/main_2
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 34267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell59    875    875  25361  RISE       1
\visualization_1:latched_data0_1\/main_2  macrocell78   4068   4943  34267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3780/q
Path End       : Net_3780/main_3
Capture Clock  : Net_3780/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell128        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_3780/q       macrocell128    875    875  34521  RISE       1
Net_3780/main_3  macrocell128   3813   4688  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_0\/q
Path End       : \visualization_1:latched_data2_0\/main_3
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 34538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell111        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_0\/q       macrocell111    875    875  34538  RISE       1
\visualization_1:latched_data2_0\/main_3  macrocell111   3797   4672  34538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:Net_288\/main_1
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 34540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q       macrocell43    875    875  20029  RISE       1
\ConsolePort_2:Net_288\/main_1  macrocell43   3795   4670  34540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:Net_288\/main_1
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 34553p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q       macrocell56    875    875  20269  RISE       1
\ConsolePort_1:Net_288\/main_1  macrocell56   3781   4656  34553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34681p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell44         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell44    875    875  32120  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2  macrocell46   3653   4528  34681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell46         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_14\/q
Path End       : \visualization_1:latched_data3_14\/main_3
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 34722p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_14\/q       macrocell113    875    875  34722  RISE       1
\visualization_1:latched_data3_14\/main_3  macrocell113   3612   4487  34722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:Net_61\/main_1
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 34809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell18   1600   1600  32254  RISE       1
\ConsolePort_1:Net_61\/main_1                               macrocell51      2800   4400  34809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell18   1600   1600  32254  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4     macrocell52      2800   4400  34809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell18   1600   1600  32254  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3     macrocell53      2800   4400  34809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell53         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_1\/q
Path End       : \visualization_1:latched_data2_1\/main_3
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 34822p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_1\/q       macrocell110    875    875  34822  RISE       1
\visualization_1:latched_data2_1\/main_3  macrocell110   3512   4387  34822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_5\/q
Path End       : \visualization_1:latched_data0_5\/main_3
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 34843p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_5\/q       macrocell74    875    875  34843  RISE       1
\visualization_1:latched_data0_5\/main_3  macrocell74   3491   4366  34843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 34844p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out            synccell       710    710  34844  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell55   3655   4365  34844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell55         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:Net_288\/main_0
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 34844p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out  synccell       710    710  34844  RISE       1
\ConsolePort_1:Net_288\/main_0                 macrocell56   3655   4365  34844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_2\/q
Path End       : \visualization_1:latched_data2_2\/main_3
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 34859p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_2\/q       macrocell109    875    875  34859  RISE       1
\visualization_1:latched_data2_2\/main_3  macrocell109   3475   4350  34859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_7\/q
Path End       : \visualization_1:latched_data0_7\/main_3
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 34863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_7\/q       macrocell72    875    875  34863  RISE       1
\visualization_1:latched_data0_7\/main_3  macrocell72   3471   4346  34863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_3\/q
Path End       : \visualization_1:state_0\/main_3
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 34878p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_3\/q         macrocell60    875    875  28572  RISE       1
\visualization_1:state_0\/main_3  macrocell59   3456   4331  34878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_1\/q
Path End       : \visualization_1:latched_data0_1\/main_3
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 34879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_1\/q       macrocell78    875    875  34879  RISE       1
\visualization_1:latched_data0_1\/main_3  macrocell78   3455   4330  34879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_6\/q
Path End       : \visualization_1:latched_data2_6\/main_3
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 34900p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_6\/q       macrocell105    875    875  34900  RISE       1
\visualization_1:latched_data2_6\/main_3  macrocell105   3435   4310  34900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell32    875    875  30843  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1  macrocell32   3382   4257  34953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34972p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell45    875    875  31131  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1  macrocell46   3362   4237  34972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell46         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell45    875    875  31131  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2  macrocell45   3351   4226  34984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_7\/q
Path End       : \visualization_1:latched_data2_7\/main_3
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 35066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_7\/q       macrocell104    875    875  35066  RISE       1
\visualization_1:latched_data2_7\/main_3  macrocell104   3269   4144  35066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_5\/q
Path End       : \visualization_1:latched_data2_5\/main_3
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 35088p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_5\/q       macrocell106    875    875  35088  RISE       1
\visualization_1:latched_data2_5\/main_3  macrocell106   3247   4122  35088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_7\/q
Path End       : \visualization_1:latched_data1_7\/main_4
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 35128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_7\/q       macrocell88    875    875  35128  RISE       1
\visualization_1:latched_data1_7\/main_4  macrocell88   3207   4082  35128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_15\/q
Path End       : \visualization_1:latched_data2_15\/main_3
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 35139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_15\/q       macrocell96    875    875  35139  RISE       1
\visualization_1:latched_data2_15\/main_3  macrocell96   3196   4071  35139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_0\/q
Path End       : \visualization_1:latched_data3_0\/main_3
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 35140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell127        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_0\/q       macrocell127    875    875  35140  RISE       1
\visualization_1:latched_data3_0\/main_3  macrocell127   3194   4069  35140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_1\/q
Path End       : \visualization_1:latched_data3_1\/main_3
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 35156p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell126        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_1\/q       macrocell126    875    875  35156  RISE       1
\visualization_1:latched_data3_1\/main_3  macrocell126   3179   4054  35156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 35157p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                                model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    847    847  35157  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell50     3205   4052  35157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell50         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ClockCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ClockCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35197p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell19   1600   1600  29765  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell11    4520   6120  35197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell11       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35248p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell32    875    875  30843  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0  macrocell33   3087   3962  35248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell33         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_13\/q
Path End       : \visualization_1:latched_data1_13\/main_3
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 35319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_13\/q       macrocell82    875    875  35319  RISE       1
\visualization_1:latched_data1_13\/main_3  macrocell82   3016   3891  35319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:Net_61\/main_0
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 35416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell50         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q  macrocell50    875    875  32861  RISE       1
\ConsolePort_1:Net_61\/main_0                   macrocell51   2919   3794  35416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell50         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell50    875    875  32861  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell52   2919   3794  35416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell50         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell50    875    875  32861  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell53   2919   3794  35416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell53         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_11\/q
Path End       : \visualization_1:latched_data3_11\/main_3
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 35537p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell116        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_11\/q       macrocell116    875    875  35537  RISE       1
\visualization_1:latched_data3_11\/main_3  macrocell116   2798   3673  35537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_12\/q
Path End       : \visualization_1:latched_data3_12\/main_3
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 35537p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_12\/q       macrocell115    875    875  35537  RISE       1
\visualization_1:latched_data3_12\/main_3  macrocell115   2797   3672  35537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_15\/q
Path End       : \visualization_1:latched_data3_15\/main_3
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 35546p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_15\/q       macrocell112    875    875  35546  RISE       1
\visualization_1:latched_data3_15\/main_3  macrocell112   2789   3664  35546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35555p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell46         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell46    875    875  35555  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4  macrocell46   2779   3654  35555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell46         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35559p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell31    875    875  31089  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2  macrocell32   2776   3651  35559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35559p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell46         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell46    875    875  35555  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5  macrocell45   2776   3651  35559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell31    875    875  31089  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1  macrocell33   2767   3642  35568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell33         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterSync:genblk1[0]:INST\/out
Path End       : \ClockCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ClockCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 35614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3596
-------------------------------------   ---- 
End-of-path arrival time (ps)           3596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterSync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CounterSync:genblk1[0]:INST\/out                synccell        710    710  28573  RISE       1
\ClockCounter:CounterUDB:count_stored_i\/main_0  macrocell131   2886   3596  35614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:count_stored_i\/clock_0           macrocell131        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_0\/q
Path End       : \visualization_1:latched_data0_0\/main_3
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 35626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_0\/q       macrocell79    875    875  35626  RISE       1
\visualization_1:latched_data0_0\/main_3  macrocell79   2708   3583  35626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_6\/q
Path End       : \visualization_1:latched_data0_6\/main_3
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 35647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_6\/q       macrocell73    875    875  35647  RISE       1
\visualization_1:latched_data0_6\/main_3  macrocell73   2688   3563  35647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_1\/q
Path End       : \visualization_1:latched_data1_1\/main_4
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 35692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell94         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_1\/q       macrocell94    875    875  35692  RISE       1
\visualization_1:latched_data1_1\/main_4  macrocell94   2642   3517  35692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_4\/q
Path End       : \visualization_1:latched_data1_4\/main_4
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 35695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_4\/q       macrocell91    875    875  35695  RISE       1
\visualization_1:latched_data1_4\/main_4  macrocell91   2640   3515  35695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_6\/q
Path End       : \visualization_1:latched_data3_6\/main_3
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 35700p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell121        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_6\/q       macrocell121    875    875  35700  RISE       1
\visualization_1:latched_data3_6\/main_3  macrocell121   2635   3510  35700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_3\/q
Path End       : \visualization_1:latched_data3_3\/main_3
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 35702p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_3\/q       macrocell124    875    875  35702  RISE       1
\visualization_1:latched_data3_3\/main_3  macrocell124   2632   3507  35702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_0\/q
Path End       : \visualization_1:latched_data1_0\/main_4
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 35707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_0\/q       macrocell95    875    875  35707  RISE       1
\visualization_1:latched_data1_0\/main_4  macrocell95   2628   3503  35707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_10\/q
Path End       : \visualization_1:latched_data2_10\/main_3
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 35707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell101        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_10\/q       macrocell101    875    875  35707  RISE       1
\visualization_1:latched_data2_10\/main_3  macrocell101   2627   3502  35707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell101        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_12\/q
Path End       : \visualization_1:latched_data0_12\/main_3
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 35710p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell67         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_12\/q       macrocell67    875    875  35710  RISE       1
\visualization_1:latched_data0_12\/main_3  macrocell67   2625   3500  35710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_2\/q
Path End       : \visualization_1:latched_data1_2\/main_4
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 35710p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_2\/q       macrocell93    875    875  35710  RISE       1
\visualization_1:latched_data1_2\/main_4  macrocell93   2625   3500  35710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_13\/q
Path End       : \visualization_1:latched_data2_13\/main_3
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 35711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_13\/q       macrocell98    875    875  35711  RISE       1
\visualization_1:latched_data2_13\/main_3  macrocell98   2624   3499  35711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_5\/q
Path End       : \visualization_1:latched_data1_5\/main_4
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 35713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_5\/q       macrocell90    875    875  35713  RISE       1
\visualization_1:latched_data1_5\/main_4  macrocell90   2621   3496  35713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_3\/q
Path End       : \visualization_1:latched_data1_3\/main_4
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 35716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_3\/q       macrocell92    875    875  35716  RISE       1
\visualization_1:latched_data1_3\/main_4  macrocell92   2619   3494  35716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_8\/q
Path End       : \visualization_1:latched_data3_8\/main_3
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 35721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_8\/q       macrocell119    875    875  35721  RISE       1
\visualization_1:latched_data3_8\/main_3  macrocell119   2614   3489  35721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_2\/q
Path End       : \visualization_1:latched_data3_2\/main_3
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 35726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell125        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_2\/q       macrocell125    875    875  35726  RISE       1
\visualization_1:latched_data3_2\/main_3  macrocell125   2609   3484  35726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4238/q
Path End       : Net_4238/main_2
Capture Clock  : Net_4238/clock_0
Path slack     : 35729p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell134        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_4238/q       macrocell134    875    875  35729  RISE       1
Net_4238/main_2  macrocell134   2605   3480  35729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 35733p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell35         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q       macrocell35    875    875  35733  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell34   2601   3476  35733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell34         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3493/main_3
Capture Clock  : Net_3493/clock_0
Path slack     : 35739p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q  macrocell35    875    875  35733  RISE       1
Net_3493/main_3                                     macrocell36   2596   3471  35739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell52    875    875  33947  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell52   2594   3469  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell52    875    875  33947  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell53   2594   3469  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell53         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:Net_61\/main_0
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell37         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q  macrocell37    875    875  32603  RISE       1
\ConsolePort_2:Net_61\/main_0                   macrocell38   2594   3469  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell37         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell37    875    875  32603  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell39   2594   3469  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell37         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell37    875    875  32603  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell40   2594   3469  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_9\/q
Path End       : \visualization_1:latched_data3_9\/main_3
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 35744p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3466
-------------------------------------   ---- 
End-of-path arrival time (ps)           3466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell118        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_9\/q       macrocell118    875    875  35744  RISE       1
\visualization_1:latched_data3_9\/main_3  macrocell118   2591   3466  35744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35750p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell33    875    875  35750  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5  macrocell32   2584   3459  35750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell33    875    875  35750  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4  macrocell33   2584   3459  35751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell33         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_13\/q
Path End       : \visualization_1:latched_data3_13\/main_3
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 35751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_13\/q       macrocell114    875    875  35751  RISE       1
\visualization_1:latched_data3_13\/main_3  macrocell114   2584   3459  35751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_4\/q
Path End       : \visualization_1:latched_data0_4\/main_3
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 35792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3418
-------------------------------------   ---- 
End-of-path arrival time (ps)           3418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_4\/q       macrocell75    875    875  35792  RISE       1
\visualization_1:latched_data0_4\/main_3  macrocell75   2543   3418  35792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_12\/q
Path End       : \visualization_1:latched_data1_12\/main_3
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 35801p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3409
-------------------------------------   ---- 
End-of-path arrival time (ps)           3409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_12\/q       macrocell83    875    875  35801  RISE       1
\visualization_1:latched_data1_12\/main_3  macrocell83   2534   3409  35801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_3\/q
Path End       : \visualization_1:latched_data0_3\/main_3
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 35811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3399
-------------------------------------   ---- 
End-of-path arrival time (ps)           3399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_3\/q       macrocell76    875    875  35811  RISE       1
\visualization_1:latched_data0_3\/main_3  macrocell76   2524   3399  35811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_14\/q
Path End       : \visualization_1:latched_data1_14\/main_3
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 35820p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3389
-------------------------------------   ---- 
End-of-path arrival time (ps)           3389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_14\/q       macrocell81    875    875  35820  RISE       1
\visualization_1:latched_data1_14\/main_3  macrocell81   2514   3389  35820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35951p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell36     875    875  29736  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell3   4840   5715  35951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3493/main_2
Capture Clock  : Net_3493/clock_0
Path slack     : 36020p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell34         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q  macrocell34    875    875  36020  RISE       1
Net_3493/main_2                                     macrocell36   2314   3189  36020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_7\/q
Path End       : \visualization_1:latched_data3_7\/main_3
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 36022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_7\/q       macrocell120    875    875  36022  RISE       1
\visualization_1:latched_data3_7\/main_3  macrocell120   2313   3188  36022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                                model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    847    847  35157  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell52     2341   3188  36022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36023p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell53         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell53    875    875  36023  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell52   2312   3187  36023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36023p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell53         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell53    875    875  36023  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell53   2312   3187  36023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell53         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_2:Net_288\/main_2
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36025p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell41         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q  macrocell41    875    875  36025  RISE       1
\ConsolePort_2:Net_288\/main_2                      macrocell43   2310   3185  36025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36026p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell42         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q       macrocell42    875    875  36026  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell41   2309   3184  36026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell41         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:Net_288\/main_3
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36026p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell42         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q  macrocell42    875    875  36026  RISE       1
\ConsolePort_2:Net_288\/main_3                      macrocell43   2309   3184  36026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_1:Net_288\/main_2
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q  macrocell54    875    875  36027  RISE       1
\ConsolePort_1:Net_288\/main_2                      macrocell56   2308   3183  36027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_11\/q
Path End       : \visualization_1:latched_data0_11\/main_3
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 36027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_11\/q       macrocell68    875    875  36027  RISE       1
\visualization_1:latched_data0_11\/main_3  macrocell68   2308   3183  36027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_8\/q
Path End       : \visualization_1:latched_data2_8\/main_3
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_8\/q       macrocell103    875    875  36028  RISE       1
\visualization_1:latched_data2_8\/main_3  macrocell103   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_4\/q
Path End       : \visualization_1:latched_data3_4\/main_3
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_4\/q       macrocell123    875    875  36028  RISE       1
\visualization_1:latched_data3_4\/main_3  macrocell123   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell48         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q       macrocell48    875    875  36028  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell47   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell47         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3417/main_3
Capture Clock  : Net_3417/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell48         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q  macrocell48    875    875  36028  RISE       1
Net_3417/main_3                                     macrocell49   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3417/main_2
Capture Clock  : Net_3417/clock_0
Path slack     : 36029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell47         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q  macrocell47    875    875  36029  RISE       1
Net_3417/main_2                                     macrocell49   2305   3180  36029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountFilter:genblk1[0]:samples_1\/q
Path End       : Net_4238/main_4
Capture Clock  : Net_4238/clock_0
Path slack     : 36030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_1\/clock_0            macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ClockCountFilter:genblk1[0]:samples_1\/q  macrocell132    875    875  36030  RISE       1
Net_4238/main_4                            macrocell134   2304   3179  36030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_9\/q
Path End       : \visualization_1:latched_data0_9\/main_3
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 36031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_9\/q       macrocell70    875    875  36031  RISE       1
\visualization_1:latched_data0_9\/main_3  macrocell70   2304   3179  36031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_14\/q
Path End       : \visualization_1:latched_data0_14\/main_3
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 36034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_14\/q       macrocell65    875    875  36034  RISE       1
\visualization_1:latched_data0_14\/main_3  macrocell65   2301   3176  36034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountFilter:genblk1[0]:samples_0\/q
Path End       : \ClockCountFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ClockCountFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ClockCountFilter:genblk1[0]:samples_0\/q       macrocell133    875    875  36034  RISE       1
\ClockCountFilter:genblk1[0]:samples_1\/main_0  macrocell132   2301   3176  36034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_1\/clock_0            macrocell132        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountFilter:genblk1[0]:samples_0\/q
Path End       : Net_4238/main_5
Capture Clock  : Net_4238/clock_0
Path slack     : 36034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ClockCountFilter:genblk1[0]:samples_0\/q  macrocell133    875    875  36034  RISE       1
Net_4238/main_5                            macrocell134   2301   3176  36034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell39    875    875  33349  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell39   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell39    875    875  33349  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell40   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell55         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q       macrocell55    875    875  36035  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell54   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell54         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:Net_288\/main_3
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q  macrocell55    875    875  36035  RISE       1
\ConsolePort_1:Net_288\/main_3                      macrocell56   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_5\/q
Path End       : \visualization_1:latched_data3_5\/main_3
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell122        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_5\/q       macrocell122    875    875  36035  RISE       1
\visualization_1:latched_data3_5\/main_3  macrocell122   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_11\/q
Path End       : \visualization_1:latched_data2_11\/main_3
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_11\/q       macrocell100    875    875  36038  RISE       1
\visualization_1:latched_data2_11\/main_3  macrocell100   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell40    875    875  36038  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell39   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell40    875    875  36038  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell40   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_9\/q
Path End       : \visualization_1:latched_data2_9\/main_3
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 36040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_9\/q       macrocell102    875    875  36040  RISE       1
\visualization_1:latched_data2_9\/main_3  macrocell102   2295   3170  36040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_10\/q
Path End       : \visualization_1:latched_data0_10\/main_3
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 36041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_10\/q       macrocell69    875    875  36041  RISE       1
\visualization_1:latched_data0_10\/main_3  macrocell69   2294   3169  36041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_6\/q
Path End       : \visualization_1:latched_data1_6\/main_4
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 36041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_6\/q       macrocell89    875    875  36041  RISE       1
\visualization_1:latched_data1_6\/main_4  macrocell89   2294   3169  36041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 36044p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  36044  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0                     macrocell31    2319   3166  36044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell31         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36044p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  36044  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0                 macrocell32    2319   3166  36044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_8\/q
Path End       : \visualization_1:latched_data0_8\/main_3
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 36047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           3163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_8\/q       macrocell71    875    875  36047  RISE       1
\visualization_1:latched_data0_8\/main_3  macrocell71   2288   3163  36047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_13\/q
Path End       : \visualization_1:latched_data0_13\/main_3
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 36048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_13\/q       macrocell66    875    875  36048  RISE       1
\visualization_1:latched_data0_13\/main_3  macrocell66   2286   3161  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_11\/q
Path End       : \visualization_1:latched_data1_11\/main_3
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 36079p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3131
-------------------------------------   ---- 
End-of-path arrival time (ps)           3131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell84         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_11\/q       macrocell84    875    875  36079  RISE       1
\visualization_1:latched_data1_11\/main_3  macrocell84   2256   3131  36079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_15\/q
Path End       : \visualization_1:latched_data1_15\/main_3
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 36089p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3120
-------------------------------------   ---- 
End-of-path arrival time (ps)           3120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell80         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_15\/q       macrocell80    875    875  36089  RISE       1
\visualization_1:latched_data1_15\/main_3  macrocell80   2245   3120  36089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_10\/q
Path End       : \visualization_1:latched_data1_10\/main_3
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 36090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3120
-------------------------------------   ---- 
End-of-path arrival time (ps)           3120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_10\/q       macrocell85    875    875  36090  RISE       1
\visualization_1:latched_data1_10\/main_3  macrocell85   2245   3120  36090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell85         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_8\/q
Path End       : \visualization_1:latched_data1_8\/main_3
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 36095p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3114
-------------------------------------   ---- 
End-of-path arrival time (ps)           3114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_8\/q       macrocell87    875    875  36095  RISE       1
\visualization_1:latched_data1_8\/main_3  macrocell87   2239   3114  36095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_9\/q
Path End       : \visualization_1:latched_data1_9\/main_3
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 36103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           3107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_9\/q       macrocell86    875    875  36103  RISE       1
\visualization_1:latched_data1_9\/main_3  macrocell86   2232   3107  36103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 36174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3035
-------------------------------------   ---- 
End-of-path arrival time (ps)           3035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out            synccell       710    710  36174  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell42   2325   3035  36174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell42         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:Net_288\/main_0
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3035
-------------------------------------   ---- 
End-of-path arrival time (ps)           3035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out  synccell       710    710  36174  RISE       1
\ConsolePort_2:Net_288\/main_0                 macrocell43   2325   3035  36174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36354p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell49     875    875  29841  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell8   4438   5313  36354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell8        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell1    360    360  39197  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell2      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell3    360    360  39197  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell4      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell7    360    360  39197  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell8      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell10    360    360  39197  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell11      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell12    360    360  39197  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell13      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell16    360    360  39197  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell17      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell17      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

