{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 11:07:08 2021 " "Info: Processing started: Thu Oct 28 11:07:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sevenLed -c sevenLed " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sevenLed -c sevenLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "sevenLed EPM570T144C5 " "Info: Selected device EPM570T144C5 for design \"sevenLed\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk1 Global clock " "Info: Automatically promoted some destinations of signal \"clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk1 " "Info: Destination \"clk1\" may be non-global or may not use global clock" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "cnt_scan\[15\] Global clock " "Info: Automatically promoted some destinations of signal \"cnt_scan\[15\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Equal0~281 " "Info: Destination \"Equal0~281\" may be non-global or may not use global clock" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Add0~387 " "Info: Destination \"Add0~387\" may be non-global or may not use global clock" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 32 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 37 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN 89 " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN 89" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk1 " "Info: Destination \"clk1\" may be non-global or may not use global clock" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 3 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "85.465 ns register register " "Info: Estimated most critical path is register to register delay of 85.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c1\[9\] 1 REG LAB_X10_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y7; Fanout = 4; REG Node = 'c1\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c1[9] } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.740 ns) 2.563 ns LessThan0~699 2 COMB LAB_X9_Y6 1 " "Info: 2: + IC(1.823 ns) + CELL(0.740 ns) = 2.563 ns; Loc. = LAB_X9_Y6; Fanout = 1; COMB Node = 'LessThan0~699'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { c1[9] LessThan0~699 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.914 ns) 5.562 ns LessThan0~701 3 COMB LAB_X7_Y4 1 " "Info: 3: + IC(2.085 ns) + CELL(0.914 ns) = 5.562 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'LessThan0~701'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { LessThan0~699 LessThan0~701 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 6.745 ns LessThan0~702 4 COMB LAB_X7_Y4 5 " "Info: 4: + IC(0.672 ns) + CELL(0.511 ns) = 6.745 ns; Loc. = LAB_X7_Y4; Fanout = 5; COMB Node = 'LessThan0~702'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LessThan0~701 LessThan0~702 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(1.244 ns) 8.763 ns Add1~478 5 COMB LAB_X7_Y4 6 " "Info: 5: + IC(0.774 ns) + CELL(1.244 ns) = 8.763 ns; Loc. = LAB_X7_Y4; Fanout = 6; COMB Node = 'Add1~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { LessThan0~702 Add1~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 9.009 ns Add1~488 6 COMB LAB_X7_Y4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.246 ns) = 9.009 ns; Loc. = LAB_X7_Y4; Fanout = 6; COMB Node = 'Add1~488'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add1~478 Add1~488 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 9.255 ns Add1~498 7 COMB LAB_X8_Y4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 9.255 ns; Loc. = LAB_X8_Y4; Fanout = 6; COMB Node = 'Add1~498'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add1~488 Add1~498 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 9.501 ns Add1~508 8 COMB LAB_X8_Y4 6 " "Info: 8: + IC(0.000 ns) + CELL(0.246 ns) = 9.501 ns; Loc. = LAB_X8_Y4; Fanout = 6; COMB Node = 'Add1~508'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add1~498 Add1~508 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 10.735 ns Add1~519 9 COMB LAB_X9_Y4 4 " "Info: 9: + IC(0.000 ns) + CELL(1.234 ns) = 10.735 ns; Loc. = LAB_X9_Y4; Fanout = 4; COMB Node = 'Add1~519'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add1~508 Add1~519 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.200 ns) 12.340 ns Equal1~575 10 COMB LAB_X10_Y4 1 " "Info: 10: + IC(1.405 ns) + CELL(0.200 ns) = 12.340 ns; Loc. = LAB_X10_Y4; Fanout = 1; COMB Node = 'Equal1~575'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { Add1~519 Equal1~575 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.511 ns) 15.234 ns Equal1~577 11 COMB LAB_X7_Y5 1 " "Info: 11: + IC(2.383 ns) + CELL(0.511 ns) = 15.234 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'Equal1~577'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { Equal1~575 Equal1~577 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 16.417 ns Equal1~580 12 COMB LAB_X7_Y5 5 " "Info: 12: + IC(0.443 ns) + CELL(0.740 ns) = 16.417 ns; Loc. = LAB_X7_Y5; Fanout = 5; COMB Node = 'Equal1~580'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Equal1~577 Equal1~580 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(1.244 ns) 18.435 ns Add2~540 13 COMB LAB_X7_Y5 6 " "Info: 13: + IC(0.774 ns) + CELL(1.244 ns) = 18.435 ns; Loc. = LAB_X7_Y5; Fanout = 6; COMB Node = 'Add2~540'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { Equal1~580 Add2~540 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 18.681 ns Add2~526 14 COMB LAB_X7_Y5 6 " "Info: 14: + IC(0.000 ns) + CELL(0.246 ns) = 18.681 ns; Loc. = LAB_X7_Y5; Fanout = 6; COMB Node = 'Add2~526'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add2~540 Add2~526 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 18.927 ns Add2~480 15 COMB LAB_X8_Y5 6 " "Info: 15: + IC(0.000 ns) + CELL(0.246 ns) = 18.927 ns; Loc. = LAB_X8_Y5; Fanout = 6; COMB Node = 'Add2~480'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add2~526 Add2~480 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 19.173 ns Add2~490 16 COMB LAB_X8_Y5 6 " "Info: 16: + IC(0.000 ns) + CELL(0.246 ns) = 19.173 ns; Loc. = LAB_X8_Y5; Fanout = 6; COMB Node = 'Add2~490'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add2~480 Add2~490 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 19.419 ns Add2~500 17 COMB LAB_X9_Y5 6 " "Info: 17: + IC(0.000 ns) + CELL(0.246 ns) = 19.419 ns; Loc. = LAB_X9_Y5; Fanout = 6; COMB Node = 'Add2~500'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add2~490 Add2~500 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 20.653 ns Add2~515 18 COMB LAB_X9_Y5 3 " "Info: 18: + IC(0.000 ns) + CELL(1.234 ns) = 20.653 ns; Loc. = LAB_X9_Y5; Fanout = 3; COMB Node = 'Add2~515'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add2~500 Add2~515 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.914 ns) 22.259 ns always1~1379 19 COMB LAB_X10_Y5 1 " "Info: 19: + IC(0.692 ns) + CELL(0.914 ns) = 22.259 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'always1~1379'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { Add2~515 always1~1379 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.200 ns) 24.536 ns always1~1380 20 COMB LAB_X6_Y5 1 " "Info: 20: + IC(2.077 ns) + CELL(0.200 ns) = 24.536 ns; Loc. = LAB_X6_Y5; Fanout = 1; COMB Node = 'always1~1380'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { always1~1379 always1~1380 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 25.719 ns always1~1384 21 COMB LAB_X6_Y5 7 " "Info: 21: + IC(0.672 ns) + CELL(0.511 ns) = 25.719 ns; Loc. = LAB_X6_Y5; Fanout = 7; COMB Node = 'always1~1384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { always1~1380 always1~1384 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.466 ns) + CELL(1.244 ns) 29.429 ns Add3~478 22 COMB LAB_X2_Y4 6 " "Info: 22: + IC(2.466 ns) + CELL(1.244 ns) = 29.429 ns; Loc. = LAB_X2_Y4; Fanout = 6; COMB Node = 'Add3~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { always1~1384 Add3~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 29.675 ns Add3~488 23 COMB LAB_X2_Y4 6 " "Info: 23: + IC(0.000 ns) + CELL(0.246 ns) = 29.675 ns; Loc. = LAB_X2_Y4; Fanout = 6; COMB Node = 'Add3~488'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add3~478 Add3~488 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 29.921 ns Add3~498 24 COMB LAB_X3_Y4 6 " "Info: 24: + IC(0.000 ns) + CELL(0.246 ns) = 29.921 ns; Loc. = LAB_X3_Y4; Fanout = 6; COMB Node = 'Add3~498'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add3~488 Add3~498 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 30.167 ns Add3~508 25 COMB LAB_X3_Y4 6 " "Info: 25: + IC(0.000 ns) + CELL(0.246 ns) = 30.167 ns; Loc. = LAB_X3_Y4; Fanout = 6; COMB Node = 'Add3~508'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add3~498 Add3~508 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 30.413 ns Add3~518 26 COMB LAB_X4_Y4 6 " "Info: 26: + IC(0.000 ns) + CELL(0.246 ns) = 30.413 ns; Loc. = LAB_X4_Y4; Fanout = 6; COMB Node = 'Add3~518'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add3~508 Add3~518 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 31.647 ns Add3~519 27 COMB LAB_X4_Y4 4 " "Info: 27: + IC(0.000 ns) + CELL(1.234 ns) = 31.647 ns; Loc. = LAB_X4_Y4; Fanout = 4; COMB Node = 'Add3~519'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add3~518 Add3~519 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.200 ns) 33.896 ns Equal3~359 28 COMB LAB_X1_Y4 1 " "Info: 28: + IC(2.049 ns) + CELL(0.200 ns) = 33.896 ns; Loc. = LAB_X1_Y4; Fanout = 1; COMB Node = 'Equal3~359'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { Add3~519 Equal3~359 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 35.079 ns Equal3~360 29 COMB LAB_X1_Y4 1 " "Info: 29: + IC(0.443 ns) + CELL(0.740 ns) = 35.079 ns; Loc. = LAB_X1_Y4; Fanout = 1; COMB Node = 'Equal3~360'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Equal3~359 Equal3~360 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.740 ns) 37.367 ns Equal3~363 30 COMB LAB_X2_Y5 9 " "Info: 30: + IC(1.548 ns) + CELL(0.740 ns) = 37.367 ns; Loc. = LAB_X2_Y5; Fanout = 9; COMB Node = 'Equal3~363'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { Equal3~360 Equal3~363 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(1.244 ns) 39.385 ns Add4~478 31 COMB LAB_X2_Y5 6 " "Info: 31: + IC(0.774 ns) + CELL(1.244 ns) = 39.385 ns; Loc. = LAB_X2_Y5; Fanout = 6; COMB Node = 'Add4~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { Equal3~363 Add4~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 39.631 ns Add4~486 32 COMB LAB_X2_Y5 6 " "Info: 32: + IC(0.000 ns) + CELL(0.246 ns) = 39.631 ns; Loc. = LAB_X2_Y5; Fanout = 6; COMB Node = 'Add4~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add4~478 Add4~486 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 39.877 ns Add4~496 33 COMB LAB_X3_Y5 6 " "Info: 33: + IC(0.000 ns) + CELL(0.246 ns) = 39.877 ns; Loc. = LAB_X3_Y5; Fanout = 6; COMB Node = 'Add4~496'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add4~486 Add4~496 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 40.123 ns Add4~506 34 COMB LAB_X3_Y5 6 " "Info: 34: + IC(0.000 ns) + CELL(0.246 ns) = 40.123 ns; Loc. = LAB_X3_Y5; Fanout = 6; COMB Node = 'Add4~506'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add4~496 Add4~506 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 40.369 ns Add4~516 35 COMB LAB_X4_Y5 6 " "Info: 35: + IC(0.000 ns) + CELL(0.246 ns) = 40.369 ns; Loc. = LAB_X4_Y5; Fanout = 6; COMB Node = 'Add4~516'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add4~506 Add4~516 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 41.603 ns Add4~525 36 COMB LAB_X4_Y5 3 " "Info: 36: + IC(0.000 ns) + CELL(1.234 ns) = 41.603 ns; Loc. = LAB_X4_Y5; Fanout = 3; COMB Node = 'Add4~525'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add4~516 Add4~525 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.914 ns) 43.185 ns always1~1392 37 COMB LAB_X5_Y5 1 " "Info: 37: + IC(0.668 ns) + CELL(0.914 ns) = 43.185 ns; Loc. = LAB_X5_Y5; Fanout = 1; COMB Node = 'always1~1392'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { Add4~525 always1~1392 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.200 ns) 45.438 ns always1~1393 38 COMB LAB_X1_Y5 1 " "Info: 38: + IC(2.053 ns) + CELL(0.200 ns) = 45.438 ns; Loc. = LAB_X1_Y5; Fanout = 1; COMB Node = 'always1~1393'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { always1~1392 always1~1393 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.511 ns) 47.754 ns always1~1395 39 COMB LAB_X1_Y7 8 " "Info: 39: + IC(1.805 ns) + CELL(0.511 ns) = 47.754 ns; Loc. = LAB_X1_Y7; Fanout = 8; COMB Node = 'always1~1395'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { always1~1393 always1~1395 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(1.244 ns) 49.772 ns Add5~478 40 COMB LAB_X1_Y7 6 " "Info: 40: + IC(0.774 ns) + CELL(1.244 ns) = 49.772 ns; Loc. = LAB_X1_Y7; Fanout = 6; COMB Node = 'Add5~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { always1~1395 Add5~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 50.018 ns Add5~486 41 COMB LAB_X1_Y7 6 " "Info: 41: + IC(0.000 ns) + CELL(0.246 ns) = 50.018 ns; Loc. = LAB_X1_Y7; Fanout = 6; COMB Node = 'Add5~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add5~478 Add5~486 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 50.264 ns Add5~498 42 COMB LAB_X2_Y7 6 " "Info: 42: + IC(0.000 ns) + CELL(0.246 ns) = 50.264 ns; Loc. = LAB_X2_Y7; Fanout = 6; COMB Node = 'Add5~498'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add5~486 Add5~498 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 50.510 ns Add5~508 43 COMB LAB_X2_Y7 6 " "Info: 43: + IC(0.000 ns) + CELL(0.246 ns) = 50.510 ns; Loc. = LAB_X2_Y7; Fanout = 6; COMB Node = 'Add5~508'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add5~498 Add5~508 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 51.744 ns Add5~519 44 COMB LAB_X3_Y7 4 " "Info: 44: + IC(0.000 ns) + CELL(1.234 ns) = 51.744 ns; Loc. = LAB_X3_Y7; Fanout = 4; COMB Node = 'Add5~519'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add5~508 Add5~519 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.200 ns) 53.326 ns Equal5~575 45 COMB LAB_X4_Y7 1 " "Info: 45: + IC(1.382 ns) + CELL(0.200 ns) = 53.326 ns; Loc. = LAB_X4_Y7; Fanout = 1; COMB Node = 'Equal5~575'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { Add5~519 Equal5~575 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.511 ns) 55.613 ns Equal5~577 46 COMB LAB_X3_Y6 1 " "Info: 46: + IC(1.776 ns) + CELL(0.511 ns) = 55.613 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'Equal5~577'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { Equal5~575 Equal5~577 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 56.796 ns Equal5~580 47 COMB LAB_X3_Y6 14 " "Info: 47: + IC(0.443 ns) + CELL(0.740 ns) = 56.796 ns; Loc. = LAB_X3_Y6; Fanout = 14; COMB Node = 'Equal5~580'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Equal5~577 Equal5~580 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(1.244 ns) 60.500 ns Add6~536 48 COMB LAB_X5_Y7 6 " "Info: 48: + IC(2.460 ns) + CELL(1.244 ns) = 60.500 ns; Loc. = LAB_X5_Y7; Fanout = 6; COMB Node = 'Add6~536'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { Equal5~580 Add6~536 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 60.746 ns Add6~534 49 COMB LAB_X5_Y7 6 " "Info: 49: + IC(0.000 ns) + CELL(0.246 ns) = 60.746 ns; Loc. = LAB_X5_Y7; Fanout = 6; COMB Node = 'Add6~534'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add6~536 Add6~534 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 60.992 ns Add6~486 50 COMB LAB_X6_Y7 6 " "Info: 50: + IC(0.000 ns) + CELL(0.246 ns) = 60.992 ns; Loc. = LAB_X6_Y7; Fanout = 6; COMB Node = 'Add6~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add6~534 Add6~486 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 61.238 ns Add6~496 51 COMB LAB_X6_Y7 6 " "Info: 51: + IC(0.000 ns) + CELL(0.246 ns) = 61.238 ns; Loc. = LAB_X6_Y7; Fanout = 6; COMB Node = 'Add6~496'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add6~486 Add6~496 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 61.484 ns Add6~506 52 COMB LAB_X7_Y7 6 " "Info: 52: + IC(0.000 ns) + CELL(0.246 ns) = 61.484 ns; Loc. = LAB_X7_Y7; Fanout = 6; COMB Node = 'Add6~506'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add6~496 Add6~506 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 62.718 ns Add6~515 53 COMB LAB_X7_Y7 4 " "Info: 53: + IC(0.000 ns) + CELL(1.234 ns) = 62.718 ns; Loc. = LAB_X7_Y7; Fanout = 4; COMB Node = 'Add6~515'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add6~506 Add6~515 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.200 ns) 65.005 ns always1~1365 54 COMB LAB_X6_Y6 1 " "Info: 54: + IC(2.087 ns) + CELL(0.200 ns) = 65.005 ns; Loc. = LAB_X6_Y6; Fanout = 1; COMB Node = 'always1~1365'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { Add6~515 always1~1365 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 66.188 ns always1~1366 55 COMB LAB_X6_Y6 1 " "Info: 55: + IC(0.983 ns) + CELL(0.200 ns) = 66.188 ns; Loc. = LAB_X6_Y6; Fanout = 1; COMB Node = 'always1~1366'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { always1~1365 always1~1366 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.914 ns) 69.057 ns always1~1368 56 COMB LAB_X9_Y7 1 " "Info: 56: + IC(1.955 ns) + CELL(0.914 ns) = 69.057 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'always1~1368'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { always1~1366 always1~1368 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 70.240 ns always1~1371 57 COMB LAB_X9_Y7 6 " "Info: 57: + IC(0.672 ns) + CELL(0.511 ns) = 70.240 ns; Loc. = LAB_X9_Y7; Fanout = 6; COMB Node = 'always1~1371'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { always1~1368 always1~1371 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(1.244 ns) 72.258 ns Add7~478 58 COMB LAB_X9_Y7 9 " "Info: 58: + IC(0.774 ns) + CELL(1.244 ns) = 72.258 ns; Loc. = LAB_X9_Y7; Fanout = 9; COMB Node = 'Add7~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { always1~1371 Add7~478 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 72.504 ns Add7~486 59 COMB LAB_X9_Y7 8 " "Info: 59: + IC(0.000 ns) + CELL(0.246 ns) = 72.504 ns; Loc. = LAB_X9_Y7; Fanout = 8; COMB Node = 'Add7~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add7~478 Add7~486 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 73.738 ns Add7~491 60 COMB LAB_X10_Y7 1 " "Info: 60: + IC(0.000 ns) + CELL(1.234 ns) = 73.738 ns; Loc. = LAB_X10_Y7; Fanout = 1; COMB Node = 'Add7~491'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add7~486 Add7~491 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.200 ns) 75.344 ns Equal7~354 61 COMB LAB_X9_Y7 1 " "Info: 61: + IC(1.406 ns) + CELL(0.200 ns) = 75.344 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'Equal7~354'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { Add7~491 Equal7~354 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.740 ns) 78.238 ns Equal7~357 62 COMB LAB_X11_Y6 1 " "Info: 62: + IC(2.154 ns) + CELL(0.740 ns) = 78.238 ns; Loc. = LAB_X11_Y6; Fanout = 1; COMB Node = 'Equal7~357'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { Equal7~354 Equal7~357 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 79.421 ns Equal7~363 63 COMB LAB_X11_Y6 61 " "Info: 63: + IC(0.269 ns) + CELL(0.914 ns) = 79.421 ns; Loc. = LAB_X11_Y6; Fanout = 61; COMB Node = 'Equal7~363'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Equal7~357 Equal7~363 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 80.604 ns q\[7\]\[5\]~4695 64 COMB LAB_X11_Y6 43 " "Info: 64: + IC(0.983 ns) + CELL(0.200 ns) = 80.604 ns; Loc. = LAB_X11_Y6; Fanout = 43; COMB Node = 'q\[7\]\[5\]~4695'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Equal7~363 q[7][5]~4695 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 81.787 ns q\[7\]\[5\]~4773 65 COMB LAB_X11_Y6 13 " "Info: 65: + IC(0.672 ns) + CELL(0.511 ns) = 81.787 ns; Loc. = LAB_X11_Y6; Fanout = 13; COMB Node = 'q\[7\]\[5\]~4773'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { q[7][5]~4695 q[7][5]~4773 } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(1.243 ns) 85.465 ns q\[0\]\[0\] 66 REG LAB_X5_Y6 5 " "Info: 66: + IC(2.435 ns) + CELL(1.243 ns) = 85.465 ns; Loc. = LAB_X5_Y6; Fanout = 5; REG Node = 'q\[0\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { q[7][5]~4773 q[0][0] } "NODE_NAME" } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "38.634 ns ( 45.20 % ) " "Info: Total cell delay = 38.634 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "46.831 ns ( 54.80 % ) " "Info: Total interconnect delay = 46.831 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "85.465 ns" { c1[9] LessThan0~699 LessThan0~701 LessThan0~702 Add1~478 Add1~488 Add1~498 Add1~508 Add1~519 Equal1~575 Equal1~577 Equal1~580 Add2~540 Add2~526 Add2~480 Add2~490 Add2~500 Add2~515 always1~1379 always1~1380 always1~1384 Add3~478 Add3~488 Add3~498 Add3~508 Add3~518 Add3~519 Equal3~359 Equal3~360 Equal3~363 Add4~478 Add4~486 Add4~496 Add4~506 Add4~516 Add4~525 always1~1392 always1~1393 always1~1395 Add5~478 Add5~486 Add5~498 Add5~508 Add5~519 Equal5~575 Equal5~577 Equal5~580 Add6~536 Add6~534 Add6~486 Add6~496 Add6~506 Add6~515 always1~1365 always1~1366 always1~1368 always1~1371 Add7~478 Add7~486 Add7~491 Equal7~354 Equal7~357 Equal7~363 q[7][5]~4695 q[7][5]~4773 q[0][0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "35 " "Info: Average interconnect usage is 35% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 35% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires that a large amount of routing delay be added for some signals to meet hold time requirements, and there is excessive demand for the available routing resources. Reducing the routing delays of some signals to help the routing algorithm converge, but this may cause hold time failures." {  } {  } 0 0 "Design requires that a large amount of routing delay be added for some signals to meet hold time requirements, and there is excessive demand for the available routing resources. Reducing the routing delays of some signals to help the routing algorithm converge, but this may cause hold time failures." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segout\[7\] VCC " "Info: Pin segout\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "segout\[7\]" } } } } { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 11:07:12 2021 " "Info: Processing ended: Thu Oct 28 11:07:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
