// Seed: 1845550936
module module_0;
  always begin : LABEL_0
    id_1 <= id_1 & 1;
  end
  wire id_3;
endmodule
module module_1 (
    output logic   id_0,
    output logic   id_1,
    input  logic   id_2,
    input  supply1 id_3,
    output logic   id_4
);
  always id_4 <= id_2;
  always begin : LABEL_0
    id_0 <= id_3 + id_3.id_2;
    if (id_2) id_4 <= -1;
    else id_0 = id_2 == "";
  end
  initial id_1 <= -1;
  wire id_6;
  module_0 modCall_1 ();
  assign id_4 = 1;
  id_7(
      1, 1
  );
  wire  id_8;
  uwire id_9;
  wire  id_10;
  assign id_9 = 1;
endmodule
