Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu May 29 19:45:34 2025
| Host             : DESKTOP-O3RDJ2U running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 30.226 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 29.740                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     1.588 |      553 |       --- |             --- |
|   LUT as Logic          |     1.464 |      196 |     20800 |            0.94 |
|   Register              |     0.069 |      227 |     41600 |            0.55 |
|   CARRY4                |     0.025 |       11 |      8150 |            0.13 |
|   LUT as Shift Register |     0.016 |        8 |      9600 |            0.08 |
|   BUFG                  |     0.015 |        2 |        32 |            6.25 |
|   Others                |     0.000 |       41 |       --- |             --- |
| Signals                 |     1.564 |      479 |       --- |             --- |
| I/O                     |    26.588 |       19 |       106 |           17.92 |
| Static Power            |     0.486 |          |           |                 |
| Total                   |    30.226 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.517 |       3.177 |      0.341 |
| Vccaux    |       1.800 |     1.027 |       0.973 |      0.053 |
| Vcco33    |       3.300 |     7.520 |       7.519 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| main                              |    29.740 |
|   COMMAND_UNIT                    |     0.091 |
|   EXECUTION_UNIT                  |     2.955 |
|     DATABUFFR                     |     1.819 |
|       registers16[0].r1.reg1      |     0.157 |
|       registers16[10].r2.reg2to15 |     0.060 |
|       registers16[11].r2.reg2to15 |     0.010 |
|       registers16[12].r2.reg2to15 |     0.008 |
|       registers16[13].r2.reg2to15 |     0.429 |
|       registers16[14].r2.reg2to15 |     0.060 |
|       registers16[15].r2.reg2to15 |     0.029 |
|       registers16[1].r2.reg2to15  |     0.185 |
|       registers16[2].r2.reg2to15  |     0.373 |
|       registers16[3].r2.reg2to15  |     0.237 |
|       registers16[4].r2.reg2to15  |     0.056 |
|       registers16[5].r2.reg2to15  |     0.091 |
|       registers16[6].r2.reg2to15  |     0.047 |
|       registers16[7].r2.reg2to15  |     0.040 |
|       registers16[8].r2.reg2to15  |     0.014 |
|       registers16[9].r2.reg2to15  |     0.023 |
|     DATAGEN                       |     0.407 |
|       CLKDIV                      |     0.082 |
|       CLKDIV25                    |     0.044 |
|       PRBS4generator              |     0.058 |
|       PRBS8generator              |     0.160 |
|       STUD1GEN                    |     0.042 |
|       STUD2GEN                    |     0.022 |
|     HOLDREG                       |     0.389 |
|     SHIFTCOUNT                    |     0.030 |
|     SHIFTREG                      |     0.037 |
|     SSDDEC                        |     0.272 |
|       c1                          |     0.057 |
+-----------------------------------+-----------+


