###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Fri Nov 11 00:30:11 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_]
#set_max_time_borrow 0 [get_cells u_sram]
create_clock [get_ports clk_i]  -period 2500  -waveform {0 1250}
set_clock_latency 500  [get_clocks clk_i]
set_clock_uncertainty 150  [get_clocks clk_i]
set_clock_transition -max -rise 200 [get_clocks clk_i]
set_clock_transition -max -fall 200 [get_clocks clk_i]
set_clock_transition -min -rise 200 [get_clocks clk_i]
set_clock_transition -min -fall 200 [get_clocks clk_i]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]]  -to [list [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_sram] [get_cells rvalid_reg_u_tlul_adapter_sram_intg_error_q_reg]]
group_path -name COMB  -from [list [get_ports clk_i] [get_ports rst_ni] [get_ports {en_ifetch_i[3]}] [get_ports {en_ifetch_i[2]}] [get_ports {en_ifetch_i[1]}] [get_ports {en_ifetch_i[0]}] [get_ports {tl_i[108]}] [get_ports {tl_i[107]}] [get_ports {tl_i[106]}] [get_ports {tl_i[105]}] [get_ports {tl_i[104]}] [get_ports {tl_i[103]}] [get_ports {tl_i[102]}] [get_ports {tl_i[101]}] [get_ports {tl_i[100]}] [get_ports {tl_i[99]}] [get_ports {tl_i[98]}] [get_ports {tl_i[97]}] [get_ports {tl_i[96]}] [get_ports {tl_i[95]}] [get_ports {tl_i[94]}] [get_ports {tl_i[93]}] [get_ports {tl_i[92]}] [get_ports {tl_i[91]}] [get_ports {tl_i[90]}] [get_ports {tl_i[89]}] [get_ports {tl_i[88]}] [get_ports {tl_i[87]}] [get_ports {tl_i[86]}] [get_ports {tl_i[85]}] [get_ports {tl_i[84]}] [get_ports {tl_i[83]}] [get_ports {tl_i[82]}] [get_ports {tl_i[81]}] [get_ports {tl_i[80]}] [get_ports {tl_i[79]}] [get_ports {tl_i[78]}] [get_ports {tl_i[77]}] [get_ports {tl_i[76]}] [get_ports {tl_i[75]}] [get_ports {tl_i[74]}] [get_ports {tl_i[73]}] [get_ports {tl_i[72]}] [get_ports {tl_i[71]}] [get_ports {tl_i[70]}] [get_ports {tl_i[69]}] [get_ports {tl_i[68]}] [get_ports {tl_i[67]}] [get_ports {tl_i[66]}] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]  -to [list [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni] [get_ports {en_ifetch_i[3]}] [get_ports {en_ifetch_i[2]}] [get_ports {en_ifetch_i[1]}] [get_ports {en_ifetch_i[0]}] [get_ports {tl_i[108]}] [get_ports {tl_i[107]}] [get_ports {tl_i[106]}] [get_ports {tl_i[105]}] [get_ports {tl_i[104]}] [get_ports {tl_i[103]}] [get_ports {tl_i[102]}] [get_ports {tl_i[101]}] [get_ports {tl_i[100]}] [get_ports {tl_i[99]}] [get_ports {tl_i[98]}] [get_ports {tl_i[97]}] [get_ports {tl_i[96]}] [get_ports {tl_i[95]}] [get_ports {tl_i[94]}] [get_ports {tl_i[93]}] [get_ports {tl_i[92]}] [get_ports {tl_i[91]}] [get_ports {tl_i[90]}] [get_ports {tl_i[89]}] [get_ports {tl_i[88]}] [get_ports {tl_i[87]}] [get_ports {tl_i[86]}] [get_ports {tl_i[85]}] [get_ports {tl_i[84]}] [get_ports {tl_i[83]}] [get_ports {tl_i[82]}] [get_ports {tl_i[81]}] [get_ports {tl_i[80]}] [get_ports {tl_i[79]}] [get_ports {tl_i[78]}] [get_ports {tl_i[77]}] [get_ports {tl_i[76]}] [get_ports {tl_i[75]}] [get_ports {tl_i[74]}] [get_ports {tl_i[73]}] [get_ports {tl_i[72]}] [get_ports {tl_i[71]}] [get_ports {tl_i[70]}] [get_ports {tl_i[69]}] [get_ports {tl_i[68]}] [get_ports {tl_i[67]}] [get_ports {tl_i[66]}] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
set_input_delay -clock clk_i  1500  [get_ports clk_i]
set_input_delay -clock clk_i  1500  [get_ports rst_ni]
set_input_delay -clock clk_i  1500  [get_ports {en_ifetch_i[3]}]
set_input_delay -clock clk_i  1500  [get_ports {en_ifetch_i[2]}]
set_input_delay -clock clk_i  1500  [get_ports {en_ifetch_i[1]}]
set_input_delay -clock clk_i  1500  [get_ports {en_ifetch_i[0]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[108]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[107]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[106]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[105]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[104]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[103]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[102]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[101]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[100]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[99]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[98]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[97]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[96]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[95]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[94]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[93]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[92]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[91]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[90]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[89]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[88]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[87]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[86]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[85]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[84]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[83]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[82]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[81]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[80]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[79]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[78]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[77]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[76]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[75]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[74]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[73]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[72]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[71]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[70]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[69]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[68]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[67]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[66]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[65]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[64]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[63]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[62]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[61]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[60]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[59]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[58]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[57]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[56]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[55]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[54]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[53]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[52]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[51]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[50]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[49]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[48]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[47]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[46]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[45]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[44]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[43]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[42]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[41]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[40]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[39]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[38]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[37]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[36]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[35]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[34]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[33]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[32]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[31]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[30]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[29]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[28]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[27]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[26]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[25]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[24]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[23]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[22]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[21]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[20]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[19]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[18]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[17]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[16]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[15]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[14]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[13]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[12]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[11]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[10]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[9]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[8]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[7]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[6]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[5]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[4]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[3]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[2]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[1]}]
set_input_delay -clock clk_i  1500  [get_ports {tl_i[0]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[65]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[64]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[63]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[62]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[61]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[60]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[59]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[58]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[57]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[56]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[55]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[54]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[53]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[52]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[51]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[50]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[49]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[48]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[47]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[46]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[45]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[44]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[43]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[42]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[41]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[40]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[39]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[38]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[37]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[36]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[35]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[34]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[33]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[32]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[31]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[30]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[29]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[28]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[27]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[26]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[25]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[24]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[23]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[22]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[21]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[20]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[19]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[18]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[17]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[16]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[15]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[14]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[13]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[12]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[11]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[10]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[9]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[8]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[7]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[6]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[5]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[4]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[3]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[2]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[1]}]
set_output_delay -clock clk_i  1500  [get_ports {tl_o[0]}]
#set_load 3.62142  [get_nets rst_ni]
#set_resistance 0.315379  [get_nets rst_ni]
#set_load 0.276659  [get_nets {en_ifetch_i[3]}]
#set_resistance 0.0392765  [get_nets {en_ifetch_i[3]}]
#set_load 0.723634  [get_nets {en_ifetch_i[2]}]
#set_resistance 0.103236  [get_nets {en_ifetch_i[2]}]
#set_load 0.732986  [get_nets {en_ifetch_i[1]}]
#set_resistance 0.104554  [get_nets {en_ifetch_i[1]}]
#set_load 0.266677  [get_nets {en_ifetch_i[0]}]
#set_resistance 0.0378374  [get_nets {en_ifetch_i[0]}]
#set_load 0.829639  [get_nets {tl_i[61]}]
#set_resistance 0.109385  [get_nets {tl_i[61]}]
#set_load 1.17604  [get_nets {tl_i[60]}]
#set_resistance 0.130964  [get_nets {tl_i[60]}]
#set_load 0.887729  [get_nets {tl_o[65]}]
#set_resistance 0.126366  [get_nets {tl_o[65]}]
#set_load 0.676981  [get_nets {tl_o[62]}]
#set_resistance 0.0966964  [get_nets {tl_o[62]}]
#set_load 0.246675  [get_nets {tl_o[58]}]
#set_resistance 0.0352181  [get_nets {tl_o[58]}]
#set_load 0.143341  [get_nets {tl_o[57]}]
#set_resistance 0.0205887  [get_nets {tl_o[57]}]
#set_load 0.108362  [get_nets {tl_o[56]}]
#set_resistance 0.0154409  [get_nets {tl_o[56]}]
#set_load 0.296209  [get_nets {tl_o[55]}]
#set_resistance 0.0420924  [get_nets {tl_o[55]}]
#set_load 0.200753  [get_nets {tl_o[54]}]
#set_resistance 0.0286778  [get_nets {tl_o[54]}]
#set_load 0.282602  [get_nets {tl_o[53]}]
#set_resistance 0.0402347  [get_nets {tl_o[53]}]
#set_load 0.252951  [get_nets {tl_o[52]}]
#set_resistance 0.0357044  [get_nets {tl_o[52]}]
#set_load 0.102539  [get_nets {tl_o[51]}]
#set_resistance 0.0145113  [get_nets {tl_o[51]}]
#set_load 0.152206  [get_nets {tl_o[50]}]
#set_resistance 0.0218117  [get_nets {tl_o[50]}]
#set_load 0.309912  [get_nets {tl_o[49]}]
#set_resistance 0.0440564  [get_nets {tl_o[49]}]
#set_load 0.16247  [get_nets {tl_o[47]}]
#set_resistance 0.0232952  [get_nets {tl_o[47]}]
#set_load 0.125655  [get_nets {tl_o[46]}]
#set_resistance 0.0179496  [get_nets {tl_o[46]}]
#set_load 0.279831  [get_nets {tl_o[45]}]
#set_resistance 0.040034  [get_nets {tl_o[45]}]
#set_load 0.094942  [get_nets {tl_o[44]}]
#set_resistance 0.0135686  [get_nets {tl_o[44]}]
#set_load 0.526402  [get_nets {tl_o[43]}]
#set_resistance 0.0747479  [get_nets {tl_o[43]}]
#set_load 0.061023  [get_nets {tl_o[42]}]
#set_resistance 0.00869849  [get_nets {tl_o[42]}]
#set_load 0.245827  [get_nets {tl_o[41]}]
#set_resistance 0.0352844  [get_nets {tl_o[41]}]
#set_load 0.356654  [get_nets {tl_o[40]}]
#set_resistance 0.0511871  [get_nets {tl_o[40]}]
#set_load 0.138307  [get_nets {tl_o[39]}]
#set_resistance 0.0198061  [get_nets {tl_o[39]}]
#set_load 0.0719878  [get_nets {tl_o[38]}]
#set_resistance 0.0102221  [get_nets {tl_o[38]}]
#set_load 0.0416942  [get_nets {tl_o[37]}]
#set_resistance 0.00596964  [get_nets {tl_o[37]}]
#set_load 0.228244  [get_nets {tl_o[36]}]
#set_resistance 0.0322387  [get_nets {tl_o[36]}]
#set_load 0.173561  [get_nets {tl_o[35]}]
#set_resistance 0.0245338  [get_nets {tl_o[35]}]
#set_load 0.194429  [get_nets {tl_o[34]}]
#set_resistance 0.0279012  [get_nets {tl_o[34]}]
#set_load 0.24106  [get_nets {tl_o[33]}]
#set_resistance 0.0341204  [get_nets {tl_o[33]}]
#set_load 0.235723  [get_nets {tl_o[32]}]
#set_resistance 0.0338737  [get_nets {tl_o[32]}]
#set_load 0.155715  [get_nets {tl_o[31]}]
#set_resistance 0.0223341  [get_nets {tl_o[31]}]
#set_load 0.272238  [get_nets {tl_o[30]}]
#set_resistance 0.0387874  [get_nets {tl_o[30]}]
#set_load 0.361061  [get_nets {tl_o[29]}]
#set_resistance 0.0512504  [get_nets {tl_o[29]}]
#set_load 0.133221  [get_nets {tl_o[28]}]
#set_resistance 0.0188662  [get_nets {tl_o[28]}]
#set_load 0.0823356  [get_nets {tl_o[27]}]
#set_resistance 0.0116801  [get_nets {tl_o[27]}]
#set_load 0.137365  [get_nets {tl_o[26]}]
#set_resistance 0.0194338  [get_nets {tl_o[26]}]
#set_load 0.274933  [get_nets {tl_o[25]}]
#set_resistance 0.0392977  [get_nets {tl_o[25]}]
#set_load 0.274595  [get_nets {tl_o[24]}]
#set_resistance 0.0389826  [get_nets {tl_o[24]}]
#set_load 0.120871  [get_nets {tl_o[23]}]
#set_resistance 0.0172612  [get_nets {tl_o[23]}]
#set_load 0.302945  [get_nets {tl_o[22]}]
#set_resistance 0.0428937  [get_nets {tl_o[22]}]
#set_load 0.107816  [get_nets {tl_o[21]}]
#set_resistance 0.0154267  [get_nets {tl_o[21]}]
#set_load 0.111291  [get_nets {tl_o[20]}]
#set_resistance 0.0158475  [get_nets {tl_o[20]}]
#set_load 0.162226  [get_nets {tl_o[19]}]
#set_resistance 0.0232004  [get_nets {tl_o[19]}]
#set_load 0.205628  [get_nets {tl_o[18]}]
#set_resistance 0.0293117  [get_nets {tl_o[18]}]
#set_load 0.167468  [get_nets {tl_o[17]}]
#set_resistance 0.0239384  [get_nets {tl_o[17]}]
#set_load 0.284098  [get_nets {tl_o[16]}]
#set_resistance 0.0407723  [get_nets {tl_o[16]}]
#set_load 0.0657736  [get_nets {tl_o[8]}]
#set_resistance 0.00936099  [get_nets {tl_o[8]}]
#set_load 0.755431  [get_nets {tl_o[7]}]
#set_resistance 0.107608  [get_nets {tl_o[7]}]
#set_load 0.0643715  [get_nets {tl_o[6]}]
#set_resistance 0.00917657  [get_nets {tl_o[6]}]
#set_load 0.715262  [get_nets {tl_o[5]}]
#set_resistance 0.10206  [get_nets {tl_o[5]}]
#set_load 0.0774673  [get_nets {tl_o[4]}]
#set_resistance 0.0109889  [get_nets {tl_o[4]}]
#set_load 0.659094  [get_nets {tl_o[3]}]
#set_resistance 0.0939686  [get_nets {tl_o[3]}]
#set_load 0.0457964  [get_nets {tl_o[2]}]
#set_resistance 0.00657851  [get_nets {tl_o[2]}]
#set_load 0.651774  [get_nets {tl_o[1]}]
#set_resistance 0.0926627  [get_nets {tl_o[1]}]
#set_load 1.44904  [get_nets {tl_o[0]}]
#set_resistance 0.207482  [get_nets {tl_o[0]}]
#set_load 0.26837  [get_nets rvalid]
#set_resistance 0.038312  [get_nets rvalid]
#set_load 1.79522  [get_nets wen]
#set_resistance 0.207888  [get_nets wen]
#set_load 0.840905  [get_nets N1]
#set_resistance 0.118967  [get_nets N1]
#set_load 0.454995  [get_nets n_0_net_]
#set_resistance 0.0596502  [get_nets n_0_net_]
#set_load 0.428194  [get_nets {addr[10]}]
#set_resistance 0.0614253  [get_nets {addr[10]}]
#set_load 0.215468  [get_nets {addr[9]}]
#set_resistance 0.0308473  [get_nets {addr[9]}]
#set_load 0.257388  [get_nets {addr[8]}]
#set_resistance 0.0367139  [get_nets {addr[8]}]
#set_load 0.309169  [get_nets {addr[7]}]
#set_resistance 0.0442853  [get_nets {addr[7]}]
#set_load 0.393919  [get_nets {addr[6]}]
#set_resistance 0.0561845  [get_nets {addr[6]}]
#set_load 0.311574  [get_nets {addr[5]}]
#set_resistance 0.0444103  [get_nets {addr[5]}]
#set_load 0.366664  [get_nets {addr[4]}]
#set_resistance 0.0523869  [get_nets {addr[4]}]
#set_load 0.233447  [get_nets {addr[3]}]
#set_resistance 0.0333877  [get_nets {addr[3]}]
#set_load 0.378962  [get_nets {addr[2]}]
#set_resistance 0.0543186  [get_nets {addr[2]}]
#set_load 0.305757  [get_nets {addr[1]}]
#set_resistance 0.0438122  [get_nets {addr[1]}]
#set_load 0.439164  [get_nets {addr[0]}]
#set_resistance 0.0628726  [get_nets {addr[0]}]
#set_load 0.319489  [get_nets {wdata[31]}]
#set_resistance 0.0456602  [get_nets {wdata[31]}]
#set_load 0.293817  [get_nets {wdata[30]}]
#set_resistance 0.0421277  [get_nets {wdata[30]}]
#set_load 0.529609  [get_nets {wdata[29]}]
#set_resistance 0.0754078  [get_nets {wdata[29]}]
#set_load 0.309406  [get_nets {wdata[28]}]
#set_resistance 0.0441814  [get_nets {wdata[28]}]
#set_load 0.523752  [get_nets {wdata[27]}]
#set_resistance 0.0746896  [get_nets {wdata[27]}]
#set_load 0.269308  [get_nets {wdata[26]}]
#set_resistance 0.0385992  [get_nets {wdata[26]}]
#set_load 0.249351  [get_nets {wdata[25]}]
#set_resistance 0.0357013  [get_nets {wdata[25]}]
#set_load 0.481336  [get_nets {wdata[24]}]
#set_resistance 0.0687289  [get_nets {wdata[24]}]
#set_load 0.622114  [get_nets {wdata[23]}]
#set_resistance 0.0884935  [get_nets {wdata[23]}]
#set_load 0.49135  [get_nets {wdata[22]}]
#set_resistance 0.0699854  [get_nets {wdata[22]}]
#set_load 0.614816  [get_nets {wdata[21]}]
#set_resistance 0.0873472  [get_nets {wdata[21]}]
#set_load 0.548973  [get_nets {wdata[20]}]
#set_resistance 0.0780201  [get_nets {wdata[20]}]
#set_load 0.483462  [get_nets {wdata[19]}]
#set_resistance 0.0690275  [get_nets {wdata[19]}]
#set_load 0.60403  [get_nets {wdata[18]}]
#set_resistance 0.0860373  [get_nets {wdata[18]}]
#set_load 0.382411  [get_nets {wdata[17]}]
#set_resistance 0.0546275  [get_nets {wdata[17]}]
#set_load 0.6795  [get_nets {wdata[16]}]
#set_resistance 0.0965183  [get_nets {wdata[16]}]
#set_load 0.472799  [get_nets {wdata[15]}]
#set_resistance 0.0671957  [get_nets {wdata[15]}]
#set_load 0.46684  [get_nets {wdata[14]}]
#set_resistance 0.066457  [get_nets {wdata[14]}]
#set_load 0.376832  [get_nets {wdata[13]}]
#set_resistance 0.0536219  [get_nets {wdata[13]}]
#set_load 0.220651  [get_nets {wdata[12]}]
#set_resistance 0.0315898  [get_nets {wdata[12]}]
#set_load 0.285888  [get_nets {wdata[11]}]
#set_resistance 0.0407557  [get_nets {wdata[11]}]
#set_load 0.368274  [get_nets {wdata[10]}]
#set_resistance 0.0524792  [get_nets {wdata[10]}]
#set_load 0.311922  [get_nets {wdata[9]}]
#set_resistance 0.0441459  [get_nets {wdata[9]}]
#set_load 0.242416  [get_nets {wdata[8]}]
#set_resistance 0.0343463  [get_nets {wdata[8]}]
#set_load 0.386178  [get_nets {wdata[7]}]
#set_resistance 0.0554049  [get_nets {wdata[7]}]
#set_load 0.394863  [get_nets {wdata[6]}]
#set_resistance 0.0565471  [get_nets {wdata[6]}]
#set_load 0.322792  [get_nets {wdata[5]}]
#set_resistance 0.046303  [get_nets {wdata[5]}]
#set_load 0.436786  [get_nets {wdata[4]}]
#set_resistance 0.0623945  [get_nets {wdata[4]}]
#set_load 0.368609  [get_nets {wdata[3]}]
#set_resistance 0.0527091  [get_nets {wdata[3]}]
#set_load 0.529281  [get_nets {wdata[2]}]
#set_resistance 0.0756991  [get_nets {wdata[2]}]
#set_load 0.667607  [get_nets {wdata[1]}]
#set_resistance 0.0957219  [get_nets {wdata[1]}]
#set_load 0.762497  [get_nets {wdata[0]}]
#set_resistance 0.109019  [get_nets {wdata[0]}]
#set_load 0.744031  [get_nets {rdata[31]}]
#set_resistance 0.106394  [get_nets {rdata[31]}]
#set_load 0.671659  [get_nets {rdata[30]}]
#set_resistance 0.0958793  [get_nets {rdata[30]}]
#set_load 0.546182  [get_nets {rdata[29]}]
#set_resistance 0.0776692  [get_nets {rdata[29]}]
#set_load 0.678603  [get_nets {rdata[28]}]
#set_resistance 0.0966454  [get_nets {rdata[28]}]
#set_load 0.699949  [get_nets {rdata[27]}]
#set_resistance 0.0993872  [get_nets {rdata[27]}]
#set_load 0.689085  [get_nets {rdata[26]}]
#set_resistance 0.0982258  [get_nets {rdata[26]}]
#set_load 0.865194  [get_nets {rdata[25]}]
#set_resistance 0.122475  [get_nets {rdata[25]}]
#set_load 0.492105  [get_nets {rdata[24]}]
#set_resistance 0.0702299  [get_nets {rdata[24]}]
#set_load 0.724237  [get_nets {rdata[23]}]
#set_resistance 0.10261  [get_nets {rdata[23]}]
#set_load 0.868104  [get_nets {rdata[22]}]
#set_resistance 0.123727  [get_nets {rdata[22]}]
#set_load 0.797266  [get_nets {rdata[21]}]
#set_resistance 0.113719  [get_nets {rdata[21]}]
#set_load 0.661288  [get_nets {rdata[20]}]
#set_resistance 0.0945464  [get_nets {rdata[20]}]
#set_load 0.71394  [get_nets {rdata[19]}]
#set_resistance 0.101907  [get_nets {rdata[19]}]
#set_load 0.921625  [get_nets {rdata[18]}]
#set_resistance 0.130318  [get_nets {rdata[18]}]
#set_load 0.586603  [get_nets {rdata[17]}]
#set_resistance 0.08297  [get_nets {rdata[17]}]
#set_load 0.688987  [get_nets {rdata[16]}]
#set_resistance 0.0974271  [get_nets {rdata[16]}]
#set_load 0.810845  [get_nets {rdata[15]}]
#set_resistance 0.114905  [get_nets {rdata[15]}]
#set_load 1.02384  [get_nets {rdata[14]}]
#set_resistance 0.145234  [get_nets {rdata[14]}]
#set_load 0.584745  [get_nets {rdata[13]}]
#set_resistance 0.0839216  [get_nets {rdata[13]}]
#set_load 0.634759  [get_nets {rdata[12]}]
#set_resistance 0.0909482  [get_nets {rdata[12]}]
#set_load 1.07134  [get_nets {rdata[11]}]
#set_resistance 0.151841  [get_nets {rdata[11]}]
#set_load 1.08595  [get_nets {rdata[10]}]
#set_resistance 0.153829  [get_nets {rdata[10]}]
#set_load 1.17581  [get_nets {rdata[9]}]
#set_resistance 0.166885  [get_nets {rdata[9]}]
#set_load 0.89935  [get_nets {rdata[8]}]
#set_resistance 0.128  [get_nets {rdata[8]}]
#set_load 0.396617  [get_nets {rdata[7]}]
#set_resistance 0.0569032  [get_nets {rdata[7]}]
#set_load 0.381949  [get_nets {rdata[6]}]
#set_resistance 0.0545119  [get_nets {rdata[6]}]
#set_load 0.316896  [get_nets {rdata[5]}]
#set_resistance 0.0454455  [get_nets {rdata[5]}]
#set_load 0.664017  [get_nets {rdata[4]}]
#set_resistance 0.0944089  [get_nets {rdata[4]}]
#set_load 0.904943  [get_nets {rdata[3]}]
#set_resistance 0.128322  [get_nets {rdata[3]}]
#set_load 1.03955  [get_nets {rdata[2]}]
#set_resistance 0.147212  [get_nets {rdata[2]}]
#set_load 0.447162  [get_nets {rdata[1]}]
#set_resistance 0.0640875  [get_nets {rdata[1]}]
#set_load 0.768929  [get_nets {rdata[0]}]
#set_resistance 0.108497  [get_nets {rdata[0]}]
#set_load 1.08327  [get_nets u_tlul_adapter_sram_N210]
#set_resistance 0.153052  [get_nets u_tlul_adapter_sram_N210]
#set_load 1.42805  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.204076  [get_nets {u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 0.968124  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_resistance 0.138682  [get_nets {u_tlul_adapter_sram_rdata_tlword[1]}]
#set_load 0.698404  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_resistance 0.0997737  [get_nets {u_tlul_adapter_sram_rdata_tlword[2]}]
#set_load 0.967291  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_resistance 0.136945  [get_nets {u_tlul_adapter_sram_rdata_tlword[3]}]
#set_load 1.21554  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.174288  [get_nets {u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 1.07673  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.154256  [get_nets {u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 0.967213  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.138507  [get_nets {u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 0.93021  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.13328  [get_nets {u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 0.829407  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.117409  [get_nets {u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 0.412626  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.0589715  [get_nets {u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.590847  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.0841654  [get_nets {u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 0.544053  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.0774467  [get_nets {u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.412794  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.0583607  [get_nets {u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.223433  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.0316853  [get_nets {u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.499031  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.0708551  [get_nets {u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.678929  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.0966388  [get_nets {u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.997092  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.142934  [get_nets {u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.788193  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.112778  [get_nets {u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 1.02269  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.145135  [get_nets {u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.267846  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.0381348  [get_nets {u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.268171  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.0381759  [get_nets {u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.915836  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.129699  [get_nets {u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 0.779415  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.110476  [get_nets {u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 1.26523  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.181188  [get_nets {u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.201578  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.0287556  [get_nets {u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.52121  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.0743761  [get_nets {u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.326323  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.0460838  [get_nets {u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.695702  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.0996435  [get_nets {u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.437404  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.0619287  [get_nets {u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.982451  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.14055  [get_nets {u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 0.357097  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.0506497  [get_nets {u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.992765  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.140123  [get_nets {u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 0.900691  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_resistance 0.126909  [get_nets u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_load 0.785586  [get_nets {tl_i[0]}]
#set_resistance 0.111891  [get_nets {tl_i[0]}]
#set_load 0.689874  [get_nets {tl_i[24]}]
#set_resistance 0.0986478  [get_nets {tl_i[24]}]
#set_load 0.404166  [get_nets {tl_i[25]}]
#set_resistance 0.0579256  [get_nets {tl_i[25]}]
#set_load 0.395616  [get_nets {tl_i[26]}]
#set_resistance 0.0565546  [get_nets {tl_i[26]}]
#set_load 0.324198  [get_nets {tl_i[27]}]
#set_resistance 0.0463923  [get_nets {tl_i[27]}]
#set_load 0.378525  [get_nets {tl_i[28]}]
#set_resistance 0.0540871  [get_nets {tl_i[28]}]
#set_load 0.26607  [get_nets {tl_i[29]}]
#set_resistance 0.0382168  [get_nets {tl_i[29]}]
#set_load 0.339679  [get_nets {tl_i[30]}]
#set_resistance 0.0486821  [get_nets {tl_i[30]}]
#set_load 0.324839  [get_nets {tl_i[31]}]
#set_resistance 0.0466552  [get_nets {tl_i[31]}]
#set_load 0.236476  [get_nets {tl_i[32]}]
#set_resistance 0.0335586  [get_nets {tl_i[32]}]
#set_load 0.307522  [get_nets {tl_i[33]}]
#set_resistance 0.0435793  [get_nets {tl_i[33]}]
#set_load 0.372081  [get_nets {tl_i[34]}]
#set_resistance 0.0530922  [get_nets {tl_i[34]}]
#set_load 0.288155  [get_nets {tl_i[35]}]
#set_resistance 0.0411475  [get_nets {tl_i[35]}]
#set_load 0.22138  [get_nets {tl_i[36]}]
#set_resistance 0.0317605  [get_nets {tl_i[36]}]
#set_load 0.383716  [get_nets {tl_i[37]}]
#set_resistance 0.0546772  [get_nets {tl_i[37]}]
#set_load 0.487574  [get_nets {tl_i[38]}]
#set_resistance 0.0695028  [get_nets {tl_i[38]}]
#set_load 0.491994  [get_nets {tl_i[39]}]
#set_resistance 0.0700204  [get_nets {tl_i[39]}]
#set_load 0.611159  [get_nets {tl_i[40]}]
#set_resistance 0.0867225  [get_nets {tl_i[40]}]
#set_load 0.315608  [get_nets {tl_i[41]}]
#set_resistance 0.0450529  [get_nets {tl_i[41]}]
#set_load 0.538766  [get_nets {tl_i[42]}]
#set_resistance 0.0766839  [get_nets {tl_i[42]}]
#set_load 0.419737  [get_nets {tl_i[43]}]
#set_resistance 0.0598952  [get_nets {tl_i[43]}]
#set_load 0.49602  [get_nets {tl_i[44]}]
#set_resistance 0.070436  [get_nets {tl_i[44]}]
#set_load 0.563402  [get_nets {tl_i[45]}]
#set_resistance 0.0799843  [get_nets {tl_i[45]}]
#set_load 0.441475  [get_nets {tl_i[46]}]
#set_resistance 0.0628436  [get_nets {tl_i[46]}]
#set_load 0.573778  [get_nets {tl_i[47]}]
#set_resistance 0.0815729  [get_nets {tl_i[47]}]
#set_load 0.426845  [get_nets {tl_i[48]}]
#set_resistance 0.0609237  [get_nets {tl_i[48]}]
#set_load 0.196398  [get_nets {tl_i[49]}]
#set_resistance 0.0281172  [get_nets {tl_i[49]}]
#set_load 0.217894  [get_nets {tl_i[50]}]
#set_resistance 0.0312363  [get_nets {tl_i[50]}]
#set_load 0.473877  [get_nets {tl_i[51]}]
#set_resistance 0.0675478  [get_nets {tl_i[51]}]
#set_load 0.26107  [get_nets {tl_i[52]}]
#set_resistance 0.0372608  [get_nets {tl_i[52]}]
#set_load 0.467423  [get_nets {tl_i[53]}]
#set_resistance 0.0664967  [get_nets {tl_i[53]}]
#set_load 0.242403  [get_nets {tl_i[54]}]
#set_resistance 0.0347648  [get_nets {tl_i[54]}]
#set_load 0.269613  [get_nets {tl_i[55]}]
#set_resistance 0.0385184  [get_nets {tl_i[55]}]
#set_load 1.71178  [get_nets {tl_i[56]}]
#set_resistance 0.182264  [get_nets {tl_i[56]}]
#set_load 1.85126  [get_nets {tl_i[57]}]
#set_resistance 0.197206  [get_nets {tl_i[57]}]
#set_load 1.03785  [get_nets {tl_i[58]}]
#set_resistance 0.120833  [get_nets {tl_i[58]}]
#set_load 1.8342  [get_nets {tl_i[59]}]
#set_resistance 0.226693  [get_nets {tl_i[59]}]
#set_load 0.473491  [get_nets {tl_i[62]}]
#set_resistance 0.0678721  [get_nets {tl_i[62]}]
#set_load 0.325465  [get_nets {tl_i[63]}]
#set_resistance 0.0467106  [get_nets {tl_i[63]}]
#set_load 0.397131  [get_nets {tl_i[64]}]
#set_resistance 0.0569958  [get_nets {tl_i[64]}]
#set_load 0.280854  [get_nets {tl_i[65]}]
#set_resistance 0.0402671  [get_nets {tl_i[65]}]
#set_load 0.412533  [get_nets {tl_i[66]}]
#set_resistance 0.0590452  [get_nets {tl_i[66]}]
#set_load 0.355904  [get_nets {tl_i[67]}]
#set_resistance 0.0508474  [get_nets {tl_i[67]}]
#set_load 0.43671  [get_nets {tl_i[68]}]
#set_resistance 0.0624005  [get_nets {tl_i[68]}]
#set_load 0.350421  [get_nets {tl_i[69]}]
#set_resistance 0.0502801  [get_nets {tl_i[69]}]
#set_load 0.304796  [get_nets {tl_i[70]}]
#set_resistance 0.0435933  [get_nets {tl_i[70]}]
#set_load 0.245948  [get_nets {tl_i[71]}]
#set_resistance 0.0352939  [get_nets {tl_i[71]}]
#set_load 0.495607  [get_nets {tl_i[72]}]
#set_resistance 0.0711798  [get_nets {tl_i[72]}]
#set_load 1.44253  [get_nets {tl_i[92]}]
#set_resistance 0.207223  [get_nets {tl_i[92]}]
#set_load 0.337848  [get_nets {tl_i[93]}]
#set_resistance 0.0481802  [get_nets {tl_i[93]}]
#set_load 0.215521  [get_nets {tl_i[94]}]
#set_resistance 0.0305586  [get_nets {tl_i[94]}]
#set_load 0.329304  [get_nets {tl_i[95]}]
#set_resistance 0.0465907  [get_nets {tl_i[95]}]
#set_load 1.31591  [get_nets {tl_i[96]}]
#set_resistance 0.189083  [get_nets {tl_i[96]}]
#set_load 0.45667  [get_nets {tl_i[97]}]
#set_resistance 0.0652222  [get_nets {tl_i[97]}]
#set_load 0.0524132  [get_nets {tl_i[98]}]
#set_resistance 0.00753144  [get_nets {tl_i[98]}]
#set_load 0.141777  [get_nets {tl_i[99]}]
#set_resistance 0.0201228  [get_nets {tl_i[99]}]
#set_load 1.1296  [get_nets {tl_i[100]}]
#set_resistance 0.131813  [get_nets {tl_i[100]}]
#set_load 1.4517  [get_nets {tl_i[101]}]
#set_resistance 0.169251  [get_nets {tl_i[101]}]
#set_load 0.896418  [get_nets {tl_i[105]}]
#set_resistance 0.117994  [get_nets {tl_i[105]}]
#set_load 0.893043  [get_nets {tl_i[106]}]
#set_resistance 0.117479  [get_nets {tl_i[106]}]
#set_load 0.934367  [get_nets {tl_i[107]}]
#set_resistance 0.11542  [get_nets {tl_i[107]}]
#set_load 1.54591  [get_nets {tl_i[108]}]
#set_resistance 0.219353  [get_nets {tl_i[108]}]
#set_load 0.610081  [get_nets {tl_i[15]}]
#set_resistance 0.0802193  [get_nets {tl_i[15]}]
#set_load 0.57435  [get_nets {tl_i[16]}]
#set_resistance 0.0815471  [get_nets {tl_i[16]}]
#set_load 0.77137  [get_nets {tl_i[17]}]
#set_resistance 0.101156  [get_nets {tl_i[17]}]
#set_load 1.1961  [get_nets {tl_i[18]}]
#set_resistance 0.156305  [get_nets {tl_i[18]}]
#set_load 1.40374  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.201329  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.131167  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.0187328  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.112297  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.0159111  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.0482184  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.00688239  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.29665  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.185913  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.209234  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.0300067  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 0.277575  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.0392808  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.0306355  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.00433006  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 0.400408  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.0565593  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.465745  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0659544  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 1.47959  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.209068  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 1.21003  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.171351  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.813246  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.115419  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 1.37793  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.194914  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.483488  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0686271  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.526141  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0744648  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.12028  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0172789  [get_nets {u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.314622  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.044504  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.355976  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0504243  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.362969  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0479879  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.764503  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.101197  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.0560567  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.00795799  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 0.753412  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.106362  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.831109  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.117276  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 1.57194  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.222972  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.605744  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.0853625  [get_nets {u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.437822  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.061972  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.301933  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0428686  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.42555  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0605126  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.828407  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.11836  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.941037  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.13398  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 2.05694  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.268748  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.0753702  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.0108208  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.716891  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.102018  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.857508  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.120866  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.20776  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.17022  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.537221  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_resistance 0.0768426  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[5]}]
#set_load 1.81531  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_resistance 0.256855  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[6]}]
#set_load 0.0891452  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_resistance 0.01258  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[7]}]
#set_load 1.17105  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.167864  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.830009  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.119222  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.750989  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.106751  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.700967  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.098985  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 1.34266  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.192199  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.958355  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.137577  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.936819  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.134224  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.881545  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.126423  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 1.03515  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.146399  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.0747028  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_resistance 0.0107213  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_load 0.553495  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_resistance 0.0782167  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_load 0.203822  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_resistance 0.0288647  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_load 0.0812431  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_resistance 0.0116233  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_load 0.189377  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_resistance 0.0268639  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_load 0.483954  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_resistance 0.0683155  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_load 0.267877  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_resistance 0.0379617  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_load 0.946305  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_resistance 0.135778  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_load 0.658564  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_resistance 0.0945128  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_load 0.624256  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_resistance 0.0882406  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_load 0.156542  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_resistance 0.02226  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_load 0.309503  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_resistance 0.0438133  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_load 0.705507  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_resistance 0.0995123  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_load 0.230978  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_resistance 0.0326036  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_load 1.04018  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_resistance 0.149478  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_load 0.161052  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_resistance 0.0230456  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_load 0.439974  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_resistance 0.0624013  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_load 0.210551  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_resistance 0.0297614  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_load 0.378558  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_resistance 0.0535343  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_load 0.32518  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_resistance 0.0461163  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_load 0.672422  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_resistance 0.0954117  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_load 0.166818  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_resistance 0.0236192  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_load 0.861836  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_resistance 0.121675  [get_nets {u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_load 0.422294  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0597142  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.202151  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0287393  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.113817  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0160484  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.304725  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0400898  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 1.15013  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.164111  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.358121  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0505696  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 1.11729  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.14734  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.34893  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0492203  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.56192  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.182879  [get_nets u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.143169  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0203935  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 1.33748  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.176298  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.159035  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0226057  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.92346  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.204503  [get_nets u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.367818  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0520691  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.584339  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0766807  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.343971  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0485931  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.56233  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.192929  [get_nets u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.21501  [get_nets n126]
#set_resistance 0.0304752  [get_nets n126]
#set_load 0.203036  [get_nets n131]
#set_resistance 0.0287839  [get_nets n131]
#set_load 0.0712446  [get_nets n170]
#set_resistance 0.0101759  [get_nets n170]
#set_load 0.309991  [get_nets n175]
#set_resistance 0.0440408  [get_nets n175]
#set_load 0.256777  [get_nets n188]
#set_resistance 0.0364012  [get_nets n188]
#set_load 0.0777113  [get_nets n189]
#set_resistance 0.011131  [get_nets n189]
#set_load 0.210329  [get_nets n192]
#set_resistance 0.0300634  [get_nets n192]
#set_load 0.153896  [get_nets n197]
#set_resistance 0.0218313  [get_nets n197]
#set_load 0.198582  [get_nets n211]
#set_resistance 0.0280128  [get_nets n211]
#set_load 0.0832865  [get_nets n322]
#set_resistance 0.0118998  [get_nets n322]
#set_load 0.372182  [get_nets n323]
#set_resistance 0.052942  [get_nets n323]
#set_load 0.0588662  [get_nets n324]
#set_resistance 0.00831695  [get_nets n324]
#set_load 0.393254  [get_nets n325]
#set_resistance 0.0558855  [get_nets n325]
#set_load 0.766361  [get_nets n326]
#set_resistance 0.109438  [get_nets n326]
#set_load 0.489019  [get_nets n327]
#set_resistance 0.0698736  [get_nets n327]
#set_load 0.140207  [get_nets n328]
#set_resistance 0.0199041  [get_nets n328]
#set_load 0.143337  [get_nets n329]
#set_resistance 0.0203613  [get_nets n329]
#set_load 0.311521  [get_nets n330]
#set_resistance 0.0440539  [get_nets n330]
#set_load 0.064195  [get_nets n331]
#set_resistance 0.00912397  [get_nets n331]
#set_load 0.268044  [get_nets n332]
#set_resistance 0.0383186  [get_nets n332]
#set_load 0.555188  [get_nets n333]
#set_resistance 0.0796401  [get_nets n333]
#set_load 0.257848  [get_nets n334]
#set_resistance 0.0337613  [get_nets n334]
#set_load 0.251022  [get_nets n335]
#set_resistance 0.0328788  [get_nets n335]
#set_load 0.153514  [get_nets n336]
#set_resistance 0.0218991  [get_nets n336]
#set_load 0.0766898  [get_nets n337]
#set_resistance 0.010841  [get_nets n337]
#set_load 0.10356  [get_nets n338]
#set_resistance 0.014754  [get_nets n338]
#set_load 1.62656  [get_nets n339]
#set_resistance 0.166193  [get_nets n339]
#set_load 1.14276  [get_nets n340]
#set_resistance 0.116651  [get_nets n340]
#set_load 1.32596  [get_nets n341]
#set_resistance 0.1356  [get_nets n341]
#set_load 1.30372  [get_nets n342]
#set_resistance 0.133116  [get_nets n342]
#set_load 1.1052  [get_nets n343]
#set_resistance 0.0960926  [get_nets n343]
#set_load 0.0556861  [get_nets n344]
#set_resistance 0.00788262  [get_nets n344]
#set_load 0.133145  [get_nets n345]
#set_resistance 0.0189101  [get_nets n345]
#set_load 0.112751  [get_nets n346]
#set_resistance 0.0159326  [get_nets n346]
#set_load 0.0644544  [get_nets n347]
#set_resistance 0.00909419  [get_nets n347]
#set_load 0.198464  [get_nets n348]
#set_resistance 0.0281738  [get_nets n348]
#set_load 0.08212  [get_nets n349]
#set_resistance 0.0116306  [get_nets n349]
#set_load 0.146954  [get_nets n350]
#set_resistance 0.020752  [get_nets n350]
#set_load 0.174989  [get_nets n351]
#set_resistance 0.0247447  [get_nets n351]
#set_load 0.207005  [get_nets n352]
#set_resistance 0.0292324  [get_nets n352]
#set_load 0.0798424  [get_nets n353]
#set_resistance 0.0113913  [get_nets n353]
#set_load 0.0873321  [get_nets n354]
#set_resistance 0.0125321  [get_nets n354]
#set_load 0.205172  [get_nets n355]
#set_resistance 0.0292714  [get_nets n355]
#set_load 0.0732727  [get_nets n356]
#set_resistance 0.0103588  [get_nets n356]
#set_load 0.0214664  [get_nets n357]
#set_resistance 0.00307394  [get_nets n357]
#set_load 0.413595  [get_nets n358]
#set_resistance 0.054444  [get_nets n358]
#set_load 0.108804  [get_nets n359]
#set_resistance 0.0155108  [get_nets n359]
#set_load 0.392623  [get_nets n360]
#set_resistance 0.056172  [get_nets n360]
#set_load 0.245936  [get_nets n361]
#set_resistance 0.0324113  [get_nets n361]
#set_load 0.504519  [get_nets n362]
#set_resistance 0.0665084  [get_nets n362]
#set_load 0.243985  [get_nets n363]
#set_resistance 0.0349731  [get_nets n363]
#set_load 0.121635  [get_nets n364]
#set_resistance 0.0174101  [get_nets n364]
#set_load 0.0653689  [get_nets n365]
#set_resistance 0.00934521  [get_nets n365]
#set_load 0.0738939  [get_nets n366]
#set_resistance 0.0104904  [get_nets n366]
#set_load 0.072996  [get_nets n367]
#set_resistance 0.0102855  [get_nets n367]
#set_load 0.170491  [get_nets n368]
#set_resistance 0.0241573  [get_nets n368]
#set_load 0.051377  [get_nets n369]
#set_resistance 0.00737531  [get_nets n369]
#set_load 0.071424  [get_nets n370]
#set_resistance 0.0100765  [get_nets n370]
#set_load 0.261177  [get_nets n371]
#set_resistance 0.0369963  [get_nets n371]
#set_load 0.234886  [get_nets n372]
#set_resistance 0.033351  [get_nets n372]
#set_load 0.131239  [get_nets n373]
#set_resistance 0.0185184  [get_nets n373]
#set_load 0.333092  [get_nets n374]
#set_resistance 0.0474802  [get_nets n374]
#set_load 0.306403  [get_nets n375]
#set_resistance 0.0436953  [get_nets n375]
#set_load 0.107416  [get_nets n376]
#set_resistance 0.0151449  [get_nets n376]
#set_load 0.379989  [get_nets n377]
#set_resistance 0.0498512  [get_nets n377]
#set_load 3.78991  [get_nets n378]
#set_resistance 0.34039  [get_nets n378]
#set_load 1.81464  [get_nets n379]
#set_resistance 0.222802  [get_nets n379]
#set_load 0.565008  [get_nets n380]
#set_resistance 0.0692925  [get_nets n380]
#set_load 0.188991  [get_nets n381]
#set_resistance 0.0233408  [get_nets n381]
#set_load 0.134792  [get_nets n382]
#set_resistance 0.0190944  [get_nets n382]
#set_load 0.324197  [get_nets n383]
#set_resistance 0.0458042  [get_nets n383]
#set_load 0.590986  [get_nets n384]
#set_resistance 0.0833482  [get_nets n384]
#set_load 3.9709  [get_nets n385]
#set_resistance 0.243495  [get_nets n385]
#set_load 0.149789  [get_nets n386]
#set_resistance 0.0211849  [get_nets n386]
#set_load 0.0923594  [get_nets n387]
#set_resistance 0.0130686  [get_nets n387]
#set_load 0.0678924  [get_nets n388]
#set_resistance 0.00971705  [get_nets n388]
#set_load 0.072076  [get_nets n389]
#set_resistance 0.0101772  [get_nets n389]
#set_load 0.0754342  [get_nets n390]
#set_resistance 0.0106641  [get_nets n390]
#set_load 0.0887684  [get_nets n391]
#set_resistance 0.0126  [get_nets n391]
#set_load 0.0355659  [get_nets n392]
#set_resistance 0.00501645  [get_nets n392]
#set_load 2.66174  [get_nets n393]
#set_resistance 0.270302  [get_nets n393]
#set_load 0.123475  [get_nets n396]
#set_resistance 0.0174275  [get_nets n396]
#set_load 4.02244  [get_nets n397]
#set_resistance 0.246629  [get_nets n397]
#set_load 0.0803627  [get_nets n398]
#set_resistance 0.0113696  [get_nets n398]
#set_load 0.0506544  [get_nets n399]
#set_resistance 0.00714724  [get_nets n399]
#set_load 4.13192  [get_nets n400]
#set_resistance 0.253166  [get_nets n400]
#set_load 0.158434  [get_nets n402]
#set_resistance 0.0224535  [get_nets n402]
#set_load 0.0843278  [get_nets n403]
#set_resistance 0.0119038  [get_nets n403]
#set_load 1.20978  [get_nets n404]
#set_resistance 0.141465  [get_nets n404]
#set_load 0.0532109  [get_nets n405]
#set_resistance 0.00763033  [get_nets n405]
#set_load 0.0621481  [get_nets n406]
#set_resistance 0.00877177  [get_nets n406]
#set_load 0.0659231  [get_nets n407]
#set_resistance 0.00933033  [get_nets n407]
#set_load 0.065994  [get_nets n408]
#set_resistance 0.00936273  [get_nets n408]
#set_load 0.0704911  [get_nets n409]
#set_resistance 0.0100071  [get_nets n409]
#set_load 0.0902025  [get_nets n410]
#set_resistance 0.0128673  [get_nets n410]
#set_load 0.144744  [get_nets n411]
#set_resistance 0.0207067  [get_nets n411]
#set_load 2.13281  [get_nets n412]
#set_resistance 0.215817  [get_nets n412]
#set_load 0.0814091  [get_nets n413]
#set_resistance 0.0115059  [get_nets n413]
#set_load 0.0734382  [get_nets n414]
#set_resistance 0.0103838  [get_nets n414]
#set_load 0.0632898  [get_nets n415]
#set_resistance 0.00892914  [get_nets n415]
#set_load 0.0610226  [get_nets n416]
#set_resistance 0.00866058  [get_nets n416]
#set_load 0.0521998  [get_nets n417]
#set_resistance 0.0074248  [get_nets n417]
#set_load 0.0683358  [get_nets n418]
#set_resistance 0.00972032  [get_nets n418]
#set_load 0.133426  [get_nets n420]
#set_resistance 0.0191348  [get_nets n420]
#set_load 0.126243  [get_nets n421]
#set_resistance 0.0181217  [get_nets n421]
#set_load 0.0827411  [get_nets n422]
#set_resistance 0.0118286  [get_nets n422]
#set_load 0.0766933  [get_nets n423]
#set_resistance 0.010945  [get_nets n423]
#set_load 1.6221  [get_nets n424]
#set_resistance 0.164307  [get_nets n424]
#set_load 0.0896993  [get_nets n427]
#set_resistance 0.0128592  [get_nets n427]
#set_load 0.039687  [get_nets n428]
#set_resistance 0.00561435  [get_nets n428]
#set_load 2.80732  [get_nets n429]
#set_resistance 0.284799  [get_nets n429]
#set_load 0.0859985  [get_nets n433]
#set_resistance 0.0121526  [get_nets n433]
#set_load 0.315228  [get_nets n434]
#set_resistance 0.0366081  [get_nets n434]
#set_load 0.594076  [get_nets n435]
#set_resistance 0.0659188  [get_nets n435]
#set_load 0.112968  [get_nets n436]
#set_resistance 0.0161432  [get_nets n436]
#set_load 0.0914774  [get_nets {tl_o[9]}]
#set_resistance 0.0130143  [get_nets {tl_o[9]}]
#set_load 0.148591  [get_nets {tl_o[10]}]
#set_resistance 0.0212595  [get_nets {tl_o[10]}]
#set_load 0.0902102  [get_nets {tl_o[11]}]
#set_resistance 0.0127813  [get_nets {tl_o[11]}]
#set_load 0.049192  [get_nets {tl_o[12]}]
#set_resistance 0.00700546  [get_nets {tl_o[12]}]
#set_load 0.0720852  [get_nets {tl_o[13]}]
#set_resistance 0.0103283  [get_nets {tl_o[13]}]
#set_load 0.0656039  [get_nets {tl_o[14]}]
#set_resistance 0.00941221  [get_nets {tl_o[14]}]
#set_load 0.0702383  [get_nets {tl_o[15]}]
#set_resistance 0.0100648  [get_nets {tl_o[15]}]
#set_load 0.107789  [get_nets {tl_o[48]}]
#set_resistance 0.0154668  [get_nets {tl_o[48]}]
#set_load 0.0748741  [get_nets {tl_o[59]}]
#set_resistance 0.0107268  [get_nets {tl_o[59]}]
#set_load 0.032323  [get_nets {tl_o[60]}]
#set_resistance 0.00462498  [get_nets {tl_o[60]}]
#set_load 0.0880447  [get_nets {tl_o[61]}]
#set_resistance 0.0125428  [get_nets {tl_o[61]}]
#set_load 0.147751  [get_nets {tl_o[63]}]
#set_resistance 0.0210502  [get_nets {tl_o[63]}]
#set_load 0.0866406  [get_nets {tl_o[64]}]
#set_resistance 0.0123395  [get_nets {tl_o[64]}]
