/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* RED */
#define RED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_0_INBUF_ENABLED 0u
#define RED_0_INIT_DRIVESTATE 0u
#define RED_0_INIT_MUXSEL 0u
#define RED_0_INPUT_SYNC 2u
#define RED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_0_NUM 3u
#define RED_0_PORT GPIO_PRT6
#define RED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_INBUF_ENABLED 0u
#define RED_INIT_DRIVESTATE 0u
#define RED_INIT_MUXSEL 0u
#define RED_INPUT_SYNC 2u
#define RED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_NUM 3u
#define RED_PORT GPIO_PRT6
#define RED_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* BLUE */
#define BLUE_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define BLUE_0_INBUF_ENABLED 0u
#define BLUE_0_INIT_DRIVESTATE 0u
#define BLUE_0_INIT_MUXSEL 0u
#define BLUE_0_INPUT_SYNC 2u
#define BLUE_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define BLUE_0_NUM 1u
#define BLUE_0_PORT GPIO_PRT7
#define BLUE_0_SLEWRATE CY_GPIO_SLEW_FAST
#define BLUE_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define BLUE_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define BLUE_INBUF_ENABLED 0u
#define BLUE_INIT_DRIVESTATE 0u
#define BLUE_INIT_MUXSEL 0u
#define BLUE_INPUT_SYNC 2u
#define BLUE_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define BLUE_NUM 1u
#define BLUE_PORT GPIO_PRT7
#define BLUE_SLEWRATE CY_GPIO_SLEW_FAST
#define BLUE_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* REF_3V */
#define REF_3V_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define REF_3V_0_INBUF_ENABLED 0u
#define REF_3V_0_INIT_DRIVESTATE 1u
#define REF_3V_0_INIT_MUXSEL 0u
#define REF_3V_0_INPUT_SYNC 2u
#define REF_3V_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define REF_3V_0_NUM 4u
#define REF_3V_0_PORT GPIO_PRT0
#define REF_3V_0_SLEWRATE CY_GPIO_SLEW_FAST
#define REF_3V_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define REF_3V_DRIVEMODE CY_GPIO_DM_ANALOG
#define REF_3V_INBUF_ENABLED 0u
#define REF_3V_INIT_DRIVESTATE 1u
#define REF_3V_INIT_MUXSEL 0u
#define REF_3V_INPUT_SYNC 2u
#define REF_3V_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define REF_3V_NUM 4u
#define REF_3V_PORT GPIO_PRT0
#define REF_3V_SLEWRATE CY_GPIO_SLEW_FAST
#define REF_3V_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW_EVM */
#define SW_EVM_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW_EVM_0_INBUF_ENABLED 0u
#define SW_EVM_0_INIT_DRIVESTATE 0u
#define SW_EVM_0_INIT_MUXSEL 0u
#define SW_EVM_0_INPUT_SYNC 2u
#define SW_EVM_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW_EVM_0_NUM 5u
#define SW_EVM_0_PORT GPIO_PRT5
#define SW_EVM_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW_EVM_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW_EVM_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW_EVM_INBUF_ENABLED 0u
#define SW_EVM_INIT_DRIVESTATE 0u
#define SW_EVM_INIT_MUXSEL 0u
#define SW_EVM_INPUT_SYNC 2u
#define SW_EVM_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW_EVM_NUM 5u
#define SW_EVM_PORT GPIO_PRT5
#define SW_EVM_SLEWRATE CY_GPIO_SLEW_FAST
#define SW_EVM_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW_ISO */
#define SW_ISO_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW_ISO_0_INBUF_ENABLED 0u
#define SW_ISO_0_INIT_DRIVESTATE 0u
#define SW_ISO_0_INIT_MUXSEL 0u
#define SW_ISO_0_INPUT_SYNC 2u
#define SW_ISO_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW_ISO_0_NUM 2u
#define SW_ISO_0_PORT GPIO_PRT5
#define SW_ISO_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW_ISO_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW_ISO_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW_ISO_INBUF_ENABLED 0u
#define SW_ISO_INIT_DRIVESTATE 0u
#define SW_ISO_INIT_MUXSEL 0u
#define SW_ISO_INPUT_SYNC 2u
#define SW_ISO_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW_ISO_NUM 2u
#define SW_ISO_PORT GPIO_PRT5
#define SW_ISO_SLEWRATE CY_GPIO_SLEW_FAST
#define SW_ISO_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW_LOAD */
#define SW_LOAD_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW_LOAD_0_INBUF_ENABLED 0u
#define SW_LOAD_0_INIT_DRIVESTATE 0u
#define SW_LOAD_0_INIT_MUXSEL 0u
#define SW_LOAD_0_INPUT_SYNC 2u
#define SW_LOAD_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW_LOAD_0_NUM 3u
#define SW_LOAD_0_PORT GPIO_PRT5
#define SW_LOAD_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW_LOAD_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW_LOAD_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW_LOAD_INBUF_ENABLED 0u
#define SW_LOAD_INIT_DRIVESTATE 0u
#define SW_LOAD_INIT_MUXSEL 0u
#define SW_LOAD_INPUT_SYNC 2u
#define SW_LOAD_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW_LOAD_NUM 3u
#define SW_LOAD_PORT GPIO_PRT5
#define SW_LOAD_SLEWRATE CY_GPIO_SLEW_FAST
#define SW_LOAD_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW_SHORT */
#define SW_SHORT_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW_SHORT_0_INBUF_ENABLED 0u
#define SW_SHORT_0_INIT_DRIVESTATE 0u
#define SW_SHORT_0_INIT_MUXSEL 0u
#define SW_SHORT_0_INPUT_SYNC 2u
#define SW_SHORT_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW_SHORT_0_NUM 4u
#define SW_SHORT_0_PORT GPIO_PRT5
#define SW_SHORT_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW_SHORT_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW_SHORT_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW_SHORT_INBUF_ENABLED 0u
#define SW_SHORT_INIT_DRIVESTATE 0u
#define SW_SHORT_INIT_MUXSEL 0u
#define SW_SHORT_INPUT_SYNC 2u
#define SW_SHORT_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW_SHORT_NUM 4u
#define SW_SHORT_PORT GPIO_PRT5
#define SW_SHORT_SLEWRATE CY_GPIO_SLEW_FAST
#define SW_SHORT_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* VDAC_Out */
#define VDAC_Out_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define VDAC_Out_0_INBUF_ENABLED 0u
#define VDAC_Out_0_INIT_DRIVESTATE 1u
#define VDAC_Out_0_INIT_MUXSEL 0u
#define VDAC_Out_0_INPUT_SYNC 2u
#define VDAC_Out_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VDAC_Out_0_NUM 2u
#define VDAC_Out_0_PORT GPIO_PRT9
#define VDAC_Out_0_SLEWRATE CY_GPIO_SLEW_FAST
#define VDAC_Out_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define VDAC_Out_DRIVEMODE CY_GPIO_DM_ANALOG
#define VDAC_Out_INBUF_ENABLED 0u
#define VDAC_Out_INIT_DRIVESTATE 1u
#define VDAC_Out_INIT_MUXSEL 0u
#define VDAC_Out_INPUT_SYNC 2u
#define VDAC_Out_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VDAC_Out_NUM 2u
#define VDAC_Out_PORT GPIO_PRT9
#define VDAC_Out_SLEWRATE CY_GPIO_SLEW_FAST
#define VDAC_Out_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* EVM_SENSE */
#define EVM_SENSE_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define EVM_SENSE_0_INBUF_ENABLED 0u
#define EVM_SENSE_0_INIT_DRIVESTATE 1u
#define EVM_SENSE_0_INIT_MUXSEL 0u
#define EVM_SENSE_0_INPUT_SYNC 2u
#define EVM_SENSE_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define EVM_SENSE_0_NUM 0u
#define EVM_SENSE_0_PORT GPIO_PRT10
#define EVM_SENSE_0_SLEWRATE CY_GPIO_SLEW_FAST
#define EVM_SENSE_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define EVM_SENSE_DRIVEMODE CY_GPIO_DM_ANALOG
#define EVM_SENSE_INBUF_ENABLED 0u
#define EVM_SENSE_INIT_DRIVESTATE 1u
#define EVM_SENSE_INIT_MUXSEL 0u
#define EVM_SENSE_INPUT_SYNC 2u
#define EVM_SENSE_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define EVM_SENSE_NUM 0u
#define EVM_SENSE_PORT GPIO_PRT10
#define EVM_SENSE_SLEWRATE CY_GPIO_SLEW_FAST
#define EVM_SENSE_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* HOWLAND_NEG_EN */
#define HOWLAND_NEG_EN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define HOWLAND_NEG_EN_0_INBUF_ENABLED 0u
#define HOWLAND_NEG_EN_0_INIT_DRIVESTATE 0u
#define HOWLAND_NEG_EN_0_INIT_MUXSEL 0u
#define HOWLAND_NEG_EN_0_INPUT_SYNC 2u
#define HOWLAND_NEG_EN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define HOWLAND_NEG_EN_0_NUM 6u
#define HOWLAND_NEG_EN_0_PORT GPIO_PRT5
#define HOWLAND_NEG_EN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define HOWLAND_NEG_EN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define HOWLAND_NEG_EN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define HOWLAND_NEG_EN_INBUF_ENABLED 0u
#define HOWLAND_NEG_EN_INIT_DRIVESTATE 0u
#define HOWLAND_NEG_EN_INIT_MUXSEL 0u
#define HOWLAND_NEG_EN_INPUT_SYNC 2u
#define HOWLAND_NEG_EN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define HOWLAND_NEG_EN_NUM 6u
#define HOWLAND_NEG_EN_PORT GPIO_PRT5
#define HOWLAND_NEG_EN_SLEWRATE CY_GPIO_SLEW_FAST
#define HOWLAND_NEG_EN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* HOWLAND_POS_EN */
#define HOWLAND_POS_EN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define HOWLAND_POS_EN_0_INBUF_ENABLED 0u
#define HOWLAND_POS_EN_0_INIT_DRIVESTATE 0u
#define HOWLAND_POS_EN_0_INIT_MUXSEL 0u
#define HOWLAND_POS_EN_0_INPUT_SYNC 2u
#define HOWLAND_POS_EN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define HOWLAND_POS_EN_0_NUM 5u
#define HOWLAND_POS_EN_0_PORT GPIO_PRT0
#define HOWLAND_POS_EN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define HOWLAND_POS_EN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define HOWLAND_POS_EN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define HOWLAND_POS_EN_INBUF_ENABLED 0u
#define HOWLAND_POS_EN_INIT_DRIVESTATE 0u
#define HOWLAND_POS_EN_INIT_MUXSEL 0u
#define HOWLAND_POS_EN_INPUT_SYNC 2u
#define HOWLAND_POS_EN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define HOWLAND_POS_EN_NUM 5u
#define HOWLAND_POS_EN_PORT GPIO_PRT0
#define HOWLAND_POS_EN_SLEWRATE CY_GPIO_SLEW_FAST
#define HOWLAND_POS_EN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
