😎 VeriLogos 😎
A project to create Verilog RTL that is grammatically and functionally correct, and optimized for PPA using LLM

📖 Description
[TBU]

⭐ Main Feature
Reinforcement Learning with Tool Feedback (RTTF)
[TBU]
💻 Getting Started
Docker Setting
# Docker image download 
[TBU]

# Docker container build 

Accelerate Setting
accelerate config --config_file <path/to/config/my_config.yaml> 
Run
accelerate launch --config_file <path/to/config/my_config.yaml> main.py  
📂 Project Structure
RTLGen
├── data
│   ├── csv
│   └── modules
├── pdk
│   └── Nangate45
└── script
    ├── ref
    └── util
