
DISPLAY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000018b4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000004c  20000000  000018b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000268  2000004c  00001900  0002004c  2**2
                  ALLOC
  3 .stack        00002004  200002b4  00001b68  0002004c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  6 .debug_info   00022ed5  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002d98  00000000  00000000  00042fa2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000d76a  00000000  00000000  00045d3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000a78  00000000  00000000  000534a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b10  00000000  00000000  00053f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000199ba  00000000  00000000  00054a2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001061b  00000000  00000000  0006e3e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000856df  00000000  00000000  0007ea01  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001be0  00000000  00000000  001040e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 22 00 20 2d 01 00 00 29 01 00 00 29 01 00 00     .". -...)...)...
	...
      2c:	29 01 00 00 00 00 00 00 00 00 00 00 29 01 00 00     )...........)...
      3c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      4c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      5c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      6c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      7c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      8c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      9c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      ac:	29 01 00 00 00 00 00 00                             ).......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000004c 	.word	0x2000004c
      d4:	00000000 	.word	0x00000000
      d8:	000018b4 	.word	0x000018b4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000050 	.word	0x20000050
     108:	000018b4 	.word	0x000018b4
     10c:	000018b4 	.word	0x000018b4
     110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     114:	b510      	push	{r4, lr}
	system_init();
     116:	4b02      	ldr	r3, [pc, #8]	; (120 <atmel_start_init+0xc>)
     118:	4798      	blx	r3
	gfx_mono_init();
     11a:	4b02      	ldr	r3, [pc, #8]	; (124 <atmel_start_init+0x10>)
     11c:	4798      	blx	r3
}
     11e:	bd10      	pop	{r4, pc}
     120:	00000311 	.word	0x00000311
     124:	00000d21 	.word	0x00000d21

00000128 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     128:	e7fe      	b.n	128 <Dummy_Handler>
	...

0000012c <Reset_Handler>:
{
     12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     12e:	4a23      	ldr	r2, [pc, #140]	; (1bc <Reset_Handler+0x90>)
     130:	4b23      	ldr	r3, [pc, #140]	; (1c0 <Reset_Handler+0x94>)
     132:	429a      	cmp	r2, r3
     134:	d009      	beq.n	14a <Reset_Handler+0x1e>
     136:	4b22      	ldr	r3, [pc, #136]	; (1c0 <Reset_Handler+0x94>)
     138:	4a20      	ldr	r2, [pc, #128]	; (1bc <Reset_Handler+0x90>)
     13a:	e003      	b.n	144 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     13c:	6811      	ldr	r1, [r2, #0]
     13e:	6019      	str	r1, [r3, #0]
     140:	3304      	adds	r3, #4
     142:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     144:	491f      	ldr	r1, [pc, #124]	; (1c4 <Reset_Handler+0x98>)
     146:	428b      	cmp	r3, r1
     148:	d3f8      	bcc.n	13c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     14a:	4b1f      	ldr	r3, [pc, #124]	; (1c8 <Reset_Handler+0x9c>)
     14c:	e002      	b.n	154 <Reset_Handler+0x28>
                *pDest++ = 0;
     14e:	2200      	movs	r2, #0
     150:	601a      	str	r2, [r3, #0]
     152:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     154:	4a1d      	ldr	r2, [pc, #116]	; (1cc <Reset_Handler+0xa0>)
     156:	4293      	cmp	r3, r2
     158:	d3f9      	bcc.n	14e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     15a:	4a1d      	ldr	r2, [pc, #116]	; (1d0 <Reset_Handler+0xa4>)
     15c:	21ff      	movs	r1, #255	; 0xff
     15e:	4b1d      	ldr	r3, [pc, #116]	; (1d4 <Reset_Handler+0xa8>)
     160:	438b      	bics	r3, r1
     162:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     164:	39fd      	subs	r1, #253	; 0xfd
     166:	2390      	movs	r3, #144	; 0x90
     168:	005b      	lsls	r3, r3, #1
     16a:	4a1b      	ldr	r2, [pc, #108]	; (1d8 <Reset_Handler+0xac>)
     16c:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     16e:	4a1b      	ldr	r2, [pc, #108]	; (1dc <Reset_Handler+0xb0>)
     170:	78d3      	ldrb	r3, [r2, #3]
     172:	2503      	movs	r5, #3
     174:	43ab      	bics	r3, r5
     176:	2402      	movs	r4, #2
     178:	4323      	orrs	r3, r4
     17a:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     17c:	78d3      	ldrb	r3, [r2, #3]
     17e:	270c      	movs	r7, #12
     180:	43bb      	bics	r3, r7
     182:	2608      	movs	r6, #8
     184:	4333      	orrs	r3, r6
     186:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     188:	4b15      	ldr	r3, [pc, #84]	; (1e0 <Reset_Handler+0xb4>)
     18a:	7b98      	ldrb	r0, [r3, #14]
     18c:	2230      	movs	r2, #48	; 0x30
     18e:	4390      	bics	r0, r2
     190:	2220      	movs	r2, #32
     192:	4310      	orrs	r0, r2
     194:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     196:	7b99      	ldrb	r1, [r3, #14]
     198:	43b9      	bics	r1, r7
     19a:	4331      	orrs	r1, r6
     19c:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     19e:	7b9a      	ldrb	r2, [r3, #14]
     1a0:	43aa      	bics	r2, r5
     1a2:	4322      	orrs	r2, r4
     1a4:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1a6:	4a0f      	ldr	r2, [pc, #60]	; (1e4 <Reset_Handler+0xb8>)
     1a8:	6851      	ldr	r1, [r2, #4]
     1aa:	2380      	movs	r3, #128	; 0x80
     1ac:	430b      	orrs	r3, r1
     1ae:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1b0:	4b0d      	ldr	r3, [pc, #52]	; (1e8 <Reset_Handler+0xbc>)
     1b2:	4798      	blx	r3
        main();
     1b4:	4b0d      	ldr	r3, [pc, #52]	; (1ec <Reset_Handler+0xc0>)
     1b6:	4798      	blx	r3
     1b8:	e7fe      	b.n	1b8 <Reset_Handler+0x8c>
     1ba:	46c0      	nop			; (mov r8, r8)
     1bc:	000018b4 	.word	0x000018b4
     1c0:	20000000 	.word	0x20000000
     1c4:	2000004c 	.word	0x2000004c
     1c8:	2000004c 	.word	0x2000004c
     1cc:	200002b4 	.word	0x200002b4
     1d0:	e000ed00 	.word	0xe000ed00
     1d4:	00000000 	.word	0x00000000
     1d8:	41007000 	.word	0x41007000
     1dc:	41005000 	.word	0x41005000
     1e0:	41004800 	.word	0x41004800
     1e4:	41004000 	.word	0x41004000
     1e8:	00001509 	.word	0x00001509
     1ec:	00001385 	.word	0x00001385

000001f0 <DISPLAY_SPI_PORT_init>:
#include <hpl_pm_base.h>

struct spi_m_sync_descriptor DISPLAY_SPI;

void DISPLAY_SPI_PORT_init(void)
{
     1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f2:	46d6      	mov	lr, sl
     1f4:	464f      	mov	r7, r9
     1f6:	4646      	mov	r6, r8
     1f8:	b5c0      	push	{r6, r7, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     1fa:	25c0      	movs	r5, #192	; 0xc0
     1fc:	05ed      	lsls	r5, r5, #23
     1fe:	2280      	movs	r2, #128	; 0x80
     200:	0252      	lsls	r2, r2, #9
     202:	2384      	movs	r3, #132	; 0x84
     204:	50ea      	str	r2, [r5, r3]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     206:	4b2b      	ldr	r3, [pc, #172]	; (2b4 <DISPLAY_SPI_PORT_init+0xc4>)
     208:	24a8      	movs	r4, #168	; 0xa8
     20a:	4a2b      	ldr	r2, [pc, #172]	; (2b8 <DISPLAY_SPI_PORT_init+0xc8>)
     20c:	511a      	str	r2, [r3, r4]
     20e:	4a2b      	ldr	r2, [pc, #172]	; (2bc <DISPLAY_SPI_PORT_init+0xcc>)
     210:	511a      	str	r2, [r3, r4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     212:	21d0      	movs	r1, #208	; 0xd0
     214:	5c5a      	ldrb	r2, [r3, r1]
     216:	2004      	movs	r0, #4
     218:	4382      	bics	r2, r0
     21a:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     21c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     21e:	2701      	movs	r7, #1
     220:	43ba      	bics	r2, r7
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     222:	2601      	movs	r6, #1
     224:	4332      	orrs	r2, r6
     226:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     228:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     22a:	3918      	subs	r1, #24
     22c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     22e:	300b      	adds	r0, #11
     230:	4681      	mov	r9, r0
     232:	4382      	bics	r2, r0
	tmp |= PORT_PMUX_PMUXE(data);
     234:	2002      	movs	r0, #2
     236:	4302      	orrs	r2, r0
     238:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     23a:	545a      	strb	r2, [r3, r1]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     23c:	2294      	movs	r2, #148	; 0x94
     23e:	4690      	mov	r8, r2
     240:	2280      	movs	r2, #128	; 0x80
     242:	03d2      	lsls	r2, r2, #15
     244:	4641      	mov	r1, r8
     246:	506a      	str	r2, [r5, r1]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     248:	390c      	subs	r1, #12
     24a:	468c      	mov	ip, r1
     24c:	506a      	str	r2, [r5, r1]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     24e:	2280      	movs	r2, #128	; 0x80
     250:	05d2      	lsls	r2, r2, #23
     252:	4692      	mov	sl, r2
     254:	511a      	str	r2, [r3, r4]
     256:	491a      	ldr	r1, [pc, #104]	; (2c0 <DISPLAY_SPI_PORT_init+0xd0>)
     258:	5119      	str	r1, [r3, r4]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     25a:	20d6      	movs	r0, #214	; 0xd6
     25c:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     25e:	43b9      	bics	r1, r7
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     260:	4331      	orrs	r1, r6
     262:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     264:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     266:	381b      	subs	r0, #27
     268:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     26a:	464a      	mov	r2, r9
     26c:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     26e:	2203      	movs	r2, #3
     270:	4691      	mov	r9, r2
     272:	464a      	mov	r2, r9
     274:	4311      	orrs	r1, r2
     276:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     278:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     27a:	2180      	movs	r1, #128	; 0x80
     27c:	0409      	lsls	r1, r1, #16
     27e:	4642      	mov	r2, r8
     280:	50a9      	str	r1, [r5, r2]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     282:	4662      	mov	r2, ip
     284:	50a9      	str	r1, [r5, r2]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     286:	4652      	mov	r2, sl
     288:	511a      	str	r2, [r3, r4]
     28a:	4a0e      	ldr	r2, [pc, #56]	; (2c4 <DISPLAY_SPI_PORT_init+0xd4>)
     28c:	511a      	str	r2, [r3, r4]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     28e:	21d7      	movs	r1, #215	; 0xd7
     290:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     292:	43ba      	bics	r2, r7
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     294:	4332      	orrs	r2, r6
     296:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     298:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     29a:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     29c:	39c8      	subs	r1, #200	; 0xc8
     29e:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     2a0:	2130      	movs	r1, #48	; 0x30
     2a2:	430a      	orrs	r2, r1
     2a4:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2a6:	541a      	strb	r2, [r3, r0]

	// Set pin direction to output
	gpio_set_pin_direction(PB23, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PB23, PINMUX_PB23D_SERCOM5_PAD3);
}
     2a8:	bc1c      	pop	{r2, r3, r4}
     2aa:	4690      	mov	r8, r2
     2ac:	4699      	mov	r9, r3
     2ae:	46a2      	mov	sl, r4
     2b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2b2:	46c0      	nop			; (mov r8, r8)
     2b4:	41004400 	.word	0x41004400
     2b8:	40020000 	.word	0x40020000
     2bc:	c0020001 	.word	0xc0020001
     2c0:	c0000040 	.word	0xc0000040
     2c4:	c0000080 	.word	0xc0000080

000002c8 <DISPLAY_SPI_CLOCK_init>:
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     2c8:	4a04      	ldr	r2, [pc, #16]	; (2dc <DISPLAY_SPI_CLOCK_init+0x14>)
     2ca:	6a13      	ldr	r3, [r2, #32]
     2cc:	2180      	movs	r1, #128	; 0x80
     2ce:	430b      	orrs	r3, r1
     2d0:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     2d2:	4a03      	ldr	r2, [pc, #12]	; (2e0 <DISPLAY_SPI_CLOCK_init+0x18>)
     2d4:	4b03      	ldr	r3, [pc, #12]	; (2e4 <DISPLAY_SPI_CLOCK_init+0x1c>)
     2d6:	805a      	strh	r2, [r3, #2]

void DISPLAY_SPI_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM5);
	_gclk_enable_channel(SERCOM5_GCLK_ID_CORE, CONF_GCLK_SERCOM5_CORE_SRC);
}
     2d8:	4770      	bx	lr
     2da:	46c0      	nop			; (mov r8, r8)
     2dc:	40000400 	.word	0x40000400
     2e0:	00004019 	.word	0x00004019
     2e4:	40000c00 	.word	0x40000c00

000002e8 <DISPLAY_SPI_init>:

void DISPLAY_SPI_init(void)
{
     2e8:	b510      	push	{r4, lr}
	DISPLAY_SPI_CLOCK_init();
     2ea:	4b04      	ldr	r3, [pc, #16]	; (2fc <DISPLAY_SPI_init+0x14>)
     2ec:	4798      	blx	r3
	spi_m_sync_init(&DISPLAY_SPI, SERCOM5);
     2ee:	4904      	ldr	r1, [pc, #16]	; (300 <DISPLAY_SPI_init+0x18>)
     2f0:	4804      	ldr	r0, [pc, #16]	; (304 <DISPLAY_SPI_init+0x1c>)
     2f2:	4b05      	ldr	r3, [pc, #20]	; (308 <DISPLAY_SPI_init+0x20>)
     2f4:	4798      	blx	r3
	DISPLAY_SPI_PORT_init();
     2f6:	4b05      	ldr	r3, [pc, #20]	; (30c <DISPLAY_SPI_init+0x24>)
     2f8:	4798      	blx	r3
}
     2fa:	bd10      	pop	{r4, pc}
     2fc:	000002c9 	.word	0x000002c9
     300:	42001c00 	.word	0x42001c00
     304:	20000294 	.word	0x20000294
     308:	00000dd9 	.word	0x00000dd9
     30c:	000001f1 	.word	0x000001f1

00000310 <system_init>:

void system_init(void)
{
     310:	b5f0      	push	{r4, r5, r6, r7, lr}
     312:	46c6      	mov	lr, r8
     314:	b500      	push	{lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     316:	4b1b      	ldr	r3, [pc, #108]	; (384 <system_init+0x74>)
     318:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     31a:	21c0      	movs	r1, #192	; 0xc0
     31c:	05c9      	lsls	r1, r1, #23
     31e:	2694      	movs	r6, #148	; 0x94
     320:	2380      	movs	r3, #128	; 0x80
     322:	051b      	lsls	r3, r3, #20
     324:	518b      	str	r3, [r1, r6]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     326:	2588      	movs	r5, #136	; 0x88
     328:	514b      	str	r3, [r1, r5]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     32a:	4b17      	ldr	r3, [pc, #92]	; (388 <system_init+0x78>)
     32c:	22a8      	movs	r2, #168	; 0xa8
     32e:	2080      	movs	r0, #128	; 0x80
     330:	05c0      	lsls	r0, r0, #23
     332:	5098      	str	r0, [r3, r2]
     334:	4c15      	ldr	r4, [pc, #84]	; (38c <system_init+0x7c>)
     336:	509c      	str	r4, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     338:	24db      	movs	r4, #219	; 0xdb
     33a:	46a4      	mov	ip, r4
     33c:	5d1f      	ldrb	r7, [r3, r4]
	tmp &= ~PORT_PINCFG_PMUXEN;
     33e:	3cda      	subs	r4, #218	; 0xda
     340:	46a0      	mov	r8, r4
     342:	43a7      	bics	r7, r4
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     344:	4664      	mov	r4, ip
     346:	551f      	strb	r7, [r3, r4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     348:	2780      	movs	r7, #128	; 0x80
     34a:	02bf      	lsls	r7, r7, #10
     34c:	518f      	str	r7, [r1, r6]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     34e:	514f      	str	r7, [r1, r5]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     350:	5098      	str	r0, [r3, r2]
     352:	4f0f      	ldr	r7, [pc, #60]	; (390 <system_init+0x80>)
     354:	509f      	str	r7, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     356:	3c0a      	subs	r4, #10
     358:	46a4      	mov	ip, r4
     35a:	5d1f      	ldrb	r7, [r3, r4]
	tmp &= ~PORT_PINCFG_PMUXEN;
     35c:	4644      	mov	r4, r8
     35e:	43a7      	bics	r7, r4
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     360:	4664      	mov	r4, ip
     362:	551f      	strb	r7, [r3, r4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     364:	5188      	str	r0, [r1, r6]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     366:	5148      	str	r0, [r1, r5]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     368:	5098      	str	r0, [r3, r2]
     36a:	490a      	ldr	r1, [pc, #40]	; (394 <system_init+0x84>)
     36c:	5099      	str	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     36e:	21de      	movs	r1, #222	; 0xde
     370:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     372:	4640      	mov	r0, r8
     374:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     376:	545a      	strb	r2, [r3, r1]
	// Set pin direction to output
	gpio_set_pin_direction(DC_PIN, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(DC_PIN, GPIO_PIN_FUNCTION_OFF);

	DISPLAY_SPI_init();
     378:	4b07      	ldr	r3, [pc, #28]	; (398 <system_init+0x88>)
     37a:	4798      	blx	r3
}
     37c:	bc04      	pop	{r2}
     37e:	4690      	mov	r8, r2
     380:	bdf0      	pop	{r4, r5, r6, r7, pc}
     382:	46c0      	nop			; (mov r8, r8)
     384:	00000f45 	.word	0x00000f45
     388:	41004400 	.word	0x41004400
     38c:	c0000800 	.word	0xc0000800
     390:	c0000002 	.word	0xc0000002
     394:	c0004000 	.word	0xc0004000
     398:	000002e9 	.word	0x000002e9

0000039c <display_mono_construct>:
 */
struct display_mono *display_mono_construct(struct display_mono *const me, struct display_ctrl_mono *const dc,
                                            const gfx_coord_t width, const gfx_coord_t height,
                                            struct display_mono_interface *const interface)
{
	me->dc        = dc;
     39c:	6001      	str	r1, [r0, #0]
	me->width     = width;
     39e:	7102      	strb	r2, [r0, #4]
	me->height    = height;
     3a0:	7143      	strb	r3, [r0, #5]
	me->interface = interface;
     3a2:	9b00      	ldr	r3, [sp, #0]
     3a4:	6083      	str	r3, [r0, #8]

	return me;
}
     3a6:	4770      	bx	lr

000003a8 <display_mono_put_byte>:
/**
 * \brief Put a byte to the display controller RAM
 */
void display_mono_put_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                           const uint8_t data)
{
     3a8:	b570      	push	{r4, r5, r6, lr}
     3aa:	0004      	movs	r4, r0
     3ac:	0016      	movs	r6, r2
     3ae:	001d      	movs	r5, r3
	me->dc->interface->set_page_address(me->dc, page);
     3b0:	6800      	ldr	r0, [r0, #0]
     3b2:	6843      	ldr	r3, [r0, #4]
     3b4:	689b      	ldr	r3, [r3, #8]
     3b6:	4798      	blx	r3
	me->dc->interface->set_column_address(me->dc, column);
     3b8:	6820      	ldr	r0, [r4, #0]
     3ba:	6843      	ldr	r3, [r0, #4]
     3bc:	68db      	ldr	r3, [r3, #12]
     3be:	0031      	movs	r1, r6
     3c0:	4798      	blx	r3
	me->dc->interface->write_data(me->dc, data);
     3c2:	6820      	ldr	r0, [r4, #0]
     3c4:	6843      	ldr	r3, [r0, #4]
     3c6:	681b      	ldr	r3, [r3, #0]
     3c8:	0029      	movs	r1, r5
     3ca:	4798      	blx	r3
}
     3cc:	bd70      	pop	{r4, r5, r6, pc}

000003ce <display_mono_mask_byte>:
/**
 * \brief Read/Modify/Write a byte on the display controller
 */
void display_mono_mask_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                            const enum gfx_mono_color pixel_mask, const enum gfx_mono_color color)
{
     3ce:	b5f0      	push	{r4, r5, r6, r7, lr}
     3d0:	b083      	sub	sp, #12
     3d2:	0004      	movs	r4, r0
     3d4:	9101      	str	r1, [sp, #4]
     3d6:	0016      	movs	r6, r2
     3d8:	001d      	movs	r5, r3
     3da:	ab08      	add	r3, sp, #32
     3dc:	781f      	ldrb	r7, [r3, #0]
	uint8_t temp = me->interface->get_byte(me, page, column);
     3de:	6883      	ldr	r3, [r0, #8]
     3e0:	681b      	ldr	r3, [r3, #0]
     3e2:	4798      	blx	r3
     3e4:	0003      	movs	r3, r0

	switch (color) {
     3e6:	2f01      	cmp	r7, #1
     3e8:	d00b      	beq.n	402 <display_mono_mask_byte+0x34>
     3ea:	2f00      	cmp	r7, #0
     3ec:	d00c      	beq.n	408 <display_mono_mask_byte+0x3a>
     3ee:	2f02      	cmp	r7, #2
     3f0:	d00d      	beq.n	40e <display_mono_mask_byte+0x40>

	default:
		break;
	}

	me->interface->put_byte(me, page, column, temp);
     3f2:	68a2      	ldr	r2, [r4, #8]
     3f4:	6857      	ldr	r7, [r2, #4]
     3f6:	0032      	movs	r2, r6
     3f8:	9901      	ldr	r1, [sp, #4]
     3fa:	0020      	movs	r0, r4
     3fc:	47b8      	blx	r7
}
     3fe:	b003      	add	sp, #12
     400:	bdf0      	pop	{r4, r5, r6, r7, pc}
		temp |= (uint8_t)pixel_mask;
     402:	4328      	orrs	r0, r5
     404:	b2c3      	uxtb	r3, r0
		break;
     406:	e7f4      	b.n	3f2 <display_mono_mask_byte+0x24>
		temp &= ~(uint8_t)pixel_mask;
     408:	43a8      	bics	r0, r5
     40a:	b2c3      	uxtb	r3, r0
		break;
     40c:	e7f1      	b.n	3f2 <display_mono_mask_byte+0x24>
		temp ^= (uint8_t)pixel_mask;
     40e:	4068      	eors	r0, r5
     410:	b2c3      	uxtb	r3, r0
		break;
     412:	e7ee      	b.n	3f2 <display_mono_mask_byte+0x24>

00000414 <display_mono_draw_pixel>:
 * \brief Draw pixel to screen
 */
void display_mono_draw_pixel(const struct display_mono *const me, const gfx_coord_t x, const gfx_coord_t y,
                             const enum gfx_mono_color color, const gfx_coord_t width, const gfx_coord_t height,
                             const uint8_t pixels)
{
     414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     416:	46ce      	mov	lr, r9
     418:	4647      	mov	r7, r8
     41a:	b580      	push	{r7, lr}
     41c:	0007      	movs	r7, r0
     41e:	000d      	movs	r5, r1
     420:	0014      	movs	r4, r2
     422:	001e      	movs	r6, r3
     424:	ab08      	add	r3, sp, #32
     426:	781b      	ldrb	r3, [r3, #0]
     428:	aa09      	add	r2, sp, #36	; 0x24
     42a:	7812      	ldrb	r2, [r2, #0]
     42c:	a90a      	add	r1, sp, #40	; 0x28
     42e:	7809      	ldrb	r1, [r1, #0]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > width - 1) || (y > height - 1)) {
     430:	3b01      	subs	r3, #1
     432:	429d      	cmp	r5, r3
     434:	dc02      	bgt.n	43c <display_mono_draw_pixel+0x28>
     436:	3a01      	subs	r2, #1
     438:	4294      	cmp	r4, r2
     43a:	dd03      	ble.n	444 <display_mono_draw_pixel+0x30>
	default:
		break;
	}

	me->interface->put_byte(me, page, x, pixel_value);
}
     43c:	bc0c      	pop	{r2, r3}
     43e:	4690      	mov	r8, r2
     440:	4699      	mov	r9, r3
     442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	page       = y / pixels;
     444:	0020      	movs	r0, r4
     446:	4b15      	ldr	r3, [pc, #84]	; (49c <display_mono_draw_pixel+0x88>)
     448:	4798      	blx	r3
     44a:	b2c3      	uxtb	r3, r0
     44c:	4698      	mov	r8, r3
	pixel_mask = (1 << (y - (page * 8)));
     44e:	00db      	lsls	r3, r3, #3
     450:	1ae4      	subs	r4, r4, r3
     452:	2301      	movs	r3, #1
     454:	40a3      	lsls	r3, r4
     456:	001c      	movs	r4, r3
     458:	b2db      	uxtb	r3, r3
     45a:	4699      	mov	r9, r3
	pixel_value = me->interface->get_byte(me, page, x);
     45c:	68bb      	ldr	r3, [r7, #8]
     45e:	681b      	ldr	r3, [r3, #0]
     460:	002a      	movs	r2, r5
     462:	4641      	mov	r1, r8
     464:	0038      	movs	r0, r7
     466:	4798      	blx	r3
     468:	0003      	movs	r3, r0
	switch (color) {
     46a:	2e01      	cmp	r6, #1
     46c:	d00a      	beq.n	484 <display_mono_draw_pixel+0x70>
     46e:	2e00      	cmp	r6, #0
     470:	d00c      	beq.n	48c <display_mono_draw_pixel+0x78>
     472:	2e02      	cmp	r6, #2
     474:	d00d      	beq.n	492 <display_mono_draw_pixel+0x7e>
	me->interface->put_byte(me, page, x, pixel_value);
     476:	68ba      	ldr	r2, [r7, #8]
     478:	6854      	ldr	r4, [r2, #4]
     47a:	002a      	movs	r2, r5
     47c:	4641      	mov	r1, r8
     47e:	0038      	movs	r0, r7
     480:	47a0      	blx	r4
     482:	e7db      	b.n	43c <display_mono_draw_pixel+0x28>
		pixel_value |= pixel_mask;
     484:	464b      	mov	r3, r9
     486:	4303      	orrs	r3, r0
     488:	b2db      	uxtb	r3, r3
		break;
     48a:	e7f4      	b.n	476 <display_mono_draw_pixel+0x62>
		pixel_value &= ~pixel_mask;
     48c:	43a0      	bics	r0, r4
     48e:	b2c3      	uxtb	r3, r0
		break;
     490:	e7f1      	b.n	476 <display_mono_draw_pixel+0x62>
		pixel_value ^= pixel_mask;
     492:	464b      	mov	r3, r9
     494:	4043      	eors	r3, r0
     496:	b2db      	uxtb	r3, r3
		break;
     498:	e7ed      	b.n	476 <display_mono_draw_pixel+0x62>
     49a:	46c0      	nop			; (mov r8, r8)
     49c:	000013f1 	.word	0x000013f1

000004a0 <display_mono_put_page>:
/**
 * \brief Put a page from RAM to the display controller.
 */
void display_mono_put_page(const struct display_mono *const me, const enum gfx_mono_color *data, const gfx_coord_t page,
                           const gfx_coord_t page_offset, gfx_coord_t width)
{
     4a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     4a2:	0007      	movs	r7, r0
     4a4:	000d      	movs	r5, r1
     4a6:	001e      	movs	r6, r3
     4a8:	ab06      	add	r3, sp, #24
     4aa:	781c      	ldrb	r4, [r3, #0]
	me->dc->interface->set_page_address(me->dc, page);
     4ac:	6800      	ldr	r0, [r0, #0]
     4ae:	6843      	ldr	r3, [r0, #4]
     4b0:	689b      	ldr	r3, [r3, #8]
     4b2:	0011      	movs	r1, r2
     4b4:	4798      	blx	r3
	me->dc->interface->set_column_address(me->dc, page_offset);
     4b6:	6838      	ldr	r0, [r7, #0]
     4b8:	6843      	ldr	r3, [r0, #4]
     4ba:	68db      	ldr	r3, [r3, #12]
     4bc:	0031      	movs	r1, r6
     4be:	4798      	blx	r3

	do {
		me->dc->interface->write_data(me->dc, *data++);
     4c0:	6838      	ldr	r0, [r7, #0]
     4c2:	6843      	ldr	r3, [r0, #4]
     4c4:	681b      	ldr	r3, [r3, #0]
     4c6:	1c6e      	adds	r6, r5, #1
     4c8:	7829      	ldrb	r1, [r5, #0]
     4ca:	4798      	blx	r3
	} while (--width);
     4cc:	3c01      	subs	r4, #1
     4ce:	b2e4      	uxtb	r4, r4
		me->dc->interface->write_data(me->dc, *data++);
     4d0:	0035      	movs	r5, r6
	} while (--width);
     4d2:	2c00      	cmp	r4, #0
     4d4:	d1f4      	bne.n	4c0 <display_mono_put_page+0x20>
}
     4d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000004d8 <display_mono_init>:

/**
 * \brief Initialize abstract display controller and abstract display.
 */
void display_mono_init(const struct display_mono *const me, const gfx_coord_t width, const uint8_t pages)
{
     4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     4da:	46ce      	mov	lr, r9
     4dc:	4647      	mov	r7, r8
     4de:	b580      	push	{r7, lr}
     4e0:	0005      	movs	r5, r0
     4e2:	4688      	mov	r8, r1
     4e4:	4691      	mov	r9, r2
	uint8_t page = 0;

	if (me->dc) {
     4e6:	6800      	ldr	r0, [r0, #0]
     4e8:	2800      	cmp	r0, #0
     4ea:	d003      	beq.n	4f4 <display_mono_init+0x1c>
		me->dc->interface->set_start_line_address(me->dc, 0);
     4ec:	6843      	ldr	r3, [r0, #4]
     4ee:	691b      	ldr	r3, [r3, #16]
     4f0:	2100      	movs	r1, #0
     4f2:	4798      	blx	r3
     4f4:	2600      	movs	r6, #0
     4f6:	e00c      	b.n	512 <display_mono_init+0x3a>
	}
	for (; page < pages; page++) {
		uint8_t column = 0;

		for (; column < width; column++) {
			me->interface->put_byte(me, page, column, 0x00);
     4f8:	68ab      	ldr	r3, [r5, #8]
     4fa:	685f      	ldr	r7, [r3, #4]
     4fc:	2300      	movs	r3, #0
     4fe:	0022      	movs	r2, r4
     500:	0031      	movs	r1, r6
     502:	0028      	movs	r0, r5
     504:	47b8      	blx	r7
		for (; column < width; column++) {
     506:	3401      	adds	r4, #1
     508:	b2e4      	uxtb	r4, r4
     50a:	4544      	cmp	r4, r8
     50c:	d3f4      	bcc.n	4f8 <display_mono_init+0x20>
	for (; page < pages; page++) {
     50e:	3601      	adds	r6, #1
     510:	b2f6      	uxtb	r6, r6
     512:	454e      	cmp	r6, r9
     514:	d201      	bcs.n	51a <display_mono_init+0x42>
     516:	2400      	movs	r4, #0
     518:	e7f7      	b.n	50a <display_mono_init+0x32>
		}
	}
}
     51a:	bc0c      	pop	{r2, r3}
     51c:	4690      	mov	r8, r2
     51e:	4699      	mov	r9, r3
     520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00000522 <framebuffer_put_page>:
/**
 * \brief Put a page from RAM to the buffer in RAM.
 */
void framebuffer_put_page(const struct display_mono *const me, const enum gfx_mono_color *const data,
                          const gfx_coord_t page, const gfx_coord_t page_offset, gfx_coord_t width)
{
     522:	b530      	push	{r4, r5, lr}
     524:	ac03      	add	r4, sp, #12
     526:	7824      	ldrb	r4, [r4, #0]
	const struct framebuffer * disp           = (const struct framebuffer *)me;
	const enum gfx_mono_color *data_pt        = data;
	gfx_coord_t *              framebuffer_pt = disp->fbpointer + ((page * disp->parent.width) + page_offset);
     528:	68c5      	ldr	r5, [r0, #12]
     52a:	7900      	ldrb	r0, [r0, #4]
     52c:	4342      	muls	r2, r0
     52e:	189b      	adds	r3, r3, r2
     530:	18eb      	adds	r3, r5, r3

	do {
		*framebuffer_pt++ = *data_pt++;
     532:	780a      	ldrb	r2, [r1, #0]
     534:	701a      	strb	r2, [r3, #0]
	} while (--width > 0);
     536:	3c01      	subs	r4, #1
     538:	b2e4      	uxtb	r4, r4
		*framebuffer_pt++ = *data_pt++;
     53a:	3101      	adds	r1, #1
     53c:	3301      	adds	r3, #1
	} while (--width > 0);
     53e:	2c00      	cmp	r4, #0
     540:	d1f7      	bne.n	532 <framebuffer_put_page+0x10>
}
     542:	bd30      	pop	{r4, r5, pc}

00000544 <framebuffer_put_byte>:
/**
 * \brief Put a byte to the buffer in RAM
 */
void framebuffer_put_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                          const uint8_t data)
{
     544:	b510      	push	{r4, lr}
	const struct framebuffer *disp = (const struct framebuffer *)me;

	*(disp->fbpointer + (page * disp->parent.width) + column) = data;
     546:	68c4      	ldr	r4, [r0, #12]
     548:	7900      	ldrb	r0, [r0, #4]
     54a:	4341      	muls	r1, r0
     54c:	1852      	adds	r2, r2, r1
     54e:	54a3      	strb	r3, [r4, r2]
}
     550:	bd10      	pop	{r4, pc}

00000552 <framebuffer_get_byte>:

/**
 * \brief Get a byte from the buffer in RAM
 */
uint8_t framebuffer_get_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column)
{
     552:	b510      	push	{r4, lr}
	const struct framebuffer *disp = (const struct framebuffer *)me;

	return *(disp->fbpointer + (page * disp->parent.width) + column);
     554:	68c4      	ldr	r4, [r0, #12]
     556:	7903      	ldrb	r3, [r0, #4]
     558:	4359      	muls	r1, r3
     55a:	1852      	adds	r2, r2, r1
     55c:	5ca0      	ldrb	r0, [r4, r2]
}
     55e:	bd10      	pop	{r4, pc}

00000560 <framebuffer_draw_pixel>:
{
     560:	b510      	push	{r4, lr}
     562:	b084      	sub	sp, #16
	display_mono_draw_pixel(&disp->parent, x, y, color, disp->parent.width, disp->parent.height, 8);
     564:	2408      	movs	r4, #8
     566:	9402      	str	r4, [sp, #8]
     568:	7944      	ldrb	r4, [r0, #5]
     56a:	9401      	str	r4, [sp, #4]
     56c:	7904      	ldrb	r4, [r0, #4]
     56e:	9400      	str	r4, [sp, #0]
     570:	4c01      	ldr	r4, [pc, #4]	; (578 <framebuffer_draw_pixel+0x18>)
     572:	47a0      	blx	r4
}
     574:	b004      	add	sp, #16
     576:	bd10      	pop	{r4, pc}
     578:	00000415 	.word	0x00000415

0000057c <framebuffer_mask_byte>:
/**
 * \brief Read/Modify/Write a byte on the buffer in RAM
 */
void framebuffer_mask_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                           const enum gfx_mono_color pixel_mask, const enum gfx_mono_color color)
{
     57c:	b510      	push	{r4, lr}
     57e:	b082      	sub	sp, #8
     580:	ac04      	add	r4, sp, #16
     582:	7824      	ldrb	r4, [r4, #0]
	const struct framebuffer *disp = (const struct framebuffer *)me;

	display_mono_mask_byte(&disp->parent, page, column, pixel_mask, color);
     584:	9400      	str	r4, [sp, #0]
     586:	4c02      	ldr	r4, [pc, #8]	; (590 <framebuffer_mask_byte+0x14>)
     588:	47a0      	blx	r4
}
     58a:	b002      	add	sp, #8
     58c:	bd10      	pop	{r4, pc}
     58e:	46c0      	nop			; (mov r8, r8)
     590:	000003cf 	.word	0x000003cf

00000594 <framebuffer_construct>:
{
     594:	b570      	push	{r4, r5, r6, lr}
     596:	b082      	sub	sp, #8
     598:	0004      	movs	r4, r0
     59a:	000d      	movs	r5, r1
	display_mono_construct(&display->parent, NULL, width, height, &framebuffer_interface);
     59c:	4904      	ldr	r1, [pc, #16]	; (5b0 <framebuffer_construct+0x1c>)
     59e:	9100      	str	r1, [sp, #0]
     5a0:	2100      	movs	r1, #0
     5a2:	4e04      	ldr	r6, [pc, #16]	; (5b4 <framebuffer_construct+0x20>)
     5a4:	47b0      	blx	r6
	display->fbpointer = framebuffer;
     5a6:	60e5      	str	r5, [r4, #12]
}
     5a8:	0020      	movs	r0, r4
     5aa:	b002      	add	sp, #8
     5ac:	bd70      	pop	{r4, r5, r6, pc}
     5ae:	46c0      	nop			; (mov r8, r8)
     5b0:	20000000 	.word	0x20000000
     5b4:	0000039d 	.word	0x0000039d

000005b8 <ug2832hsweg04_put_page>:
/**
 * \brief Put a page from RAM to the display controller.
 */
void ug2832hsweg04_put_page(const struct display_mono *const me, const enum gfx_mono_color *data,
                            const gfx_coord_t page, const gfx_coord_t page_offset, const gfx_coord_t width)
{
     5b8:	b5f0      	push	{r4, r5, r6, r7, lr}
     5ba:	b085      	sub	sp, #20
     5bc:	0004      	movs	r4, r0
     5be:	001f      	movs	r7, r3
     5c0:	ab0a      	add	r3, sp, #40	; 0x28
     5c2:	781d      	ldrb	r5, [r3, #0]
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

#if CONF_UG2832HSWEG04_FRAMEBUFFER == 1
	framebuffer_put_page(&disp->framebuffer.parent, data, page, page_offset, width);
     5c4:	3018      	adds	r0, #24
     5c6:	9500      	str	r5, [sp, #0]
     5c8:	003b      	movs	r3, r7
     5ca:	9203      	str	r2, [sp, #12]
     5cc:	9102      	str	r1, [sp, #8]
     5ce:	4e05      	ldr	r6, [pc, #20]	; (5e4 <ug2832hsweg04_put_page+0x2c>)
     5d0:	47b0      	blx	r6
#endif
	display_mono_put_page(&disp->parent, data, page, page_offset, width);
     5d2:	9500      	str	r5, [sp, #0]
     5d4:	003b      	movs	r3, r7
     5d6:	9a03      	ldr	r2, [sp, #12]
     5d8:	9902      	ldr	r1, [sp, #8]
     5da:	0020      	movs	r0, r4
     5dc:	4c02      	ldr	r4, [pc, #8]	; (5e8 <ug2832hsweg04_put_page+0x30>)
     5de:	47a0      	blx	r4
}
     5e0:	b005      	add	sp, #20
     5e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5e4:	00000523 	.word	0x00000523
     5e8:	000004a1 	.word	0x000004a1

000005ec <ug2832hsweg04_draw_pixel>:
/**
 * \brief Draw pixel to screen
 */
void ug2832hsweg04_draw_pixel(const struct display_mono *const me, const gfx_coord_t x, const gfx_coord_t y,
                              const enum gfx_mono_color color)
{
     5ec:	b510      	push	{r4, lr}
     5ee:	b084      	sub	sp, #16
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

	display_mono_draw_pixel(&disp->parent, x, y, color, UG2832HSWEG04_LCD_WIDTH, UG2832HSWEG04_LCD_HEIGHT, 8);
     5f0:	2408      	movs	r4, #8
     5f2:	9402      	str	r4, [sp, #8]
     5f4:	3418      	adds	r4, #24
     5f6:	9401      	str	r4, [sp, #4]
     5f8:	3460      	adds	r4, #96	; 0x60
     5fa:	9400      	str	r4, [sp, #0]
     5fc:	4c01      	ldr	r4, [pc, #4]	; (604 <ug2832hsweg04_draw_pixel+0x18>)
     5fe:	47a0      	blx	r4
}
     600:	b004      	add	sp, #16
     602:	bd10      	pop	{r4, pc}
     604:	00000415 	.word	0x00000415

00000608 <ug2832hsweg04_put_byte>:
/**
 * \brief Put a byte to the display controller RAM
 */
void ug2832hsweg04_put_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                            const uint8_t data)
{
     608:	b5f0      	push	{r4, r5, r6, r7, lr}
     60a:	b083      	sub	sp, #12
     60c:	0004      	movs	r4, r0
     60e:	0016      	movs	r6, r2
     610:	001f      	movs	r7, r3
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

#if CONF_UG2832HSWEG04_FRAMEBUFFER == 1
	framebuffer_put_byte(&disp->framebuffer.parent, page, column, data);
     612:	3018      	adds	r0, #24
     614:	9101      	str	r1, [sp, #4]
     616:	4d05      	ldr	r5, [pc, #20]	; (62c <ug2832hsweg04_put_byte+0x24>)
     618:	47a8      	blx	r5
#endif
	display_mono_put_byte(&disp->parent, page, column, data);
     61a:	003b      	movs	r3, r7
     61c:	0032      	movs	r2, r6
     61e:	9901      	ldr	r1, [sp, #4]
     620:	0020      	movs	r0, r4
     622:	4c03      	ldr	r4, [pc, #12]	; (630 <ug2832hsweg04_put_byte+0x28>)
     624:	47a0      	blx	r4
}
     626:	b003      	add	sp, #12
     628:	bdf0      	pop	{r4, r5, r6, r7, pc}
     62a:	46c0      	nop			; (mov r8, r8)
     62c:	00000545 	.word	0x00000545
     630:	000003a9 	.word	0x000003a9

00000634 <ug2832hsweg04_get_byte>:

/**
 * \brief Get a byte from the display controller RAM
 */
uint8_t ug2832hsweg04_get_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column)
{
     634:	b510      	push	{r4, lr}
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

#if CONF_UG2832HSWEG04_FRAMEBUFFER == 1
	return framebuffer_get_byte(&disp->framebuffer.parent, page, column);
     636:	3018      	adds	r0, #24
     638:	4b01      	ldr	r3, [pc, #4]	; (640 <ug2832hsweg04_get_byte+0xc>)
     63a:	4798      	blx	r3
#else
	return display_mono_get_byte(&disp->parent, page, column);
#endif
}
     63c:	bd10      	pop	{r4, pc}
     63e:	46c0      	nop			; (mov r8, r8)
     640:	00000553 	.word	0x00000553

00000644 <ug2832hsweg04_mask_byte>:
/**
 * \brief Read/Modify/Write a byte on the display controller
 */
void ug2832hsweg04_mask_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                             const enum gfx_mono_color pixel_mask, const enum gfx_mono_color color)
{
     644:	b510      	push	{r4, lr}
     646:	b082      	sub	sp, #8
     648:	ac04      	add	r4, sp, #16
     64a:	7824      	ldrb	r4, [r4, #0]
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

	display_mono_mask_byte(&disp->parent, page, column, pixel_mask, color);
     64c:	9400      	str	r4, [sp, #0]
     64e:	4c02      	ldr	r4, [pc, #8]	; (658 <ug2832hsweg04_mask_byte+0x14>)
     650:	47a0      	blx	r4
}
     652:	b002      	add	sp, #8
     654:	bd10      	pop	{r4, pc}
     656:	46c0      	nop			; (mov r8, r8)
     658:	000003cf 	.word	0x000003cf

0000065c <ug2832hsweg04_construct>:
{
     65c:	b5f0      	push	{r4, r5, r6, r7, lr}
     65e:	46d6      	mov	lr, sl
     660:	4647      	mov	r7, r8
     662:	b580      	push	{r7, lr}
     664:	b087      	sub	sp, #28
     666:	0004      	movs	r4, r0
     668:	9103      	str	r1, [sp, #12]
     66a:	9204      	str	r2, [sp, #16]
     66c:	9305      	str	r3, [sp, #20]
     66e:	ab0e      	add	r3, sp, #56	; 0x38
     670:	7818      	ldrb	r0, [r3, #0]
     672:	4680      	mov	r8, r0
     674:	ab0f      	add	r3, sp, #60	; 0x3c
     676:	781f      	ldrb	r7, [r3, #0]
	display_mono_construct(&display->parent,
     678:	0025      	movs	r5, r4
     67a:	350c      	adds	r5, #12
     67c:	4b10      	ldr	r3, [pc, #64]	; (6c0 <ug2832hsweg04_construct+0x64>)
     67e:	9300      	str	r3, [sp, #0]
     680:	2320      	movs	r3, #32
     682:	2280      	movs	r2, #128	; 0x80
     684:	0029      	movs	r1, r5
     686:	0020      	movs	r0, r4
     688:	4e0e      	ldr	r6, [pc, #56]	; (6c4 <ug2832hsweg04_construct+0x68>)
     68a:	47b0      	blx	r6
	ssd1306_construct(&display->dc.parent, io, cs, res, dc);
     68c:	9700      	str	r7, [sp, #0]
     68e:	4643      	mov	r3, r8
     690:	9a05      	ldr	r2, [sp, #20]
     692:	9904      	ldr	r1, [sp, #16]
     694:	0028      	movs	r0, r5
     696:	4d0c      	ldr	r5, [pc, #48]	; (6c8 <ug2832hsweg04_construct+0x6c>)
     698:	47a8      	blx	r5
	framebuffer_construct(&display->framebuffer.parent, framebuffer, UG2832HSWEG04_LCD_WIDTH, UG2832HSWEG04_LCD_HEIGHT);
     69a:	0020      	movs	r0, r4
     69c:	3018      	adds	r0, #24
     69e:	2320      	movs	r3, #32
     6a0:	2280      	movs	r2, #128	; 0x80
     6a2:	9903      	ldr	r1, [sp, #12]
     6a4:	4d09      	ldr	r5, [pc, #36]	; (6cc <ug2832hsweg04_construct+0x70>)
     6a6:	47a8      	blx	r5
	display_mono_init(me, UG2832HSWEG04_LCD_WIDTH, UG2832HSWEG04_LCD_PAGES);
     6a8:	2204      	movs	r2, #4
     6aa:	2180      	movs	r1, #128	; 0x80
     6ac:	0020      	movs	r0, r4
     6ae:	4b08      	ldr	r3, [pc, #32]	; (6d0 <ug2832hsweg04_construct+0x74>)
     6b0:	4798      	blx	r3
}
     6b2:	0020      	movs	r0, r4
     6b4:	b007      	add	sp, #28
     6b6:	bc0c      	pop	{r2, r3}
     6b8:	4690      	mov	r8, r2
     6ba:	469a      	mov	sl, r3
     6bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6be:	46c0      	nop			; (mov r8, r8)
     6c0:	20000014 	.word	0x20000014
     6c4:	0000039d 	.word	0x0000039d
     6c8:	000008f5 	.word	0x000008f5
     6cc:	00000595 	.word	0x00000595
     6d0:	000004d9 	.word	0x000004d9

000006d4 <display_ctrl_mono_construct>:
 */
struct display_ctrl_mono *display_ctrl_mono_construct(struct display_ctrl_mono *const           me,
                                                      struct io_descriptor *const               io,
                                                      struct display_ctrl_mono_interface *const interface)
{
	me->io        = io;
     6d4:	6001      	str	r1, [r0, #0]
	me->interface = interface;
     6d6:	6042      	str	r2, [r0, #4]

	return me;
}
     6d8:	4770      	bx	lr
	...

000006dc <display_ctrl_mono_hard_reset>:

/**
 * \brief Perform the hard reset of display controller
 */
void display_ctrl_mono_hard_reset(const uint8_t pin, const uint32_t delay)
{
     6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     6de:	0944      	lsrs	r4, r0, #5
     6e0:	231f      	movs	r3, #31
     6e2:	4018      	ands	r0, r3
     6e4:	2601      	movs	r6, #1
     6e6:	4086      	lsls	r6, r0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     6e8:	01e4      	lsls	r4, r4, #7
     6ea:	23c0      	movs	r3, #192	; 0xc0
     6ec:	05db      	lsls	r3, r3, #23
     6ee:	469c      	mov	ip, r3
     6f0:	4464      	add	r4, ip
     6f2:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(pin, false);
	delay_us(delay);
     6f4:	b28d      	uxth	r5, r1
     6f6:	0028      	movs	r0, r5
     6f8:	4f02      	ldr	r7, [pc, #8]	; (704 <display_ctrl_mono_hard_reset+0x28>)
     6fa:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     6fc:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(pin, true);
	delay_us(delay);
     6fe:	0028      	movs	r0, r5
     700:	47b8      	blx	r7
}
     702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     704:	00000db9 	.word	0x00000db9

00000708 <ssd1306_write_data>:

/**
 * \brief Write data to the display controller
 */
void ssd1306_write_data(const struct display_ctrl_mono *const me, const uint8_t data)
{
     708:	b5f0      	push	{r4, r5, r6, r7, lr}
     70a:	b083      	sub	sp, #12
     70c:	0006      	movs	r6, r0
     70e:	000b      	movs	r3, r1
     710:	466a      	mov	r2, sp
     712:	1dd1      	adds	r1, r2, #7
     714:	700b      	strb	r3, [r1, #0]
	struct io_descriptor *      io   = me->io;
     716:	6800      	ldr	r0, [r0, #0]
	const struct ssd1306 *const ctrl = (const struct ssd1306 *const)me;

	gpio_set_pin_level(ctrl->pin_dc, true);
     718:	7ab2      	ldrb	r2, [r6, #10]
     71a:	0953      	lsrs	r3, r2, #5
     71c:	251f      	movs	r5, #31
     71e:	402a      	ands	r2, r5
     720:	2401      	movs	r4, #1
     722:	0027      	movs	r7, r4
     724:	4097      	lsls	r7, r2
     726:	003a      	movs	r2, r7
     728:	01db      	lsls	r3, r3, #7
     72a:	27c0      	movs	r7, #192	; 0xc0
     72c:	05ff      	lsls	r7, r7, #23
     72e:	46bc      	mov	ip, r7
     730:	4463      	add	r3, ip
     732:	619a      	str	r2, [r3, #24]
	gpio_set_pin_level(ctrl->pin_cs, false);
     734:	7a32      	ldrb	r2, [r6, #8]
     736:	0953      	lsrs	r3, r2, #5
     738:	402a      	ands	r2, r5
     73a:	0027      	movs	r7, r4
     73c:	4097      	lsls	r7, r2
     73e:	003a      	movs	r2, r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     740:	01db      	lsls	r3, r3, #7
     742:	4667      	mov	r7, ip
     744:	4463      	add	r3, ip
     746:	615a      	str	r2, [r3, #20]
	io->write(io, &data, 1);
     748:	6803      	ldr	r3, [r0, #0]
     74a:	2201      	movs	r2, #1
     74c:	4798      	blx	r3
	gpio_set_pin_level(ctrl->pin_cs, true);
     74e:	7a32      	ldrb	r2, [r6, #8]
     750:	0953      	lsrs	r3, r2, #5
     752:	4015      	ands	r5, r2
     754:	40ac      	lsls	r4, r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     756:	01db      	lsls	r3, r3, #7
     758:	46bc      	mov	ip, r7
     75a:	4463      	add	r3, ip
     75c:	619c      	str	r4, [r3, #24]
}
     75e:	b003      	add	sp, #12
     760:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000762 <ssd1306_read_data>:
 */
uint8_t ssd1306_read_data(const struct display_ctrl_mono *const me)
{
	(void)me;
	return 0;
}
     762:	2000      	movs	r0, #0
     764:	4770      	bx	lr

00000766 <ssd1306_write_command>:
{
     766:	b5f0      	push	{r4, r5, r6, r7, lr}
     768:	b083      	sub	sp, #12
     76a:	0006      	movs	r6, r0
     76c:	000b      	movs	r3, r1
     76e:	466a      	mov	r2, sp
     770:	1dd1      	adds	r1, r2, #7
     772:	700b      	strb	r3, [r1, #0]
	struct io_descriptor *      io   = me->io;
     774:	6800      	ldr	r0, [r0, #0]
	gpio_set_pin_level(ctrl->pin_dc, false);
     776:	7ab2      	ldrb	r2, [r6, #10]
     778:	0953      	lsrs	r3, r2, #5
     77a:	251f      	movs	r5, #31
     77c:	402a      	ands	r2, r5
     77e:	2401      	movs	r4, #1
     780:	0027      	movs	r7, r4
     782:	4097      	lsls	r7, r2
     784:	003a      	movs	r2, r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     786:	01db      	lsls	r3, r3, #7
     788:	27c0      	movs	r7, #192	; 0xc0
     78a:	05ff      	lsls	r7, r7, #23
     78c:	46bc      	mov	ip, r7
     78e:	4463      	add	r3, ip
     790:	615a      	str	r2, [r3, #20]
	gpio_set_pin_level(ctrl->pin_cs, false);
     792:	7a32      	ldrb	r2, [r6, #8]
     794:	0953      	lsrs	r3, r2, #5
     796:	402a      	ands	r2, r5
     798:	0027      	movs	r7, r4
     79a:	4097      	lsls	r7, r2
     79c:	003a      	movs	r2, r7
     79e:	01db      	lsls	r3, r3, #7
     7a0:	4667      	mov	r7, ip
     7a2:	4463      	add	r3, ip
     7a4:	615a      	str	r2, [r3, #20]
	io->write(io, &command, 1);
     7a6:	6803      	ldr	r3, [r0, #0]
     7a8:	2201      	movs	r2, #1
     7aa:	4798      	blx	r3
	gpio_set_pin_level(ctrl->pin_cs, true);
     7ac:	7a32      	ldrb	r2, [r6, #8]
     7ae:	0953      	lsrs	r3, r2, #5
     7b0:	4015      	ands	r5, r2
     7b2:	40ac      	lsls	r4, r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     7b4:	01db      	lsls	r3, r3, #7
     7b6:	46bc      	mov	ip, r7
     7b8:	4463      	add	r3, ip
     7ba:	619c      	str	r4, [r3, #24]
}
     7bc:	b003      	add	sp, #12
     7be:	bdf0      	pop	{r4, r5, r6, r7, pc}

000007c0 <ssd1306_set_page_address>:

/**
 * \brief Set current page in display RAM
 */
void ssd1306_set_page_address(const struct display_ctrl_mono *const me, const uint8_t address)
{
     7c0:	b510      	push	{r4, lr}
	ssd1306_write_command(me, SSD1306_CMD_SET_PAGE_START_ADDRESS(address & 0xF));
     7c2:	2307      	movs	r3, #7
     7c4:	400b      	ands	r3, r1
     7c6:	2150      	movs	r1, #80	; 0x50
     7c8:	4249      	negs	r1, r1
     7ca:	4319      	orrs	r1, r3
     7cc:	b249      	sxtb	r1, r1
     7ce:	b2c9      	uxtb	r1, r1
     7d0:	4b01      	ldr	r3, [pc, #4]	; (7d8 <ssd1306_set_page_address+0x18>)
     7d2:	4798      	blx	r3
}
     7d4:	bd10      	pop	{r4, pc}
     7d6:	46c0      	nop			; (mov r8, r8)
     7d8:	00000767 	.word	0x00000767

000007dc <ssd1306_set_column_address>:

/**
 * \brief Set current column in display RAM
 */
void ssd1306_set_column_address(const struct display_ctrl_mono *const me, uint8_t address)
{
     7dc:	b570      	push	{r4, r5, r6, lr}
     7de:	0004      	movs	r4, r0
     7e0:	000d      	movs	r5, r1
	address &= 0x7F;
     7e2:	217f      	movs	r1, #127	; 0x7f
     7e4:	4029      	ands	r1, r5
	ssd1306_write_command(me, SSD1306_CMD_SET_HIGH_COL(address >> 4));
     7e6:	0909      	lsrs	r1, r1, #4
     7e8:	2310      	movs	r3, #16
     7ea:	4319      	orrs	r1, r3
     7ec:	b2c9      	uxtb	r1, r1
     7ee:	4e03      	ldr	r6, [pc, #12]	; (7fc <ssd1306_set_column_address+0x20>)
     7f0:	47b0      	blx	r6
	ssd1306_write_command(me, SSD1306_CMD_SET_LOW_COL(address & 0x0F));
     7f2:	210f      	movs	r1, #15
     7f4:	4029      	ands	r1, r5
     7f6:	0020      	movs	r0, r4
     7f8:	47b0      	blx	r6
}
     7fa:	bd70      	pop	{r4, r5, r6, pc}
     7fc:	00000767 	.word	0x00000767

00000800 <ssd1306_set_start_line_address>:

/**
 * \brief Set the display start draw line address
 */
void ssd1306_set_start_line_address(const struct display_ctrl_mono *const me, const uint8_t address)
{
     800:	b510      	push	{r4, lr}
     802:	000b      	movs	r3, r1
	ssd1306_write_command(me, SSD1306_CMD_SET_START_LINE(address & 0x3F));
     804:	213f      	movs	r1, #63	; 0x3f
     806:	4019      	ands	r1, r3
     808:	2340      	movs	r3, #64	; 0x40
     80a:	4319      	orrs	r1, r3
     80c:	b249      	sxtb	r1, r1
     80e:	b2c9      	uxtb	r1, r1
     810:	4b01      	ldr	r3, [pc, #4]	; (818 <ssd1306_set_start_line_address+0x18>)
     812:	4798      	blx	r3
}
     814:	bd10      	pop	{r4, pc}
     816:	46c0      	nop			; (mov r8, r8)
     818:	00000767 	.word	0x00000767

0000081c <ssd1306_hard_reset>:
{
     81c:	b510      	push	{r4, lr}
	display_ctrl_mono_hard_reset(((const struct ssd1306 *)me)->pin_res, 10);
     81e:	7a40      	ldrb	r0, [r0, #9]
     820:	210a      	movs	r1, #10
     822:	4b01      	ldr	r3, [pc, #4]	; (828 <ssd1306_hard_reset+0xc>)
     824:	4798      	blx	r3
}
     826:	bd10      	pop	{r4, pc}
     828:	000006dd 	.word	0x000006dd

0000082c <ssd1306_on>:

/**
 * \brief Turn the display display on
 */
void ssd1306_on(const struct display_ctrl_mono *const me)
{
     82c:	b510      	push	{r4, lr}
	ssd1306_write_command(me, SSD1306_CMD_SET_DISPLAY_ON);
     82e:	21af      	movs	r1, #175	; 0xaf
     830:	4b01      	ldr	r3, [pc, #4]	; (838 <ssd1306_on+0xc>)
     832:	4798      	blx	r3
}
     834:	bd10      	pop	{r4, pc}
     836:	46c0      	nop			; (mov r8, r8)
     838:	00000767 	.word	0x00000767

0000083c <ssd1306_set_contrast>:

/**
 * \brief Set the display contrast level
 */
uint8_t ssd1306_set_contrast(const struct display_ctrl_mono *const me, const uint8_t contrast)
{
     83c:	b570      	push	{r4, r5, r6, lr}
     83e:	0006      	movs	r6, r0
     840:	000c      	movs	r4, r1
	ssd1306_write_command(me, SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     842:	2181      	movs	r1, #129	; 0x81
     844:	4d03      	ldr	r5, [pc, #12]	; (854 <ssd1306_set_contrast+0x18>)
     846:	47a8      	blx	r5
	ssd1306_write_command(me, contrast);
     848:	0021      	movs	r1, r4
     84a:	0030      	movs	r0, r6
     84c:	47a8      	blx	r5

	return contrast;
}
     84e:	0020      	movs	r0, r4
     850:	bd70      	pop	{r4, r5, r6, pc}
     852:	46c0      	nop			; (mov r8, r8)
     854:	00000767 	.word	0x00000767

00000858 <ssd1306_init>:
{
     858:	b570      	push	{r4, r5, r6, lr}
     85a:	0004      	movs	r4, r0
	ssd1306_hard_reset(me);
     85c:	4b21      	ldr	r3, [pc, #132]	; (8e4 <ssd1306_init+0x8c>)
     85e:	4798      	blx	r3
	ssd1306_write_command(me, SSD1306_CMD_SET_MULTIPLEX_RATIO);
     860:	21a8      	movs	r1, #168	; 0xa8
     862:	0020      	movs	r0, r4
     864:	4d20      	ldr	r5, [pc, #128]	; (8e8 <ssd1306_init+0x90>)
     866:	47a8      	blx	r5
	ssd1306_write_command(me, 0x1F);
     868:	211f      	movs	r1, #31
     86a:	0020      	movs	r0, r4
     86c:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_DISPLAY_OFFSET);
     86e:	21d3      	movs	r1, #211	; 0xd3
     870:	0020      	movs	r0, r4
     872:	47a8      	blx	r5
	ssd1306_write_command(me, 0x00);
     874:	2100      	movs	r1, #0
     876:	0020      	movs	r0, r4
     878:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_START_LINE(0x00));
     87a:	2140      	movs	r1, #64	; 0x40
     87c:	0020      	movs	r0, r4
     87e:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
     880:	21a1      	movs	r1, #161	; 0xa1
     882:	0020      	movs	r0, r4
     884:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     886:	21c8      	movs	r1, #200	; 0xc8
     888:	0020      	movs	r0, r4
     88a:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_COM_PINS);
     88c:	21da      	movs	r1, #218	; 0xda
     88e:	0020      	movs	r0, r4
     890:	47a8      	blx	r5
	ssd1306_write_command(me, 0x02);
     892:	2102      	movs	r1, #2
     894:	0020      	movs	r0, r4
     896:	47a8      	blx	r5
	ssd1306_set_contrast(me, 0x8F);
     898:	218f      	movs	r1, #143	; 0x8f
     89a:	0020      	movs	r0, r4
     89c:	4b13      	ldr	r3, [pc, #76]	; (8ec <ssd1306_init+0x94>)
     89e:	4798      	blx	r3
	ssd1306_write_command(me, SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     8a0:	21a4      	movs	r1, #164	; 0xa4
     8a2:	0020      	movs	r0, r4
     8a4:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_NORMAL_DISPLAY);
     8a6:	21a6      	movs	r1, #166	; 0xa6
     8a8:	0020      	movs	r0, r4
     8aa:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     8ac:	21d5      	movs	r1, #213	; 0xd5
     8ae:	0020      	movs	r0, r4
     8b0:	47a8      	blx	r5
	ssd1306_write_command(me, 0x80);
     8b2:	2180      	movs	r1, #128	; 0x80
     8b4:	0020      	movs	r0, r4
     8b6:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     8b8:	218d      	movs	r1, #141	; 0x8d
     8ba:	0020      	movs	r0, r4
     8bc:	47a8      	blx	r5
	ssd1306_write_command(me, 0x14);
     8be:	2114      	movs	r1, #20
     8c0:	0020      	movs	r0, r4
     8c2:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     8c4:	21db      	movs	r1, #219	; 0xdb
     8c6:	0020      	movs	r0, r4
     8c8:	47a8      	blx	r5
	ssd1306_write_command(me, 0x40);
     8ca:	2140      	movs	r1, #64	; 0x40
     8cc:	0020      	movs	r0, r4
     8ce:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     8d0:	21d9      	movs	r1, #217	; 0xd9
     8d2:	0020      	movs	r0, r4
     8d4:	47a8      	blx	r5
	ssd1306_write_command(me, 0xF1);
     8d6:	21f1      	movs	r1, #241	; 0xf1
     8d8:	0020      	movs	r0, r4
     8da:	47a8      	blx	r5
	ssd1306_on(me);
     8dc:	0020      	movs	r0, r4
     8de:	4b04      	ldr	r3, [pc, #16]	; (8f0 <ssd1306_init+0x98>)
     8e0:	4798      	blx	r3
}
     8e2:	bd70      	pop	{r4, r5, r6, pc}
     8e4:	0000081d 	.word	0x0000081d
     8e8:	00000767 	.word	0x00000767
     8ec:	0000083d 	.word	0x0000083d
     8f0:	0000082d 	.word	0x0000082d

000008f4 <ssd1306_construct>:
{
     8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     8f6:	0004      	movs	r4, r0
     8f8:	0017      	movs	r7, r2
     8fa:	001e      	movs	r6, r3
     8fc:	ab06      	add	r3, sp, #24
     8fe:	781d      	ldrb	r5, [r3, #0]
	display_ctrl_mono_construct(me, io, &ssd1306_interface);
     900:	4a05      	ldr	r2, [pc, #20]	; (918 <ssd1306_construct+0x24>)
     902:	4b06      	ldr	r3, [pc, #24]	; (91c <ssd1306_construct+0x28>)
     904:	4798      	blx	r3
	ssd->pin_cs  = cs;
     906:	7227      	strb	r7, [r4, #8]
	ssd->pin_res = res;
     908:	7266      	strb	r6, [r4, #9]
	ssd->pin_dc  = dc;
     90a:	72a5      	strb	r5, [r4, #10]
	ssd1306_init(me);
     90c:	0020      	movs	r0, r4
     90e:	4b04      	ldr	r3, [pc, #16]	; (920 <ssd1306_construct+0x2c>)
     910:	4798      	blx	r3
}
     912:	0020      	movs	r0, r4
     914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     916:	46c0      	nop			; (mov r8, r8)
     918:	20000028 	.word	0x20000028
     91c:	000006d5 	.word	0x000006d5
     920:	00000859 	.word	0x00000859

00000924 <gfx_mono_construct>:
/**
 * \brief Construct GFX mono
 */
struct gfx_mono *gfx_mono_construct(struct gfx_mono *const me, struct display_mono *const d)
{
	me->display = d;
     924:	6001      	str	r1, [r0, #0]

	return me;
}
     926:	4770      	bx	lr

00000928 <gfx_mono_draw_horizontal_line>:
/**
 * \brief Draw a horizontal line, one pixel wide (generic implementation)
 */
void gfx_mono_draw_horizontal_line(const struct gfx_mono *const me, gfx_coord_t x, gfx_coord_t y, gfx_coord_t length,
                                   enum gfx_mono_color color)
{
     928:	b5f0      	push	{r4, r5, r6, r7, lr}
     92a:	46d6      	mov	lr, sl
     92c:	464f      	mov	r7, r9
     92e:	4646      	mov	r6, r8
     930:	b5c0      	push	{r6, r7, lr}
     932:	b082      	sub	sp, #8
     934:	0005      	movs	r5, r0
     936:	000f      	movs	r7, r1
     938:	a90a      	add	r1, sp, #40	; 0x28
     93a:	7808      	ldrb	r0, [r1, #0]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > me->display->width) {
     93c:	18fc      	adds	r4, r7, r3
     93e:	6829      	ldr	r1, [r5, #0]
     940:	7909      	ldrb	r1, [r1, #4]
     942:	428c      	cmp	r4, r1
     944:	dd01      	ble.n	94a <gfx_mono_draw_horizontal_line+0x22>
		length = me->display->width - x;
     946:	1bcb      	subs	r3, r1, r7
     948:	b2db      	uxtb	r3, r3
	}

	page      = y / 8;
     94a:	08d4      	lsrs	r4, r2, #3
	pixelmask = (1 << (y - (page * 8)));
     94c:	00e1      	lsls	r1, r4, #3
     94e:	1a52      	subs	r2, r2, r1
     950:	2101      	movs	r1, #1
     952:	4091      	lsls	r1, r2
     954:	4689      	mov	r9, r1
     956:	1c0a      	adds	r2, r1, #0
     958:	4669      	mov	r1, sp
     95a:	71ca      	strb	r2, [r1, #7]
     95c:	79ca      	ldrb	r2, [r1, #7]
     95e:	4690      	mov	r8, r2

	if (length == 0) {
     960:	2b00      	cmp	r3, #0
     962:	d005      	beq.n	970 <gfx_mono_draw_horizontal_line+0x48>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     964:	2801      	cmp	r0, #1
     966:	d01d      	beq.n	9a4 <gfx_mono_draw_horizontal_line+0x7c>
     968:	2800      	cmp	r0, #0
     96a:	d035      	beq.n	9d8 <gfx_mono_draw_horizontal_line+0xb0>
     96c:	2802      	cmp	r0, #2
     96e:	d04d      	beq.n	a0c <gfx_mono_draw_horizontal_line+0xe4>
		break;

	default:
		break;
	}
}
     970:	b002      	add	sp, #8
     972:	bc1c      	pop	{r2, r3, r4}
     974:	4690      	mov	r8, r2
     976:	4699      	mov	r9, r3
     978:	46a2      	mov	sl, r4
     97a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			temp = me->display->interface->get_byte(me->display, page, x + length);
     97c:	6828      	ldr	r0, [r5, #0]
     97e:	6883      	ldr	r3, [r0, #8]
     980:	681b      	ldr	r3, [r3, #0]
     982:	464a      	mov	r2, r9
     984:	18be      	adds	r6, r7, r2
     986:	b2f6      	uxtb	r6, r6
     988:	0032      	movs	r2, r6
     98a:	0021      	movs	r1, r4
     98c:	4798      	blx	r3
			temp |= pixelmask;
     98e:	4643      	mov	r3, r8
     990:	4318      	orrs	r0, r3
     992:	b2c3      	uxtb	r3, r0
			me->display->interface->put_byte(me->display, page, x + length, temp);
     994:	6828      	ldr	r0, [r5, #0]
     996:	6882      	ldr	r2, [r0, #8]
     998:	6852      	ldr	r2, [r2, #4]
     99a:	4692      	mov	sl, r2
     99c:	0032      	movs	r2, r6
     99e:	0021      	movs	r1, r4
     9a0:	47d0      	blx	sl
		while (length-- > 0) {
     9a2:	464b      	mov	r3, r9
     9a4:	1e5a      	subs	r2, r3, #1
     9a6:	b2d2      	uxtb	r2, r2
     9a8:	4691      	mov	r9, r2
     9aa:	2b00      	cmp	r3, #0
     9ac:	d1e6      	bne.n	97c <gfx_mono_draw_horizontal_line+0x54>
     9ae:	e7df      	b.n	970 <gfx_mono_draw_horizontal_line+0x48>
			temp = me->display->interface->get_byte(me->display, page, x + length);
     9b0:	6828      	ldr	r0, [r5, #0]
     9b2:	6883      	ldr	r3, [r0, #8]
     9b4:	681b      	ldr	r3, [r3, #0]
     9b6:	4642      	mov	r2, r8
     9b8:	18be      	adds	r6, r7, r2
     9ba:	b2f6      	uxtb	r6, r6
     9bc:	0032      	movs	r2, r6
     9be:	0021      	movs	r1, r4
     9c0:	4798      	blx	r3
			temp &= ~pixelmask;
     9c2:	464b      	mov	r3, r9
     9c4:	4398      	bics	r0, r3
     9c6:	b2c3      	uxtb	r3, r0
			me->display->interface->put_byte(me->display, page, x + length, temp);
     9c8:	6828      	ldr	r0, [r5, #0]
     9ca:	6882      	ldr	r2, [r0, #8]
     9cc:	6852      	ldr	r2, [r2, #4]
     9ce:	4692      	mov	sl, r2
     9d0:	0032      	movs	r2, r6
     9d2:	0021      	movs	r1, r4
     9d4:	47d0      	blx	sl
		while (length-- > 0) {
     9d6:	4643      	mov	r3, r8
     9d8:	1e5a      	subs	r2, r3, #1
     9da:	b2d2      	uxtb	r2, r2
     9dc:	4690      	mov	r8, r2
     9de:	2b00      	cmp	r3, #0
     9e0:	d1e6      	bne.n	9b0 <gfx_mono_draw_horizontal_line+0x88>
     9e2:	e7c5      	b.n	970 <gfx_mono_draw_horizontal_line+0x48>
			temp = me->display->interface->get_byte(me->display, page, x + length);
     9e4:	6828      	ldr	r0, [r5, #0]
     9e6:	6883      	ldr	r3, [r0, #8]
     9e8:	681b      	ldr	r3, [r3, #0]
     9ea:	464a      	mov	r2, r9
     9ec:	18be      	adds	r6, r7, r2
     9ee:	b2f6      	uxtb	r6, r6
     9f0:	0032      	movs	r2, r6
     9f2:	0021      	movs	r1, r4
     9f4:	4798      	blx	r3
			temp ^= pixelmask;
     9f6:	4643      	mov	r3, r8
     9f8:	4058      	eors	r0, r3
     9fa:	b2c3      	uxtb	r3, r0
			me->display->interface->put_byte(me->display, page, x + length, temp);
     9fc:	6828      	ldr	r0, [r5, #0]
     9fe:	6882      	ldr	r2, [r0, #8]
     a00:	6852      	ldr	r2, [r2, #4]
     a02:	4692      	mov	sl, r2
     a04:	0032      	movs	r2, r6
     a06:	0021      	movs	r1, r4
     a08:	47d0      	blx	sl
		while (length-- > 0) {
     a0a:	464b      	mov	r3, r9
     a0c:	1e5a      	subs	r2, r3, #1
     a0e:	b2d2      	uxtb	r2, r2
     a10:	4691      	mov	r9, r2
     a12:	2b00      	cmp	r3, #0
     a14:	d1e6      	bne.n	9e4 <gfx_mono_draw_horizontal_line+0xbc>
     a16:	e7ab      	b.n	970 <gfx_mono_draw_horizontal_line+0x48>

00000a18 <gfx_mono_draw_vertical_line>:
/**
 * \brief Draw a vertical line, one pixel wide (generic implementation)
 */
void gfx_mono_draw_vertical_line(const struct gfx_mono *const me, gfx_coord_t x, gfx_coord_t y, gfx_coord_t length,
                                 enum gfx_mono_color color)
{
     a18:	b5f0      	push	{r4, r5, r6, r7, lr}
     a1a:	46d6      	mov	lr, sl
     a1c:	464f      	mov	r7, r9
     a1e:	4646      	mov	r6, r8
     a20:	b5c0      	push	{r6, r7, lr}
     a22:	b084      	sub	sp, #16
     a24:	0007      	movs	r7, r0
     a26:	9103      	str	r1, [sp, #12]
     a28:	a90c      	add	r1, sp, #48	; 0x30
     a2a:	780e      	ldrb	r6, [r1, #0]
	uint8_t y2bitpos;

	uint8_t y1pixelmask;
	uint8_t y2pixelmask;

	if (length == 0) {
     a2c:	2b00      	cmp	r3, #0
     a2e:	d04c      	beq.n	aca <gfx_mono_draw_vertical_line+0xb2>
		return;
	}

	y2 = y + length - 1;
     a30:	189b      	adds	r3, r3, r2
     a32:	b2db      	uxtb	r3, r3
     a34:	3b01      	subs	r3, #1
     a36:	b2db      	uxtb	r3, r3

	if (y == y2) {
     a38:	429a      	cmp	r2, r3
     a3a:	d021      	beq.n	a80 <gfx_mono_draw_vertical_line+0x68>
		me->display->interface->draw_pixel(me->display, x, y, color);
		return;
	}

	if (y2 >= me->display->height - 1) {
     a3c:	6800      	ldr	r0, [r0, #0]
     a3e:	7941      	ldrb	r1, [r0, #5]
     a40:	1e4c      	subs	r4, r1, #1
     a42:	42a3      	cmp	r3, r4
     a44:	db00      	blt.n	a48 <gfx_mono_draw_vertical_line+0x30>
		y2 = me->display->height - 1;
     a46:	b2e3      	uxtb	r3, r4
	}

	y1page = y / 8;
     a48:	08d4      	lsrs	r4, r2, #3
	y2page = y2 / 8;
     a4a:	08dd      	lsrs	r5, r3, #3

	y1bitpos = y & 0x07;
     a4c:	2107      	movs	r1, #7
     a4e:	400a      	ands	r2, r1
	y2bitpos = y2 & 0x07;
     a50:	400b      	ands	r3, r1
     a52:	4699      	mov	r9, r3

	y1pixelmask = 0xFF << y1bitpos;
     a54:	31f8      	adds	r1, #248	; 0xf8
     a56:	000b      	movs	r3, r1
     a58:	4093      	lsls	r3, r2
     a5a:	b2db      	uxtb	r3, r3
     a5c:	4698      	mov	r8, r3
	y2pixelmask = 0xFF >> (7 - y2bitpos);
     a5e:	2307      	movs	r3, #7
     a60:	464a      	mov	r2, r9
     a62:	1a9b      	subs	r3, r3, r2
     a64:	4119      	asrs	r1, r3
     a66:	b2cb      	uxtb	r3, r1
     a68:	4699      	mov	r9, r3

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     a6a:	42ac      	cmp	r4, r5
     a6c:	d00f      	beq.n	a8e <gfx_mono_draw_vertical_line+0x76>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)pixelmask, color);
	} else {
		me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)y1pixelmask, color);
     a6e:	6883      	ldr	r3, [r0, #8]
     a70:	691b      	ldr	r3, [r3, #16]
     a72:	469a      	mov	sl, r3
     a74:	9600      	str	r6, [sp, #0]
     a76:	4643      	mov	r3, r8
     a78:	9a03      	ldr	r2, [sp, #12]
     a7a:	0021      	movs	r1, r4
     a7c:	47d0      	blx	sl

		while (++y1page < y2page) {
     a7e:	e018      	b.n	ab2 <gfx_mono_draw_vertical_line+0x9a>
		me->display->interface->draw_pixel(me->display, x, y, color);
     a80:	6800      	ldr	r0, [r0, #0]
     a82:	6883      	ldr	r3, [r0, #8]
     a84:	68dc      	ldr	r4, [r3, #12]
     a86:	0033      	movs	r3, r6
     a88:	9903      	ldr	r1, [sp, #12]
     a8a:	47a0      	blx	r4
		return;
     a8c:	e01d      	b.n	aca <gfx_mono_draw_vertical_line+0xb2>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
     a8e:	4642      	mov	r2, r8
     a90:	4013      	ands	r3, r2
		me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)pixelmask, color);
     a92:	6882      	ldr	r2, [r0, #8]
     a94:	6917      	ldr	r7, [r2, #16]
     a96:	9600      	str	r6, [sp, #0]
     a98:	9a03      	ldr	r2, [sp, #12]
     a9a:	0021      	movs	r1, r4
     a9c:	47b8      	blx	r7
     a9e:	e014      	b.n	aca <gfx_mono_draw_vertical_line+0xb2>
			me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)0xFF, color);
     aa0:	6838      	ldr	r0, [r7, #0]
     aa2:	6883      	ldr	r3, [r0, #8]
     aa4:	691b      	ldr	r3, [r3, #16]
     aa6:	469a      	mov	sl, r3
     aa8:	9600      	str	r6, [sp, #0]
     aaa:	23ff      	movs	r3, #255	; 0xff
     aac:	9a03      	ldr	r2, [sp, #12]
     aae:	0021      	movs	r1, r4
     ab0:	47d0      	blx	sl
		while (++y1page < y2page) {
     ab2:	3401      	adds	r4, #1
     ab4:	b2e4      	uxtb	r4, r4
     ab6:	42a5      	cmp	r5, r4
     ab8:	d8f2      	bhi.n	aa0 <gfx_mono_draw_vertical_line+0x88>
		}

		me->display->interface->mask_byte(me->display, y2page, x, (enum gfx_mono_color)y2pixelmask, color);
     aba:	6838      	ldr	r0, [r7, #0]
     abc:	6883      	ldr	r3, [r0, #8]
     abe:	691c      	ldr	r4, [r3, #16]
     ac0:	9600      	str	r6, [sp, #0]
     ac2:	464b      	mov	r3, r9
     ac4:	9a03      	ldr	r2, [sp, #12]
     ac6:	0029      	movs	r1, r5
     ac8:	47a0      	blx	r4
	}
}
     aca:	b004      	add	sp, #16
     acc:	bc1c      	pop	{r2, r3, r4}
     ace:	4690      	mov	r8, r2
     ad0:	4699      	mov	r9, r3
     ad2:	46a2      	mov	sl, r4
     ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00000ad8 <gfx_mono_draw_rect>:
/**
 * \brief Draw an outline of a rectangle (generic implementation).
 */
void gfx_mono_draw_rect(const struct gfx_mono *const me, gfx_coord_t x, gfx_coord_t y, gfx_coord_t width,
                        gfx_coord_t height, enum gfx_mono_color color)
{
     ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
     ada:	b087      	sub	sp, #28
     adc:	000c      	movs	r4, r1
     ade:	0019      	movs	r1, r3
     ae0:	ab0c      	add	r3, sp, #48	; 0x30
     ae2:	781f      	ldrb	r7, [r3, #0]
     ae4:	ab0d      	add	r3, sp, #52	; 0x34
     ae6:	781e      	ldrb	r6, [r3, #0]
	gfx_mono_draw_horizontal_line(me, x, y, width, color);
     ae8:	9600      	str	r6, [sp, #0]
     aea:	9105      	str	r1, [sp, #20]
     aec:	000b      	movs	r3, r1
     aee:	9204      	str	r2, [sp, #16]
     af0:	0021      	movs	r1, r4
     af2:	9003      	str	r0, [sp, #12]
     af4:	4d0f      	ldr	r5, [pc, #60]	; (b34 <gfx_mono_draw_rect+0x5c>)
     af6:	47a8      	blx	r5
	gfx_mono_draw_horizontal_line(me, x, y + height - 1, width, color);
     af8:	9b04      	ldr	r3, [sp, #16]
     afa:	19da      	adds	r2, r3, r7
     afc:	b2d2      	uxtb	r2, r2
     afe:	3a01      	subs	r2, #1
     b00:	b2d2      	uxtb	r2, r2
     b02:	9600      	str	r6, [sp, #0]
     b04:	9b05      	ldr	r3, [sp, #20]
     b06:	0021      	movs	r1, r4
     b08:	9803      	ldr	r0, [sp, #12]
     b0a:	47a8      	blx	r5

	gfx_mono_draw_vertical_line(me, x, y, height, color);
     b0c:	9600      	str	r6, [sp, #0]
     b0e:	003b      	movs	r3, r7
     b10:	9a04      	ldr	r2, [sp, #16]
     b12:	0021      	movs	r1, r4
     b14:	9803      	ldr	r0, [sp, #12]
     b16:	4d08      	ldr	r5, [pc, #32]	; (b38 <gfx_mono_draw_rect+0x60>)
     b18:	47a8      	blx	r5
	gfx_mono_draw_vertical_line(me, x + width - 1, y, height, color);
     b1a:	9905      	ldr	r1, [sp, #20]
     b1c:	468c      	mov	ip, r1
     b1e:	4464      	add	r4, ip
     b20:	b2e1      	uxtb	r1, r4
     b22:	3901      	subs	r1, #1
     b24:	b2c9      	uxtb	r1, r1
     b26:	9600      	str	r6, [sp, #0]
     b28:	003b      	movs	r3, r7
     b2a:	9a04      	ldr	r2, [sp, #16]
     b2c:	9803      	ldr	r0, [sp, #12]
     b2e:	47a8      	blx	r5
}
     b30:	b007      	add	sp, #28
     b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b34:	00000929 	.word	0x00000929
     b38:	00000a19 	.word	0x00000a19

00000b3c <gfx_mono_draw_filled_rect>:
/**
 * \brief Draw a filled rectangle (generic implementation).
 */
void gfx_mono_draw_filled_rect(const struct gfx_mono *const me, gfx_coord_t x, gfx_coord_t y, gfx_coord_t width,
                               gfx_coord_t height, enum gfx_mono_color color)
{
     b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
     b3e:	b087      	sub	sp, #28
     b40:	9003      	str	r0, [sp, #12]
     b42:	9104      	str	r1, [sp, #16]
     b44:	0016      	movs	r6, r2
     b46:	9305      	str	r3, [sp, #20]
     b48:	ab0c      	add	r3, sp, #48	; 0x30
     b4a:	781b      	ldrb	r3, [r3, #0]
     b4c:	aa0d      	add	r2, sp, #52	; 0x34
     b4e:	7815      	ldrb	r5, [r2, #0]
	if (height == 0) {
     b50:	2b00      	cmp	r3, #0
     b52:	d109      	bne.n	b68 <gfx_mono_draw_filled_rect+0x2c>
     b54:	e00c      	b.n	b70 <gfx_mono_draw_filled_rect+0x34>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(me, x, y + height, width, color);
     b56:	19a2      	adds	r2, r4, r6
     b58:	b2d2      	uxtb	r2, r2
     b5a:	9500      	str	r5, [sp, #0]
     b5c:	9b05      	ldr	r3, [sp, #20]
     b5e:	9904      	ldr	r1, [sp, #16]
     b60:	9803      	ldr	r0, [sp, #12]
     b62:	4f04      	ldr	r7, [pc, #16]	; (b74 <gfx_mono_draw_filled_rect+0x38>)
     b64:	47b8      	blx	r7
	while (height-- > 0) {
     b66:	0023      	movs	r3, r4
     b68:	1e5c      	subs	r4, r3, #1
     b6a:	b2e4      	uxtb	r4, r4
     b6c:	2b00      	cmp	r3, #0
     b6e:	d1f2      	bne.n	b56 <gfx_mono_draw_filled_rect+0x1a>
	}
}
     b70:	b007      	add	sp, #28
     b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b74:	00000929 	.word	0x00000929

00000b78 <gfx_mono_text_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_text_draw_char_progmem(const struct gfx_mono_text *const me, const uint8_t ch, const gfx_coord_t x,
                                            const gfx_coord_t y, const struct font *font)
{
     b78:	b5f0      	push	{r4, r5, r6, r7, lr}
     b7a:	46de      	mov	lr, fp
     b7c:	4657      	mov	r7, sl
     b7e:	464e      	mov	r6, r9
     b80:	4645      	mov	r5, r8
     b82:	b5e0      	push	{r5, r6, r7, lr}
     b84:	b083      	sub	sp, #12
     b86:	4683      	mov	fp, r0
     b88:	000f      	movs	r7, r1
     b8a:	9201      	str	r2, [sp, #4]
     b8c:	001c      	movs	r4, r3
	uint8_t               i;
	gfx_coord_t           inc_x = x;
	gfx_coord_t           inc_y = y;

	/* Sanity check on parameters, assert if font is NULL. */
	ASSERT(font != NULL);
     b8e:	980c      	ldr	r0, [sp, #48]	; 0x30
     b90:	1e43      	subs	r3, r0, #1
     b92:	4198      	sbcs	r0, r3
     b94:	b2c0      	uxtb	r0, r0
     b96:	22f5      	movs	r2, #245	; 0xf5
     b98:	4925      	ldr	r1, [pc, #148]	; (c30 <gfx_mono_text_draw_char_progmem+0xb8>)
     b9a:	4b26      	ldr	r3, [pc, #152]	; (c34 <gfx_mono_text_draw_char_progmem+0xbc>)
     b9c:	4798      	blx	r3

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     b9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
     ba0:	7a1a      	ldrb	r2, [r3, #8]
     ba2:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     ba4:	0752      	lsls	r2, r2, #29
     ba6:	d000      	beq.n	baa <gfx_mono_text_draw_char_progmem+0x32>
		char_row_size++;
     ba8:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height * ((uint8_t)ch - font->first_char);
     baa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     bac:	7a52      	ldrb	r2, [r2, #9]
     bae:	4691      	mov	r9, r2
     bb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     bb2:	7a92      	ldrb	r2, [r2, #10]
     bb4:	1abf      	subs	r7, r7, r2
     bb6:	464a      	mov	r2, r9
     bb8:	4353      	muls	r3, r2
     bba:	435f      	muls	r7, r3
     bbc:	b2bf      	uxth	r7, r7
	glyph_data        = font->data.progmem + glyph_data_offset;
     bbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
     bc0:	685b      	ldr	r3, [r3, #4]
     bc2:	469c      	mov	ip, r3
     bc4:	4467      	add	r7, ip
	gfx_coord_t           inc_y = y;
     bc6:	9400      	str	r4, [sp, #0]
     bc8:	e024      	b.n	c14 <gfx_mono_text_draw_char_progmem+0x9c>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
				glyph_data++;
			}

			if ((glyph_byte & 0x80)) {
     bca:	b26b      	sxtb	r3, r5
     bcc:	2b00      	cmp	r3, #0
     bce:	db0c      	blt.n	bea <gfx_mono_text_draw_char_progmem+0x72>
				me->gfx->display->interface->draw_pixel(me->gfx->display, inc_x, inc_y, GFX_PIXEL_SET);
			}

			inc_x += 1;
     bd0:	3601      	adds	r6, #1
     bd2:	b2f6      	uxtb	r6, r6
			glyph_byte <<= 1;
     bd4:	006d      	lsls	r5, r5, #1
     bd6:	b2ed      	uxtb	r5, r5
		for (i = 0; i < pixelsToDraw; i++) {
     bd8:	3401      	adds	r4, #1
     bda:	b2e4      	uxtb	r4, r4
     bdc:	4544      	cmp	r4, r8
     bde:	d20f      	bcs.n	c00 <gfx_mono_text_draw_char_progmem+0x88>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     be0:	0763      	lsls	r3, r4, #29
     be2:	d1f2      	bne.n	bca <gfx_mono_text_draw_char_progmem+0x52>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     be4:	783d      	ldrb	r5, [r7, #0]
				glyph_data++;
     be6:	3701      	adds	r7, #1
     be8:	e7ef      	b.n	bca <gfx_mono_text_draw_char_progmem+0x52>
				me->gfx->display->interface->draw_pixel(me->gfx->display, inc_x, inc_y, GFX_PIXEL_SET);
     bea:	465b      	mov	r3, fp
     bec:	681b      	ldr	r3, [r3, #0]
     bee:	6818      	ldr	r0, [r3, #0]
     bf0:	6883      	ldr	r3, [r0, #8]
     bf2:	68db      	ldr	r3, [r3, #12]
     bf4:	469a      	mov	sl, r3
     bf6:	2301      	movs	r3, #1
     bf8:	9a00      	ldr	r2, [sp, #0]
     bfa:	0031      	movs	r1, r6
     bfc:	47d0      	blx	sl
     bfe:	e7e7      	b.n	bd0 <gfx_mono_text_draw_char_progmem+0x58>
		}

		inc_y += 1;
     c00:	9b00      	ldr	r3, [sp, #0]
     c02:	3301      	adds	r3, #1
     c04:	b2db      	uxtb	r3, r3
     c06:	9300      	str	r3, [sp, #0]
		inc_x = x;
		rows_left--;
     c08:	464b      	mov	r3, r9
     c0a:	3b01      	subs	r3, #1
     c0c:	b2db      	uxtb	r3, r3
     c0e:	4699      	mov	r9, r3
	} while (rows_left > 0);
     c10:	2b00      	cmp	r3, #0
     c12:	d006      	beq.n	c22 <gfx_mono_text_draw_char_progmem+0xaa>
		uint8_t pixelsToDraw = font->width;
     c14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
     c16:	7a1b      	ldrb	r3, [r3, #8]
     c18:	4698      	mov	r8, r3
		for (i = 0; i < pixelsToDraw; i++) {
     c1a:	9e01      	ldr	r6, [sp, #4]
		uint8_t glyph_byte   = 0;
     c1c:	2500      	movs	r5, #0
		for (i = 0; i < pixelsToDraw; i++) {
     c1e:	2400      	movs	r4, #0
     c20:	e7dc      	b.n	bdc <gfx_mono_text_draw_char_progmem+0x64>
}
     c22:	b003      	add	sp, #12
     c24:	bc3c      	pop	{r2, r3, r4, r5}
     c26:	4690      	mov	r8, r2
     c28:	4699      	mov	r9, r3
     c2a:	46a2      	mov	sl, r4
     c2c:	46ab      	mov	fp, r5
     c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c30:	000017e4 	.word	0x000017e4
     c34:	00000f19 	.word	0x00000f19

00000c38 <gfx_mono_text_construct>:
	me->gfx = gfx;
     c38:	6001      	str	r1, [r0, #0]
}
     c3a:	4770      	bx	lr

00000c3c <gfx_mono_text_draw_char>:
{
     c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
     c3e:	b085      	sub	sp, #20
     c40:	0007      	movs	r7, r0
     c42:	9102      	str	r1, [sp, #8]
     c44:	0011      	movs	r1, r2
     c46:	9203      	str	r2, [sp, #12]
     c48:	001e      	movs	r6, r3
     c4a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
	gfx_mono_draw_filled_rect(me->gfx, x, y, font->width, font->height, GFX_PIXEL_CLR);
     c4c:	7a23      	ldrb	r3, [r4, #8]
     c4e:	2200      	movs	r2, #0
     c50:	9201      	str	r2, [sp, #4]
     c52:	7a62      	ldrb	r2, [r4, #9]
     c54:	9200      	str	r2, [sp, #0]
     c56:	0032      	movs	r2, r6
     c58:	6800      	ldr	r0, [r0, #0]
     c5a:	4d0a      	ldr	r5, [pc, #40]	; (c84 <gfx_mono_text_draw_char+0x48>)
     c5c:	47a8      	blx	r5
	switch (font->type) {
     c5e:	7823      	ldrb	r3, [r4, #0]
     c60:	2b00      	cmp	r3, #0
     c62:	d006      	beq.n	c72 <gfx_mono_text_draw_char+0x36>
		ASSERT(false);
     c64:	2244      	movs	r2, #68	; 0x44
     c66:	4908      	ldr	r1, [pc, #32]	; (c88 <gfx_mono_text_draw_char+0x4c>)
     c68:	2000      	movs	r0, #0
     c6a:	4b08      	ldr	r3, [pc, #32]	; (c8c <gfx_mono_text_draw_char+0x50>)
     c6c:	4798      	blx	r3
}
     c6e:	b005      	add	sp, #20
     c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gfx_mono_text_draw_char_progmem(me, c, x, y, font);
     c72:	9400      	str	r4, [sp, #0]
     c74:	0033      	movs	r3, r6
     c76:	9a03      	ldr	r2, [sp, #12]
     c78:	9902      	ldr	r1, [sp, #8]
     c7a:	0038      	movs	r0, r7
     c7c:	4c04      	ldr	r4, [pc, #16]	; (c90 <gfx_mono_text_draw_char+0x54>)
     c7e:	47a0      	blx	r4
		break;
     c80:	e7f5      	b.n	c6e <gfx_mono_text_draw_char+0x32>
     c82:	46c0      	nop			; (mov r8, r8)
     c84:	00000b3d 	.word	0x00000b3d
     c88:	000017e4 	.word	0x000017e4
     c8c:	00000f19 	.word	0x00000f19
     c90:	00000b79 	.word	0x00000b79

00000c94 <gfx_mono_text_draw_string>:
{
     c94:	b5f0      	push	{r4, r5, r6, r7, lr}
     c96:	46d6      	mov	lr, sl
     c98:	464f      	mov	r7, r9
     c9a:	4646      	mov	r6, r8
     c9c:	b5c0      	push	{r6, r7, lr}
     c9e:	b084      	sub	sp, #16
     ca0:	9002      	str	r0, [sp, #8]
     ca2:	000c      	movs	r4, r1
     ca4:	0016      	movs	r6, r2
     ca6:	9203      	str	r2, [sp, #12]
     ca8:	4699      	mov	r9, r3
     caa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	ASSERT(str != NULL);
     cac:	4f19      	ldr	r7, [pc, #100]	; (d14 <gfx_mono_text_draw_string+0x80>)
     cae:	0008      	movs	r0, r1
     cb0:	1e43      	subs	r3, r0, #1
     cb2:	4198      	sbcs	r0, r3
     cb4:	b2c0      	uxtb	r0, r0
     cb6:	2253      	movs	r2, #83	; 0x53
     cb8:	0039      	movs	r1, r7
     cba:	4b17      	ldr	r3, [pc, #92]	; (d18 <gfx_mono_text_draw_string+0x84>)
     cbc:	4698      	mov	r8, r3
     cbe:	4798      	blx	r3
	ASSERT(font != NULL);
     cc0:	0028      	movs	r0, r5
     cc2:	1e43      	subs	r3, r0, #1
     cc4:	4198      	sbcs	r0, r3
     cc6:	b2c0      	uxtb	r0, r0
     cc8:	2254      	movs	r2, #84	; 0x54
     cca:	0039      	movs	r1, r7
     ccc:	47c0      	blx	r8
     cce:	0037      	movs	r7, r6
     cd0:	e00a      	b.n	ce8 <gfx_mono_text_draw_string+0x54>
			y += font->height + 1;
     cd2:	7a6b      	ldrb	r3, [r5, #9]
     cd4:	444b      	add	r3, r9
     cd6:	b2db      	uxtb	r3, r3
     cd8:	3301      	adds	r3, #1
     cda:	b2db      	uxtb	r3, r3
     cdc:	4699      	mov	r9, r3
			x = start_of_string_position_x;
     cde:	9f03      	ldr	r7, [sp, #12]
	} while (*(++str));
     ce0:	3401      	adds	r4, #1
     ce2:	7823      	ldrb	r3, [r4, #0]
     ce4:	2b00      	cmp	r3, #0
     ce6:	d00e      	beq.n	d06 <gfx_mono_text_draw_string+0x72>
		if (*str == '\n') {
     ce8:	7821      	ldrb	r1, [r4, #0]
     cea:	290a      	cmp	r1, #10
     cec:	d0f1      	beq.n	cd2 <gfx_mono_text_draw_string+0x3e>
		} else if (*str == '\r') {
     cee:	290d      	cmp	r1, #13
     cf0:	d0f6      	beq.n	ce0 <gfx_mono_text_draw_string+0x4c>
			gfx_mono_text_draw_char(me, *str, x, y, font);
     cf2:	9500      	str	r5, [sp, #0]
     cf4:	464b      	mov	r3, r9
     cf6:	003a      	movs	r2, r7
     cf8:	9802      	ldr	r0, [sp, #8]
     cfa:	4e08      	ldr	r6, [pc, #32]	; (d1c <gfx_mono_text_draw_string+0x88>)
     cfc:	47b0      	blx	r6
			x += font->width;
     cfe:	7a2b      	ldrb	r3, [r5, #8]
     d00:	18ff      	adds	r7, r7, r3
     d02:	b2ff      	uxtb	r7, r7
     d04:	e7ec      	b.n	ce0 <gfx_mono_text_draw_string+0x4c>
}
     d06:	b004      	add	sp, #16
     d08:	bc1c      	pop	{r2, r3, r4}
     d0a:	4690      	mov	r8, r2
     d0c:	4699      	mov	r9, r3
     d0e:	46a2      	mov	sl, r4
     d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d12:	46c0      	nop			; (mov r8, r8)
     d14:	000017e4 	.word	0x000017e4
     d18:	00000f19 	.word	0x00000f19
     d1c:	00000c3d 	.word	0x00000c3d

00000d20 <gfx_mono_init>:

/**
 * \brief Initialize GFX Mono library
 */
void gfx_mono_init(void)
{
     d20:	b5f0      	push	{r4, r5, r6, r7, lr}
     d22:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d24:	23c0      	movs	r3, #192	; 0xc0
     d26:	05db      	lsls	r3, r3, #23
     d28:	2488      	movs	r4, #136	; 0x88
     d2a:	2680      	movs	r6, #128	; 0x80
     d2c:	02b6      	lsls	r6, r6, #10
     d2e:	511e      	str	r6, [r3, r4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d30:	4915      	ldr	r1, [pc, #84]	; (d88 <gfx_mono_init+0x68>)
     d32:	22a8      	movs	r2, #168	; 0xa8
     d34:	2080      	movs	r0, #128	; 0x80
     d36:	05c0      	lsls	r0, r0, #23
     d38:	5088      	str	r0, [r1, r2]
     d3a:	4d14      	ldr	r5, [pc, #80]	; (d8c <gfx_mono_init+0x6c>)
     d3c:	508d      	str	r5, [r1, r2]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d3e:	2580      	movs	r5, #128	; 0x80
     d40:	052d      	lsls	r5, r5, #20
     d42:	511d      	str	r5, [r3, r4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d44:	5088      	str	r0, [r1, r2]
     d46:	4f12      	ldr	r7, [pc, #72]	; (d90 <gfx_mono_init+0x70>)
     d48:	508f      	str	r7, [r1, r2]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d4a:	5118      	str	r0, [r3, r4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d4c:	5088      	str	r0, [r1, r2]
     d4e:	4c11      	ldr	r4, [pc, #68]	; (d94 <gfx_mono_init+0x74>)
     d50:	508c      	str	r4, [r1, r2]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     d52:	3a10      	subs	r2, #16
     d54:	509e      	str	r6, [r3, r2]
     d56:	509d      	str	r5, [r3, r2]
     d58:	5098      	str	r0, [r3, r2]
	gpio_set_pin_direction(RES_PIN, GPIO_DIRECTION_OUT);
	gpio_set_pin_direction(DC_PIN, GPIO_DIRECTION_OUT);
	gpio_set_pin_level(CS_PIN, true);
	gpio_set_pin_level(RES_PIN, true);
	gpio_set_pin_level(DC_PIN, true);
	ug2832hsweg04_construct(&DISPLAY_INSTANCE_c12832a1z_desc.parent,
     d5a:	4d0f      	ldr	r5, [pc, #60]	; (d98 <gfx_mono_init+0x78>)
     d5c:	233e      	movs	r3, #62	; 0x3e
     d5e:	9301      	str	r3, [sp, #4]
     d60:	3b03      	subs	r3, #3
     d62:	9300      	str	r3, [sp, #0]
     d64:	3b0a      	subs	r3, #10
     d66:	4a0d      	ldr	r2, [pc, #52]	; (d9c <gfx_mono_init+0x7c>)
     d68:	490d      	ldr	r1, [pc, #52]	; (da0 <gfx_mono_init+0x80>)
     d6a:	0028      	movs	r0, r5
     d6c:	4c0d      	ldr	r4, [pc, #52]	; (da4 <gfx_mono_init+0x84>)
     d6e:	47a0      	blx	r4
	                        DISPLAY_INSTANCE_buffer,
	                        &DISPLAY_SPI.io,
	                        CS_PIN,
	                        RES_PIN,
	                        DC_PIN);
	gfx_mono_construct(&MONOCHROME_GRAPHICS_desc, &DISPLAY_INSTANCE_c12832a1z_desc.parent);
     d70:	4c0d      	ldr	r4, [pc, #52]	; (da8 <gfx_mono_init+0x88>)
     d72:	0029      	movs	r1, r5
     d74:	0020      	movs	r0, r4
     d76:	4b0d      	ldr	r3, [pc, #52]	; (dac <gfx_mono_init+0x8c>)
     d78:	4798      	blx	r3
	gfx_mono_text_construct(&MONOCHROME_TEXT_desc, &MONOCHROME_GRAPHICS_desc);
     d7a:	0021      	movs	r1, r4
     d7c:	480c      	ldr	r0, [pc, #48]	; (db0 <gfx_mono_init+0x90>)
     d7e:	4b0d      	ldr	r3, [pc, #52]	; (db4 <gfx_mono_init+0x94>)
     d80:	4798      	blx	r3
}
     d82:	b003      	add	sp, #12
     d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d86:	46c0      	nop			; (mov r8, r8)
     d88:	41004400 	.word	0x41004400
     d8c:	c0000002 	.word	0xc0000002
     d90:	c0000800 	.word	0xc0000800
     d94:	c0004000 	.word	0xc0004000
     d98:	20000268 	.word	0x20000268
     d9c:	200002a0 	.word	0x200002a0
     da0:	20000068 	.word	0x20000068
     da4:	0000065d 	.word	0x0000065d
     da8:	200002ac 	.word	0x200002ac
     dac:	00000925 	.word	0x00000925
     db0:	200002b0 	.word	0x200002b0
     db4:	00000c39 	.word	0x00000c39

00000db8 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
     db8:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
     dba:	4b04      	ldr	r3, [pc, #16]	; (dcc <delay_us+0x14>)
     dbc:	681c      	ldr	r4, [r3, #0]
     dbe:	4b04      	ldr	r3, [pc, #16]	; (dd0 <delay_us+0x18>)
     dc0:	4798      	blx	r3
     dc2:	0001      	movs	r1, r0
     dc4:	0020      	movs	r0, r4
     dc6:	4b03      	ldr	r3, [pc, #12]	; (dd4 <delay_us+0x1c>)
     dc8:	4798      	blx	r3
}
     dca:	bd10      	pop	{r4, pc}
     dcc:	20000290 	.word	0x20000290
     dd0:	00000f21 	.word	0x00000f21
     dd4:	00000f3d 	.word	0x00000f3d

00000dd8 <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
     dd8:	b570      	push	{r4, r5, r6, lr}
     dda:	0004      	movs	r4, r0
     ddc:	000d      	movs	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
     dde:	2800      	cmp	r0, #0
     de0:	d017      	beq.n	e12 <spi_m_sync_init+0x3a>
     de2:	2900      	cmp	r1, #0
     de4:	d013      	beq.n	e0e <spi_m_sync_init+0x36>
     de6:	2001      	movs	r0, #1
     de8:	2240      	movs	r2, #64	; 0x40
     dea:	490b      	ldr	r1, [pc, #44]	; (e18 <spi_m_sync_init+0x40>)
     dec:	4b0b      	ldr	r3, [pc, #44]	; (e1c <spi_m_sync_init+0x44>)
     dee:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
     df0:	6065      	str	r5, [r4, #4]
	rc            = _spi_m_sync_init(&spi->dev, hw);
     df2:	1d20      	adds	r0, r4, #4
     df4:	0029      	movs	r1, r5
     df6:	4b0a      	ldr	r3, [pc, #40]	; (e20 <spi_m_sync_init+0x48>)
     df8:	4798      	blx	r3

	if (rc < 0) {
     dfa:	2800      	cmp	r0, #0
     dfc:	db06      	blt.n	e0c <spi_m_sync_init+0x34>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
     dfe:	4b09      	ldr	r3, [pc, #36]	; (e24 <spi_m_sync_init+0x4c>)
     e00:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
     e02:	4b09      	ldr	r3, [pc, #36]	; (e28 <spi_m_sync_init+0x50>)
     e04:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
     e06:	4b09      	ldr	r3, [pc, #36]	; (e2c <spi_m_sync_init+0x54>)
     e08:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
     e0a:	2000      	movs	r0, #0
}
     e0c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(spi && hw);
     e0e:	2000      	movs	r0, #0
     e10:	e7ea      	b.n	de8 <spi_m_sync_init+0x10>
     e12:	2000      	movs	r0, #0
     e14:	e7e8      	b.n	de8 <spi_m_sync_init+0x10>
     e16:	46c0      	nop			; (mov r8, r8)
     e18:	00001800 	.word	0x00001800
     e1c:	00000f19 	.word	0x00000f19
     e20:	00000fe5 	.word	0x00000fe5
     e24:	ffff8000 	.word	0xffff8000
     e28:	00000edd 	.word	0x00000edd
     e2c:	00000ea1 	.word	0x00000ea1

00000e30 <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
     e30:	b510      	push	{r4, lr}
     e32:	0004      	movs	r4, r0
	ASSERT(spi);
     e34:	1e43      	subs	r3, r0, #1
     e36:	4198      	sbcs	r0, r3
     e38:	b2c0      	uxtb	r0, r0
     e3a:	2257      	movs	r2, #87	; 0x57
     e3c:	4903      	ldr	r1, [pc, #12]	; (e4c <spi_m_sync_enable+0x1c>)
     e3e:	4b04      	ldr	r3, [pc, #16]	; (e50 <spi_m_sync_enable+0x20>)
     e40:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
     e42:	1d20      	adds	r0, r4, #4
     e44:	4b03      	ldr	r3, [pc, #12]	; (e54 <spi_m_sync_enable+0x24>)
     e46:	4798      	blx	r3
}
     e48:	bd10      	pop	{r4, pc}
     e4a:	46c0      	nop			; (mov r8, r8)
     e4c:	00001800 	.word	0x00001800
     e50:	00000f19 	.word	0x00000f19
     e54:	000011e1 	.word	0x000011e1

00000e58 <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
     e58:	b530      	push	{r4, r5, lr}
     e5a:	b087      	sub	sp, #28
     e5c:	0004      	movs	r4, r0
     e5e:	000d      	movs	r5, r1
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
     e60:	2800      	cmp	r0, #0
     e62:	d015      	beq.n	e90 <spi_m_sync_transfer+0x38>
     e64:	2900      	cmp	r1, #0
     e66:	d011      	beq.n	e8c <spi_m_sync_transfer+0x34>
     e68:	2001      	movs	r0, #1
     e6a:	22b3      	movs	r2, #179	; 0xb3
     e6c:	4909      	ldr	r1, [pc, #36]	; (e94 <spi_m_sync_transfer+0x3c>)
     e6e:	4b0a      	ldr	r3, [pc, #40]	; (e98 <spi_m_sync_transfer+0x40>)
     e70:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
     e72:	682b      	ldr	r3, [r5, #0]
     e74:	9303      	str	r3, [sp, #12]
	msg.rxbuf = p_xfer->rxbuf;
     e76:	686b      	ldr	r3, [r5, #4]
     e78:	9304      	str	r3, [sp, #16]
	msg.size  = p_xfer->size;
     e7a:	68ab      	ldr	r3, [r5, #8]
     e7c:	9301      	str	r3, [sp, #4]
     e7e:	9305      	str	r3, [sp, #20]
	return _spi_m_sync_trans(&spi->dev, &msg);
     e80:	1d20      	adds	r0, r4, #4
     e82:	a903      	add	r1, sp, #12
     e84:	4b05      	ldr	r3, [pc, #20]	; (e9c <spi_m_sync_transfer+0x44>)
     e86:	4798      	blx	r3
}
     e88:	b007      	add	sp, #28
     e8a:	bd30      	pop	{r4, r5, pc}
	ASSERT(spi && p_xfer);
     e8c:	2000      	movs	r0, #0
     e8e:	e7ec      	b.n	e6a <spi_m_sync_transfer+0x12>
     e90:	2000      	movs	r0, #0
     e92:	e7ea      	b.n	e6a <spi_m_sync_transfer+0x12>
     e94:	00001800 	.word	0x00001800
     e98:	00000f19 	.word	0x00000f19
     e9c:	00001215 	.word	0x00001215

00000ea0 <_spi_m_sync_io_write>:
{
     ea0:	b570      	push	{r4, r5, r6, lr}
     ea2:	b084      	sub	sp, #16
     ea4:	0004      	movs	r4, r0
     ea6:	000e      	movs	r6, r1
     ea8:	0015      	movs	r5, r2
	ASSERT(io);
     eaa:	1e43      	subs	r3, r0, #1
     eac:	4198      	sbcs	r0, r3
     eae:	b2c0      	uxtb	r0, r0
     eb0:	22a3      	movs	r2, #163	; 0xa3
     eb2:	4907      	ldr	r1, [pc, #28]	; (ed0 <_spi_m_sync_io_write+0x30>)
     eb4:	4b07      	ldr	r3, [pc, #28]	; (ed4 <_spi_m_sync_io_write+0x34>)
     eb6:	4798      	blx	r3
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     eb8:	0020      	movs	r0, r4
     eba:	380c      	subs	r0, #12
	xfer.rxbuf = 0;
     ebc:	2300      	movs	r3, #0
     ebe:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
     ec0:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
     ec2:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
     ec4:	a901      	add	r1, sp, #4
     ec6:	4b04      	ldr	r3, [pc, #16]	; (ed8 <_spi_m_sync_io_write+0x38>)
     ec8:	4798      	blx	r3
}
     eca:	b004      	add	sp, #16
     ecc:	bd70      	pop	{r4, r5, r6, pc}
     ece:	46c0      	nop			; (mov r8, r8)
     ed0:	00001800 	.word	0x00001800
     ed4:	00000f19 	.word	0x00000f19
     ed8:	00000e59 	.word	0x00000e59

00000edc <_spi_m_sync_io_read>:
{
     edc:	b570      	push	{r4, r5, r6, lr}
     ede:	b084      	sub	sp, #16
     ee0:	0004      	movs	r4, r0
     ee2:	000e      	movs	r6, r1
     ee4:	0015      	movs	r5, r2
	ASSERT(io);
     ee6:	1e43      	subs	r3, r0, #1
     ee8:	4198      	sbcs	r0, r3
     eea:	b2c0      	uxtb	r0, r0
     eec:	2287      	movs	r2, #135	; 0x87
     eee:	4907      	ldr	r1, [pc, #28]	; (f0c <_spi_m_sync_io_read+0x30>)
     ef0:	4b07      	ldr	r3, [pc, #28]	; (f10 <_spi_m_sync_io_read+0x34>)
     ef2:	4798      	blx	r3
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     ef4:	0020      	movs	r0, r4
     ef6:	380c      	subs	r0, #12
	xfer.rxbuf = buf;
     ef8:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
     efa:	2300      	movs	r3, #0
     efc:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
     efe:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
     f00:	a901      	add	r1, sp, #4
     f02:	4b04      	ldr	r3, [pc, #16]	; (f14 <_spi_m_sync_io_read+0x38>)
     f04:	4798      	blx	r3
}
     f06:	b004      	add	sp, #16
     f08:	bd70      	pop	{r4, r5, r6, pc}
     f0a:	46c0      	nop			; (mov r8, r8)
     f0c:	00001800 	.word	0x00001800
     f10:	00000f19 	.word	0x00000f19
     f14:	00000e59 	.word	0x00000e59

00000f18 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     f18:	2800      	cmp	r0, #0
     f1a:	d100      	bne.n	f1e <assert+0x6>
		__asm("BKPT #0");
     f1c:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     f1e:	4770      	bx	lr

00000f20 <_get_cycles_for_us>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
     f20:	b510      	push	{r4, lr}
     f22:	0003      	movs	r3, r0
		return (us * (freq / 10000) + 299) / 300;
     f24:	2064      	movs	r0, #100	; 0x64
     f26:	4358      	muls	r0, r3
     f28:	302c      	adds	r0, #44	; 0x2c
     f2a:	30ff      	adds	r0, #255	; 0xff
     f2c:	2196      	movs	r1, #150	; 0x96
     f2e:	0049      	lsls	r1, r1, #1
     f30:	4b01      	ldr	r3, [pc, #4]	; (f38 <_get_cycles_for_us+0x18>)
     f32:	4798      	blx	r3
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     f34:	bd10      	pop	{r4, pc}
     f36:	46c0      	nop			; (mov r8, r8)
     f38:	000013f1 	.word	0x000013f1

00000f3c <_delay_cycles>:
{
#ifndef _UNIT_TEST_
	(void)hw;
	(void)cycles;
#if defined __GNUC__
	__asm(".syntax unified\n"
     f3c:	3901      	subs	r1, #1
     f3e:	d8fd      	bhi.n	f3c <_delay_cycles>
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#endif
#endif
}
     f40:	4770      	bx	lr
	...

00000f44 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     f44:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     f46:	4b06      	ldr	r3, [pc, #24]	; (f60 <_init_chip+0x1c>)
     f48:	685a      	ldr	r2, [r3, #4]
     f4a:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
     f4c:	4b05      	ldr	r3, [pc, #20]	; (f64 <_init_chip+0x20>)
     f4e:	4798      	blx	r3
	_sysctrl_init_sources();
     f50:	4b05      	ldr	r3, [pc, #20]	; (f68 <_init_chip+0x24>)
     f52:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_sysctrl_init_referenced_generators();
     f54:	4b05      	ldr	r3, [pc, #20]	; (f6c <_init_chip+0x28>)
     f56:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     f58:	20ff      	movs	r0, #255	; 0xff
     f5a:	4b05      	ldr	r3, [pc, #20]	; (f70 <_init_chip+0x2c>)
     f5c:	4798      	blx	r3
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
     f5e:	bd10      	pop	{r4, pc}
     f60:	41004000 	.word	0x41004000
     f64:	00000f95 	.word	0x00000f95
     f68:	00001329 	.word	0x00001329
     f6c:	00001375 	.word	0x00001375
     f70:	00000f75 	.word	0x00000f75

00000f74 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
     f74:	07c3      	lsls	r3, r0, #31
     f76:	d50a      	bpl.n	f8e <_gclk_init_generators_by_fref+0x1a>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
     f78:	4b05      	ldr	r3, [pc, #20]	; (f90 <_gclk_init_generators_by_fref+0x1c>)
     f7a:	2280      	movs	r2, #128	; 0x80
     f7c:	0052      	lsls	r2, r2, #1
     f7e:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
     f80:	2283      	movs	r2, #131	; 0x83
     f82:	0252      	lsls	r2, r2, #9
     f84:	605a      	str	r2, [r3, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
     f86:	4b02      	ldr	r3, [pc, #8]	; (f90 <_gclk_init_generators_by_fref+0x1c>)
     f88:	785b      	ldrb	r3, [r3, #1]
     f8a:	09db      	lsrs	r3, r3, #7
     f8c:	d1fb      	bne.n	f86 <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
     f8e:	4770      	bx	lr
     f90:	40000c00 	.word	0x40000c00

00000f94 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
     f94:	4b06      	ldr	r3, [pc, #24]	; (fb0 <_pm_init+0x1c>)
     f96:	7a1a      	ldrb	r2, [r3, #8]
     f98:	b2d2      	uxtb	r2, r2
     f9a:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
     f9c:	7a5a      	ldrb	r2, [r3, #9]
     f9e:	b2d2      	uxtb	r2, r2
     fa0:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
     fa2:	7a9a      	ldrb	r2, [r3, #10]
     fa4:	b2d2      	uxtb	r2, r2
     fa6:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
     fa8:	7ada      	ldrb	r2, [r3, #11]
     faa:	b2d2      	uxtb	r2, r2
     fac:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
     fae:	4770      	bx	lr
     fb0:	40000400 	.word	0x40000400

00000fb4 <_sercom_get_hardware_index>:
{
#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)SERCOM0) / sizeof(Sercom);
#endif

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
     fb4:	4b02      	ldr	r3, [pc, #8]	; (fc0 <_sercom_get_hardware_index+0xc>)
     fb6:	469c      	mov	ip, r3
     fb8:	4460      	add	r0, ip
     fba:	0a80      	lsrs	r0, r0, #10
     fbc:	b2c0      	uxtb	r0, r0
}
     fbe:	4770      	bx	lr
     fc0:	bdfff800 	.word	0xbdfff800

00000fc4 <_spi_sync_enable>:
	};
}

static inline bool hri_sercomspi_is_syncing(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
     fc4:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
     fc6:	07db      	lsls	r3, r3, #31
     fc8:	d408      	bmi.n	fdc <_spi_sync_enable+0x18>
}

static inline void hri_sercomspi_set_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     fca:	6803      	ldr	r3, [r0, #0]
     fcc:	2202      	movs	r2, #2
     fce:	4313      	orrs	r3, r2
     fd0:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
     fd2:	69c3      	ldr	r3, [r0, #28]
     fd4:	079b      	lsls	r3, r3, #30
     fd6:	d1fc      	bne.n	fd2 <_spi_sync_enable+0xe>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
     fd8:	2000      	movs	r0, #0
}
     fda:	4770      	bx	lr
		return ERR_BUSY;
     fdc:	2004      	movs	r0, #4
     fde:	4240      	negs	r0, r0
     fe0:	e7fb      	b.n	fda <_spi_sync_enable+0x16>
	...

00000fe4 <_spi_m_sync_init>:

	return NULL;
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
     fe4:	b570      	push	{r4, r5, r6, lr}
     fe6:	0006      	movs	r6, r0
     fe8:	000c      	movs	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
     fea:	0008      	movs	r0, r1
     fec:	4b71      	ldr	r3, [pc, #452]	; (11b4 <_spi_m_sync_init+0x1d0>)
     fee:	4798      	blx	r3
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
     ff0:	2300      	movs	r3, #0
     ff2:	2b00      	cmp	r3, #0
     ff4:	d100      	bne.n	ff8 <_spi_m_sync_init+0x14>
     ff6:	e084      	b.n	1102 <_spi_m_sync_init+0x11e>
	return NULL;
     ff8:	2500      	movs	r5, #0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
     ffa:	2e00      	cmp	r6, #0
     ffc:	d100      	bne.n	1000 <_spi_m_sync_init+0x1c>
     ffe:	e08d      	b.n	111c <_spi_m_sync_init+0x138>
    1000:	2c00      	cmp	r4, #0
    1002:	d100      	bne.n	1006 <_spi_m_sync_init+0x22>
    1004:	e088      	b.n	1118 <_spi_m_sync_init+0x134>
    1006:	2001      	movs	r0, #1
    1008:	4a6b      	ldr	r2, [pc, #428]	; (11b8 <_spi_m_sync_init+0x1d4>)
    100a:	496c      	ldr	r1, [pc, #432]	; (11bc <_spi_m_sync_init+0x1d8>)
    100c:	4b6c      	ldr	r3, [pc, #432]	; (11c0 <_spi_m_sync_init+0x1dc>)
    100e:	4798      	blx	r3

	if (regs == NULL) {
    1010:	2d00      	cmp	r5, #0
    1012:	d100      	bne.n	1016 <_spi_m_sync_init+0x32>
    1014:	e0cb      	b.n	11ae <_spi_m_sync_init+0x1ca>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    1016:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    1018:	07db      	lsls	r3, r3, #31
    101a:	d421      	bmi.n	1060 <_spi_m_sync_init+0x7c>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    101c:	782a      	ldrb	r2, [r5, #0]
    101e:	786b      	ldrb	r3, [r5, #1]
    1020:	021b      	lsls	r3, r3, #8
    1022:	4313      	orrs	r3, r2
    1024:	78aa      	ldrb	r2, [r5, #2]
    1026:	0412      	lsls	r2, r2, #16
    1028:	4313      	orrs	r3, r2
    102a:	78ea      	ldrb	r2, [r5, #3]
    102c:	0612      	lsls	r2, r2, #24
    102e:	431a      	orrs	r2, r3
    1030:	231c      	movs	r3, #28
    1032:	401a      	ands	r2, r3
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1034:	69e3      	ldr	r3, [r4, #28]
    1036:	079b      	lsls	r3, r3, #30
    1038:	d1fc      	bne.n	1034 <_spi_m_sync_init+0x50>
static inline hri_sercomspi_ctrla_reg_t hri_sercomspi_get_CTRLA_reg(const void *const         hw,
                                                                    hri_sercomspi_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    103a:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    103c:	079b      	lsls	r3, r3, #30
    103e:	d509      	bpl.n	1054 <_spi_m_sync_init+0x70>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    1040:	6823      	ldr	r3, [r4, #0]
    1042:	2102      	movs	r1, #2
    1044:	438b      	bics	r3, r1
    1046:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1048:	69e3      	ldr	r3, [r4, #28]
    104a:	079b      	lsls	r3, r3, #30
    104c:	d1fc      	bne.n	1048 <_spi_m_sync_init+0x64>
    104e:	69e3      	ldr	r3, [r4, #28]
    1050:	079b      	lsls	r3, r3, #30
    1052:	d4fc      	bmi.n	104e <_spi_m_sync_init+0x6a>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    1054:	2301      	movs	r3, #1
    1056:	4313      	orrs	r3, r2
}

static inline void hri_sercomspi_write_CTRLA_reg(const void *const hw, hri_sercomspi_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    1058:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    105a:	69e3      	ldr	r3, [r4, #28]
    105c:	079b      	lsls	r3, r3, #30
    105e:	d1fc      	bne.n	105a <_spi_m_sync_init+0x76>
    1060:	69e3      	ldr	r3, [r4, #28]
    1062:	07db      	lsls	r3, r3, #31
    1064:	d4fc      	bmi.n	1060 <_spi_m_sync_init+0x7c>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    1066:	6034      	str	r4, [r6, #0]

	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    1068:	782b      	ldrb	r3, [r5, #0]
    106a:	786a      	ldrb	r2, [r5, #1]
    106c:	0212      	lsls	r2, r2, #8
    106e:	431a      	orrs	r2, r3
    1070:	78ab      	ldrb	r3, [r5, #2]
    1072:	041b      	lsls	r3, r3, #16
    1074:	431a      	orrs	r2, r3
    1076:	78eb      	ldrb	r3, [r5, #3]
    1078:	061b      	lsls	r3, r3, #24
    107a:	4313      	orrs	r3, r2
    107c:	221c      	movs	r2, #28
    107e:	4013      	ands	r3, r2
    1080:	2b08      	cmp	r3, #8
    1082:	d04d      	beq.n	1120 <_spi_m_sync_init+0x13c>
	ASSERT(hw && regs);
    1084:	2c00      	cmp	r4, #0
    1086:	d100      	bne.n	108a <_spi_m_sync_init+0xa6>
    1088:	e08d      	b.n	11a6 <_spi_m_sync_init+0x1c2>
    108a:	2d00      	cmp	r5, #0
    108c:	d100      	bne.n	1090 <_spi_m_sync_init+0xac>
    108e:	e088      	b.n	11a2 <_spi_m_sync_init+0x1be>
    1090:	2001      	movs	r0, #1
    1092:	4a4c      	ldr	r2, [pc, #304]	; (11c4 <_spi_m_sync_init+0x1e0>)
    1094:	4949      	ldr	r1, [pc, #292]	; (11bc <_spi_m_sync_init+0x1d8>)
    1096:	4b4a      	ldr	r3, [pc, #296]	; (11c0 <_spi_m_sync_init+0x1dc>)
    1098:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    109a:	782b      	ldrb	r3, [r5, #0]
    109c:	786a      	ldrb	r2, [r5, #1]
    109e:	0212      	lsls	r2, r2, #8
    10a0:	431a      	orrs	r2, r3
    10a2:	78ab      	ldrb	r3, [r5, #2]
    10a4:	041b      	lsls	r3, r3, #16
    10a6:	431a      	orrs	r2, r3
    10a8:	78eb      	ldrb	r3, [r5, #3]
    10aa:	061b      	lsls	r3, r3, #24
    10ac:	4313      	orrs	r3, r2
	hri_sercomspi_write_CTRLA_reg(
    10ae:	4a46      	ldr	r2, [pc, #280]	; (11c8 <_spi_m_sync_init+0x1e4>)
    10b0:	4013      	ands	r3, r2
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    10b2:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    10b4:	69e3      	ldr	r3, [r4, #28]
    10b6:	079b      	lsls	r3, r3, #30
    10b8:	d1fc      	bne.n	10b4 <_spi_m_sync_init+0xd0>
	    (regs->ctrlb
    10ba:	792b      	ldrb	r3, [r5, #4]
    10bc:	796a      	ldrb	r2, [r5, #5]
    10be:	0212      	lsls	r2, r2, #8
    10c0:	431a      	orrs	r2, r3
    10c2:	79ab      	ldrb	r3, [r5, #6]
    10c4:	041b      	lsls	r3, r3, #16
    10c6:	431a      	orrs	r2, r3
    10c8:	79eb      	ldrb	r3, [r5, #7]
    10ca:	061b      	lsls	r3, r3, #24
    10cc:	4313      	orrs	r3, r2
	        | (SERCOM_SPI_CTRLB_RXEN));
    10ce:	4a3f      	ldr	r2, [pc, #252]	; (11cc <_spi_m_sync_init+0x1e8>)
    10d0:	4013      	ands	r3, r2
	hri_sercomspi_write_CTRLB_reg(
    10d2:	2280      	movs	r2, #128	; 0x80
    10d4:	0292      	lsls	r2, r2, #10
    10d6:	4313      	orrs	r3, r2
}

static inline void hri_sercomspi_write_CTRLB_reg(const void *const hw, hri_sercomspi_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    10d8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    10da:	69e3      	ldr	r3, [r4, #28]
    10dc:	075b      	lsls	r3, r3, #29
    10de:	d1fc      	bne.n	10da <_spi_m_sync_init+0xf6>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    10e0:	7b2b      	ldrb	r3, [r5, #12]
}

static inline void hri_sercomspi_write_BAUD_reg(const void *const hw, hri_sercomspi_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.BAUD.reg = data;
    10e2:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    10e4:	7b6a      	ldrb	r2, [r5, #13]
}

static inline void hri_sercomspi_write_DBGCTRL_reg(const void *const hw, hri_sercomspi_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    10e6:	2330      	movs	r3, #48	; 0x30
    10e8:	54e2      	strb	r2, [r4, r3]
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    10ea:	792b      	ldrb	r3, [r5, #4]
    10ec:	075b      	lsls	r3, r3, #29
    10ee:	d15c      	bne.n	11aa <_spi_m_sync_init+0x1c6>
    10f0:	2301      	movs	r3, #1
    10f2:	7133      	strb	r3, [r6, #4]

	dev->dummy_byte = regs->dummy_byte;
    10f4:	7baa      	ldrb	r2, [r5, #14]
    10f6:	7beb      	ldrb	r3, [r5, #15]
    10f8:	021b      	lsls	r3, r3, #8
    10fa:	4313      	orrs	r3, r2
    10fc:	80f3      	strh	r3, [r6, #6]

	return ERR_NONE;
    10fe:	2000      	movs	r0, #0
}
    1100:	bd70      	pop	{r4, r5, r6, pc}
		if (sercomspi_regs[i].n == n) {
    1102:	2805      	cmp	r0, #5
    1104:	d002      	beq.n	110c <_spi_m_sync_init+0x128>
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    1106:	3301      	adds	r3, #1
    1108:	b2db      	uxtb	r3, r3
    110a:	e772      	b.n	ff2 <_spi_m_sync_init+0xe>
			return &sercomspi_regs[i];
    110c:	011d      	lsls	r5, r3, #4
    110e:	18ea      	adds	r2, r5, r3
    1110:	4d2f      	ldr	r5, [pc, #188]	; (11d0 <_spi_m_sync_init+0x1ec>)
    1112:	353c      	adds	r5, #60	; 0x3c
    1114:	18ad      	adds	r5, r5, r2
    1116:	e770      	b.n	ffa <_spi_m_sync_init+0x16>
	ASSERT(dev && hw);
    1118:	2000      	movs	r0, #0
    111a:	e775      	b.n	1008 <_spi_m_sync_init+0x24>
    111c:	2000      	movs	r0, #0
    111e:	e773      	b.n	1008 <_spi_m_sync_init+0x24>
	ASSERT(hw && regs);
    1120:	2c00      	cmp	r4, #0
    1122:	d03c      	beq.n	119e <_spi_m_sync_init+0x1ba>
    1124:	2d00      	cmp	r5, #0
    1126:	d038      	beq.n	119a <_spi_m_sync_init+0x1b6>
    1128:	2001      	movs	r0, #1
    112a:	4a2a      	ldr	r2, [pc, #168]	; (11d4 <_spi_m_sync_init+0x1f0>)
    112c:	4923      	ldr	r1, [pc, #140]	; (11bc <_spi_m_sync_init+0x1d8>)
    112e:	4b24      	ldr	r3, [pc, #144]	; (11c0 <_spi_m_sync_init+0x1dc>)
    1130:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    1132:	782b      	ldrb	r3, [r5, #0]
    1134:	786a      	ldrb	r2, [r5, #1]
    1136:	0212      	lsls	r2, r2, #8
    1138:	431a      	orrs	r2, r3
    113a:	78ab      	ldrb	r3, [r5, #2]
    113c:	041b      	lsls	r3, r3, #16
    113e:	431a      	orrs	r2, r3
    1140:	78eb      	ldrb	r3, [r5, #3]
    1142:	061b      	lsls	r3, r3, #24
    1144:	4313      	orrs	r3, r2
	hri_sercomspi_write_CTRLA_reg(
    1146:	4a20      	ldr	r2, [pc, #128]	; (11c8 <_spi_m_sync_init+0x1e4>)
    1148:	4013      	ands	r3, r2
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    114a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    114c:	69e3      	ldr	r3, [r4, #28]
    114e:	079b      	lsls	r3, r3, #30
    1150:	d1fc      	bne.n	114c <_spi_m_sync_init+0x168>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    1152:	792b      	ldrb	r3, [r5, #4]
    1154:	796a      	ldrb	r2, [r5, #5]
    1156:	0212      	lsls	r2, r2, #8
    1158:	431a      	orrs	r2, r3
    115a:	79ab      	ldrb	r3, [r5, #6]
    115c:	041b      	lsls	r3, r3, #16
    115e:	431a      	orrs	r2, r3
    1160:	79eb      	ldrb	r3, [r5, #7]
    1162:	061b      	lsls	r3, r3, #24
    1164:	4313      	orrs	r3, r2
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    1166:	4a1c      	ldr	r2, [pc, #112]	; (11d8 <_spi_m_sync_init+0x1f4>)
    1168:	4013      	ands	r3, r2
	hri_sercomspi_write_CTRLB_reg(hw,
    116a:	4a1c      	ldr	r2, [pc, #112]	; (11dc <_spi_m_sync_init+0x1f8>)
    116c:	4313      	orrs	r3, r2
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    116e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1170:	69e3      	ldr	r3, [r4, #28]
    1172:	075b      	lsls	r3, r3, #29
    1174:	d1fc      	bne.n	1170 <_spi_m_sync_init+0x18c>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    1176:	7a2b      	ldrb	r3, [r5, #8]
    1178:	7a6a      	ldrb	r2, [r5, #9]
    117a:	0212      	lsls	r2, r2, #8
    117c:	431a      	orrs	r2, r3
    117e:	7aab      	ldrb	r3, [r5, #10]
    1180:	041b      	lsls	r3, r3, #16
    1182:	431a      	orrs	r2, r3
    1184:	7aeb      	ldrb	r3, [r5, #11]
    1186:	061b      	lsls	r3, r3, #24
    1188:	4313      	orrs	r3, r2
	((Sercom *)hw)->SPI.ADDR.reg = data;
    118a:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    118c:	7b6a      	ldrb	r2, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    118e:	2330      	movs	r3, #48	; 0x30
    1190:	54e2      	strb	r2, [r4, r3]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    1192:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    1194:	2b00      	cmp	r3, #0
    1196:	d1fc      	bne.n	1192 <_spi_m_sync_init+0x1ae>
    1198:	e7a7      	b.n	10ea <_spi_m_sync_init+0x106>
	ASSERT(hw && regs);
    119a:	2000      	movs	r0, #0
    119c:	e7c5      	b.n	112a <_spi_m_sync_init+0x146>
    119e:	2000      	movs	r0, #0
    11a0:	e7c3      	b.n	112a <_spi_m_sync_init+0x146>
	ASSERT(hw && regs);
    11a2:	2000      	movs	r0, #0
    11a4:	e775      	b.n	1092 <_spi_m_sync_init+0xae>
    11a6:	2000      	movs	r0, #0
    11a8:	e773      	b.n	1092 <_spi_m_sync_init+0xae>
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    11aa:	2302      	movs	r3, #2
    11ac:	e7a1      	b.n	10f2 <_spi_m_sync_init+0x10e>
		return ERR_INVALID_ARG;
    11ae:	200d      	movs	r0, #13
    11b0:	4240      	negs	r0, r0
    11b2:	e7a5      	b.n	1100 <_spi_m_sync_init+0x11c>
    11b4:	00000fb5 	.word	0x00000fb5
    11b8:	00000925 	.word	0x00000925
    11bc:	0000186c 	.word	0x0000186c
    11c0:	00000f19 	.word	0x00000f19
    11c4:	000008ef 	.word	0x000008ef
    11c8:	fffffefc 	.word	0xfffffefc
    11cc:	fffd1dbf 	.word	0xfffd1dbf
    11d0:	0000181c 	.word	0x0000181c
    11d4:	00000903 	.word	0x00000903
    11d8:	fffdddbf 	.word	0xfffdddbf
    11dc:	00020240 	.word	0x00020240

000011e0 <_spi_m_sync_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
    11e0:	b510      	push	{r4, lr}
    11e2:	1e04      	subs	r4, r0, #0
	ASSERT(dev && dev->prvt);
    11e4:	d00e      	beq.n	1204 <_spi_m_sync_enable+0x24>
    11e6:	6803      	ldr	r3, [r0, #0]
    11e8:	2b00      	cmp	r3, #0
    11ea:	d009      	beq.n	1200 <_spi_m_sync_enable+0x20>
    11ec:	2001      	movs	r0, #1
    11ee:	2298      	movs	r2, #152	; 0x98
    11f0:	0112      	lsls	r2, r2, #4
    11f2:	4905      	ldr	r1, [pc, #20]	; (1208 <_spi_m_sync_enable+0x28>)
    11f4:	4b05      	ldr	r3, [pc, #20]	; (120c <_spi_m_sync_enable+0x2c>)
    11f6:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    11f8:	6820      	ldr	r0, [r4, #0]
    11fa:	4b05      	ldr	r3, [pc, #20]	; (1210 <_spi_m_sync_enable+0x30>)
    11fc:	4798      	blx	r3
}
    11fe:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
    1200:	2000      	movs	r0, #0
    1202:	e7f4      	b.n	11ee <_spi_m_sync_enable+0xe>
    1204:	2000      	movs	r0, #0
    1206:	e7f2      	b.n	11ee <_spi_m_sync_enable+0xe>
    1208:	0000186c 	.word	0x0000186c
    120c:	00000f19 	.word	0x00000f19
    1210:	00000fc5 	.word	0x00000fc5

00001214 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    1214:	b5f0      	push	{r4, r5, r6, r7, lr}
    1216:	46ce      	mov	lr, r9
    1218:	4647      	mov	r7, r8
    121a:	b580      	push	{r7, lr}
    121c:	b089      	sub	sp, #36	; 0x24
    121e:	4681      	mov	r9, r0
    1220:	000d      	movs	r5, r1
	void *                 hw   = dev->prvt;
    1222:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    1224:	680b      	ldr	r3, [r1, #0]
    1226:	9303      	str	r3, [sp, #12]
    1228:	684b      	ldr	r3, [r1, #4]
    122a:	9304      	str	r3, [sp, #16]
    122c:	2300      	movs	r3, #0
    122e:	9305      	str	r3, [sp, #20]
    1230:	9306      	str	r3, [sp, #24]
    1232:	7906      	ldrb	r6, [r0, #4]

	ASSERT(dev && hw);
    1234:	2800      	cmp	r0, #0
    1236:	d014      	beq.n	1262 <_spi_m_sync_trans+0x4e>
    1238:	2c00      	cmp	r4, #0
    123a:	d010      	beq.n	125e <_spi_m_sync_trans+0x4a>
    123c:	2001      	movs	r0, #1
    123e:	4a37      	ldr	r2, [pc, #220]	; (131c <_spi_m_sync_trans+0x108>)
    1240:	4937      	ldr	r1, [pc, #220]	; (1320 <_spi_m_sync_trans+0x10c>)
    1242:	4b38      	ldr	r3, [pc, #224]	; (1324 <_spi_m_sync_trans+0x110>)
    1244:	4798      	blx	r3
    1246:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    1248:	075b      	lsls	r3, r3, #29
    124a:	d164      	bne.n	1316 <_spi_m_sync_trans+0x102>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    124c:	69e3      	ldr	r3, [r4, #28]
    124e:	079b      	lsls	r3, r3, #30
    1250:	d1fc      	bne.n	124c <_spi_m_sync_trans+0x38>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    1252:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    1254:	079b      	lsls	r3, r3, #30
    1256:	d420      	bmi.n	129a <_spi_m_sync_trans+0x86>
		return ERR_NOT_INITIALIZED;
    1258:	2014      	movs	r0, #20
    125a:	4240      	negs	r0, r0
    125c:	e056      	b.n	130c <_spi_m_sync_trans+0xf8>
	ASSERT(dev && hw);
    125e:	2000      	movs	r0, #0
    1260:	e7ed      	b.n	123e <_spi_m_sync_trans+0x2a>
    1262:	2000      	movs	r0, #0
    1264:	e7eb      	b.n	123e <_spi_m_sync_trans+0x2a>
		return false;
    1266:	2200      	movs	r2, #0
    1268:	e02d      	b.n	12c6 <_spi_m_sync_trans+0xb2>
			data |= (*ctrl->txbuf) << 8;
    126a:	7848      	ldrb	r0, [r1, #1]
    126c:	0200      	lsls	r0, r0, #8
    126e:	4647      	mov	r7, r8
    1270:	4307      	orrs	r7, r0
    1272:	46b8      	mov	r8, r7
			ctrl->txbuf++;
    1274:	3102      	adds	r1, #2
    1276:	9103      	str	r1, [sp, #12]
	ctrl->txcnt++;
    1278:	3201      	adds	r2, #1
    127a:	9205      	str	r2, [sp, #20]
	((Sercom *)hw)->SPI.DATA.reg = data;
    127c:	4642      	mov	r2, r8
    127e:	62a2      	str	r2, [r4, #40]	; 0x28
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    1280:	b25b      	sxtb	r3, r3
    1282:	2b00      	cmp	r3, #0
    1284:	db35      	blt.n	12f2 <_spi_m_sync_trans+0xde>
	return ERR_NONE;
    1286:	2000      	movs	r0, #0
			}
		}

		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
    1288:	2800      	cmp	r0, #0
    128a:	db3a      	blt.n	1302 <_spi_m_sync_trans+0xee>
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    128c:	9805      	ldr	r0, [sp, #20]
    128e:	68ab      	ldr	r3, [r5, #8]
    1290:	4298      	cmp	r0, r3
    1292:	d302      	bcc.n	129a <_spi_m_sync_trans+0x86>
    1294:	9a06      	ldr	r2, [sp, #24]
    1296:	4293      	cmp	r3, r2
    1298:	d933      	bls.n	1302 <_spi_m_sync_trans+0xee>
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    129a:	7e23      	ldrb	r3, [r4, #24]
    129c:	b2db      	uxtb	r3, r3
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    129e:	075a      	lsls	r2, r3, #29
    12a0:	d5e1      	bpl.n	1266 <_spi_m_sync_trans+0x52>
	return ((Sercom *)hw)->SPI.DATA.reg;
    12a2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    12a4:	9a04      	ldr	r2, [sp, #16]
    12a6:	2a00      	cmp	r2, #0
    12a8:	d008      	beq.n	12bc <_spi_m_sync_trans+0xa8>
		*ctrl->rxbuf++ = (uint8_t)data;
    12aa:	1c50      	adds	r0, r2, #1
    12ac:	9004      	str	r0, [sp, #16]
    12ae:	7011      	strb	r1, [r2, #0]
		if (ctrl->char_size > 1) {
    12b0:	2e01      	cmp	r6, #1
    12b2:	d903      	bls.n	12bc <_spi_m_sync_trans+0xa8>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    12b4:	1c90      	adds	r0, r2, #2
    12b6:	9004      	str	r0, [sp, #16]
    12b8:	0a09      	lsrs	r1, r1, #8
    12ba:	7051      	strb	r1, [r2, #1]
	ctrl->rxcnt++;
    12bc:	9a06      	ldr	r2, [sp, #24]
    12be:	9201      	str	r2, [sp, #4]
    12c0:	3201      	adds	r2, #1
    12c2:	9206      	str	r2, [sp, #24]
	return true;
    12c4:	2201      	movs	r2, #1
		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
    12c6:	2a00      	cmp	r2, #0
    12c8:	d1da      	bne.n	1280 <_spi_m_sync_trans+0x6c>
			if (ctrl.rxcnt >= ctrl.txcnt) {
    12ca:	9906      	ldr	r1, [sp, #24]
    12cc:	9a05      	ldr	r2, [sp, #20]
    12ce:	4291      	cmp	r1, r2
    12d0:	d3d6      	bcc.n	1280 <_spi_m_sync_trans+0x6c>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    12d2:	4649      	mov	r1, r9
    12d4:	88c8      	ldrh	r0, [r1, #6]
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    12d6:	07d9      	lsls	r1, r3, #31
    12d8:	d5d2      	bpl.n	1280 <_spi_m_sync_trans+0x6c>
	if (ctrl->txbuf) {
    12da:	9903      	ldr	r1, [sp, #12]
    12dc:	2900      	cmp	r1, #0
    12de:	d006      	beq.n	12ee <_spi_m_sync_trans+0xda>
		data = *ctrl->txbuf++;
    12e0:	1c48      	adds	r0, r1, #1
    12e2:	9003      	str	r0, [sp, #12]
    12e4:	7808      	ldrb	r0, [r1, #0]
    12e6:	4680      	mov	r8, r0
		if (ctrl->char_size > 1) {
    12e8:	2e01      	cmp	r6, #1
    12ea:	d8be      	bhi.n	126a <_spi_m_sync_trans+0x56>
    12ec:	e7c4      	b.n	1278 <_spi_m_sync_trans+0x64>
		data = dummy;
    12ee:	4680      	mov	r8, r0
    12f0:	e7c2      	b.n	1278 <_spi_m_sync_trans+0x64>
}

static inline void hri_sercomspi_clear_STATUS_reg(const void *const hw, hri_sercomspi_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    12f2:	2301      	movs	r3, #1
    12f4:	425b      	negs	r3, r3
    12f6:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    12f8:	3381      	adds	r3, #129	; 0x81
    12fa:	7623      	strb	r3, [r4, #24]
		return ERR_OVERFLOW;
    12fc:	2013      	movs	r0, #19
    12fe:	4240      	negs	r0, r0
    1300:	e7c2      	b.n	1288 <_spi_m_sync_trans+0x74>
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    1302:	7e23      	ldrb	r3, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    1304:	079b      	lsls	r3, r3, #30
    1306:	d0fc      	beq.n	1302 <_spi_m_sync_trans+0xee>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    1308:	2303      	movs	r3, #3
    130a:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    130c:	b009      	add	sp, #36	; 0x24
    130e:	bc0c      	pop	{r2, r3}
    1310:	4690      	mov	r8, r2
    1312:	4699      	mov	r9, r3
    1314:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_BUSY;
    1316:	2004      	movs	r0, #4
    1318:	4240      	negs	r0, r0
    131a:	e7f7      	b.n	130c <_spi_m_sync_trans+0xf8>
    131c:	00000a85 	.word	0x00000a85
    1320:	0000186c 	.word	0x0000186c
    1324:	00000f19 	.word	0x00000f19

00001328 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    1328:	4b0f      	ldr	r3, [pc, #60]	; (1368 <_sysctrl_init_sources+0x40>)
    132a:	6a19      	ldr	r1, [r3, #32]
	tmp = (tmp & SYSCTRL_OSC8M_CALIB_Msk) >> SYSCTRL_OSC8M_CALIB_Pos;
    132c:	0c09      	lsrs	r1, r1, #16
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    132e:	6a1a      	ldr	r2, [r3, #32]

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    1330:	0f92      	lsrs	r2, r2, #30
    1332:	0792      	lsls	r2, r2, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
    1334:	0409      	lsls	r1, r1, #16
    1336:	480d      	ldr	r0, [pc, #52]	; (136c <_sysctrl_init_sources+0x44>)
    1338:	4001      	ands	r1, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    133a:	430a      	orrs	r2, r1
	hri_sysctrl_write_OSC8M_reg(hw,
    133c:	490c      	ldr	r1, [pc, #48]	; (1370 <_sysctrl_init_sources+0x48>)
    133e:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
    1340:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1342:	699a      	ldr	r2, [r3, #24]
    1344:	2102      	movs	r1, #2
    1346:	430a      	orrs	r2, r1
    1348:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
    134a:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
    134c:	311d      	adds	r1, #29
    134e:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
    1350:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
    1352:	4b05      	ldr	r3, [pc, #20]	; (1368 <_sysctrl_init_sources+0x40>)
    1354:	68db      	ldr	r3, [r3, #12]
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
    1356:	071b      	lsls	r3, r3, #28
    1358:	d5fb      	bpl.n	1352 <_sysctrl_init_sources+0x2a>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
    135a:	4a03      	ldr	r2, [pc, #12]	; (1368 <_sysctrl_init_sources+0x40>)
    135c:	6a13      	ldr	r3, [r2, #32]
    135e:	2180      	movs	r1, #128	; 0x80
    1360:	430b      	orrs	r3, r1
    1362:	6213      	str	r3, [r2, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
    1364:	4770      	bx	lr
    1366:	46c0      	nop			; (mov r8, r8)
    1368:	40000800 	.word	0x40000800
    136c:	0fff0000 	.word	0x0fff0000
    1370:	00000302 	.word	0x00000302

00001374 <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
    1374:	4a02      	ldr	r2, [pc, #8]	; (1380 <_sysctrl_init_referenced_generators+0xc>)
    1376:	6993      	ldr	r3, [r2, #24]
    1378:	2102      	movs	r1, #2
    137a:	438b      	bics	r3, r1
    137c:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
    137e:	4770      	bx	lr
    1380:	40000800 	.word	0x40000800

00001384 <main>:
#include <hal_gpio.h>
#include "gfx_mono_main.h"
#include "gfx_mono_font_basic_6x7.h"

int main(void)
{
    1384:	b530      	push	{r4, r5, lr}
    1386:	b087      	sub	sp, #28
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    1388:	4b0f      	ldr	r3, [pc, #60]	; (13c8 <main+0x44>)
    138a:	4798      	blx	r3

	// Display Message
	const uint8_t msg[] = "Hello World";
    138c:	ac03      	add	r4, sp, #12
    138e:	4b0f      	ldr	r3, [pc, #60]	; (13cc <main+0x48>)
    1390:	0022      	movs	r2, r4
    1392:	cb23      	ldmia	r3!, {r0, r1, r5}
    1394:	c223      	stmia	r2!, {r0, r1, r5}
	
	// Enable SPI and OLED
	spi_m_sync_enable(&DISPLAY_SPI);
    1396:	480e      	ldr	r0, [pc, #56]	; (13d0 <main+0x4c>)
    1398:	4b0e      	ldr	r3, [pc, #56]	; (13d4 <main+0x50>)
    139a:	4798      	blx	r3
	gfx_mono_init();
    139c:	4b0e      	ldr	r3, [pc, #56]	; (13d8 <main+0x54>)
    139e:	4798      	blx	r3
	
	// Draw a Rectangle
	gfx_mono_draw_rect(&MONOCHROME_GRAPHICS_desc,
    13a0:	2301      	movs	r3, #1
    13a2:	9301      	str	r3, [sp, #4]
    13a4:	331f      	adds	r3, #31
    13a6:	9300      	str	r3, [sp, #0]
    13a8:	3360      	adds	r3, #96	; 0x60
    13aa:	2200      	movs	r2, #0
    13ac:	2100      	movs	r1, #0
    13ae:	480b      	ldr	r0, [pc, #44]	; (13dc <main+0x58>)
    13b0:	4d0b      	ldr	r5, [pc, #44]	; (13e0 <main+0x5c>)
    13b2:	47a8      	blx	r5
						 GFX_PIXEL_SET
						 );
	
	
	// Draw a Message
	gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, msg, 20, 12, &basic_6x7);
    13b4:	4b0b      	ldr	r3, [pc, #44]	; (13e4 <main+0x60>)
    13b6:	9300      	str	r3, [sp, #0]
    13b8:	230c      	movs	r3, #12
    13ba:	2214      	movs	r2, #20
    13bc:	0021      	movs	r1, r4
    13be:	480a      	ldr	r0, [pc, #40]	; (13e8 <main+0x64>)
    13c0:	4c0a      	ldr	r4, [pc, #40]	; (13ec <main+0x68>)
    13c2:	47a0      	blx	r4
    13c4:	e7fe      	b.n	13c4 <main+0x40>
    13c6:	46c0      	nop			; (mov r8, r8)
    13c8:	00000115 	.word	0x00000115
    13cc:	00001888 	.word	0x00001888
    13d0:	20000294 	.word	0x20000294
    13d4:	00000e31 	.word	0x00000e31
    13d8:	00000d21 	.word	0x00000d21
    13dc:	200002ac 	.word	0x200002ac
    13e0:	00000ad9 	.word	0x00000ad9
    13e4:	2000003c 	.word	0x2000003c
    13e8:	200002b0 	.word	0x200002b0
    13ec:	00000c95 	.word	0x00000c95

000013f0 <__udivsi3>:
    13f0:	2200      	movs	r2, #0
    13f2:	0843      	lsrs	r3, r0, #1
    13f4:	428b      	cmp	r3, r1
    13f6:	d374      	bcc.n	14e2 <__udivsi3+0xf2>
    13f8:	0903      	lsrs	r3, r0, #4
    13fa:	428b      	cmp	r3, r1
    13fc:	d35f      	bcc.n	14be <__udivsi3+0xce>
    13fe:	0a03      	lsrs	r3, r0, #8
    1400:	428b      	cmp	r3, r1
    1402:	d344      	bcc.n	148e <__udivsi3+0x9e>
    1404:	0b03      	lsrs	r3, r0, #12
    1406:	428b      	cmp	r3, r1
    1408:	d328      	bcc.n	145c <__udivsi3+0x6c>
    140a:	0c03      	lsrs	r3, r0, #16
    140c:	428b      	cmp	r3, r1
    140e:	d30d      	bcc.n	142c <__udivsi3+0x3c>
    1410:	22ff      	movs	r2, #255	; 0xff
    1412:	0209      	lsls	r1, r1, #8
    1414:	ba12      	rev	r2, r2
    1416:	0c03      	lsrs	r3, r0, #16
    1418:	428b      	cmp	r3, r1
    141a:	d302      	bcc.n	1422 <__udivsi3+0x32>
    141c:	1212      	asrs	r2, r2, #8
    141e:	0209      	lsls	r1, r1, #8
    1420:	d065      	beq.n	14ee <__udivsi3+0xfe>
    1422:	0b03      	lsrs	r3, r0, #12
    1424:	428b      	cmp	r3, r1
    1426:	d319      	bcc.n	145c <__udivsi3+0x6c>
    1428:	e000      	b.n	142c <__udivsi3+0x3c>
    142a:	0a09      	lsrs	r1, r1, #8
    142c:	0bc3      	lsrs	r3, r0, #15
    142e:	428b      	cmp	r3, r1
    1430:	d301      	bcc.n	1436 <__udivsi3+0x46>
    1432:	03cb      	lsls	r3, r1, #15
    1434:	1ac0      	subs	r0, r0, r3
    1436:	4152      	adcs	r2, r2
    1438:	0b83      	lsrs	r3, r0, #14
    143a:	428b      	cmp	r3, r1
    143c:	d301      	bcc.n	1442 <__udivsi3+0x52>
    143e:	038b      	lsls	r3, r1, #14
    1440:	1ac0      	subs	r0, r0, r3
    1442:	4152      	adcs	r2, r2
    1444:	0b43      	lsrs	r3, r0, #13
    1446:	428b      	cmp	r3, r1
    1448:	d301      	bcc.n	144e <__udivsi3+0x5e>
    144a:	034b      	lsls	r3, r1, #13
    144c:	1ac0      	subs	r0, r0, r3
    144e:	4152      	adcs	r2, r2
    1450:	0b03      	lsrs	r3, r0, #12
    1452:	428b      	cmp	r3, r1
    1454:	d301      	bcc.n	145a <__udivsi3+0x6a>
    1456:	030b      	lsls	r3, r1, #12
    1458:	1ac0      	subs	r0, r0, r3
    145a:	4152      	adcs	r2, r2
    145c:	0ac3      	lsrs	r3, r0, #11
    145e:	428b      	cmp	r3, r1
    1460:	d301      	bcc.n	1466 <__udivsi3+0x76>
    1462:	02cb      	lsls	r3, r1, #11
    1464:	1ac0      	subs	r0, r0, r3
    1466:	4152      	adcs	r2, r2
    1468:	0a83      	lsrs	r3, r0, #10
    146a:	428b      	cmp	r3, r1
    146c:	d301      	bcc.n	1472 <__udivsi3+0x82>
    146e:	028b      	lsls	r3, r1, #10
    1470:	1ac0      	subs	r0, r0, r3
    1472:	4152      	adcs	r2, r2
    1474:	0a43      	lsrs	r3, r0, #9
    1476:	428b      	cmp	r3, r1
    1478:	d301      	bcc.n	147e <__udivsi3+0x8e>
    147a:	024b      	lsls	r3, r1, #9
    147c:	1ac0      	subs	r0, r0, r3
    147e:	4152      	adcs	r2, r2
    1480:	0a03      	lsrs	r3, r0, #8
    1482:	428b      	cmp	r3, r1
    1484:	d301      	bcc.n	148a <__udivsi3+0x9a>
    1486:	020b      	lsls	r3, r1, #8
    1488:	1ac0      	subs	r0, r0, r3
    148a:	4152      	adcs	r2, r2
    148c:	d2cd      	bcs.n	142a <__udivsi3+0x3a>
    148e:	09c3      	lsrs	r3, r0, #7
    1490:	428b      	cmp	r3, r1
    1492:	d301      	bcc.n	1498 <__udivsi3+0xa8>
    1494:	01cb      	lsls	r3, r1, #7
    1496:	1ac0      	subs	r0, r0, r3
    1498:	4152      	adcs	r2, r2
    149a:	0983      	lsrs	r3, r0, #6
    149c:	428b      	cmp	r3, r1
    149e:	d301      	bcc.n	14a4 <__udivsi3+0xb4>
    14a0:	018b      	lsls	r3, r1, #6
    14a2:	1ac0      	subs	r0, r0, r3
    14a4:	4152      	adcs	r2, r2
    14a6:	0943      	lsrs	r3, r0, #5
    14a8:	428b      	cmp	r3, r1
    14aa:	d301      	bcc.n	14b0 <__udivsi3+0xc0>
    14ac:	014b      	lsls	r3, r1, #5
    14ae:	1ac0      	subs	r0, r0, r3
    14b0:	4152      	adcs	r2, r2
    14b2:	0903      	lsrs	r3, r0, #4
    14b4:	428b      	cmp	r3, r1
    14b6:	d301      	bcc.n	14bc <__udivsi3+0xcc>
    14b8:	010b      	lsls	r3, r1, #4
    14ba:	1ac0      	subs	r0, r0, r3
    14bc:	4152      	adcs	r2, r2
    14be:	08c3      	lsrs	r3, r0, #3
    14c0:	428b      	cmp	r3, r1
    14c2:	d301      	bcc.n	14c8 <__udivsi3+0xd8>
    14c4:	00cb      	lsls	r3, r1, #3
    14c6:	1ac0      	subs	r0, r0, r3
    14c8:	4152      	adcs	r2, r2
    14ca:	0883      	lsrs	r3, r0, #2
    14cc:	428b      	cmp	r3, r1
    14ce:	d301      	bcc.n	14d4 <__udivsi3+0xe4>
    14d0:	008b      	lsls	r3, r1, #2
    14d2:	1ac0      	subs	r0, r0, r3
    14d4:	4152      	adcs	r2, r2
    14d6:	0843      	lsrs	r3, r0, #1
    14d8:	428b      	cmp	r3, r1
    14da:	d301      	bcc.n	14e0 <__udivsi3+0xf0>
    14dc:	004b      	lsls	r3, r1, #1
    14de:	1ac0      	subs	r0, r0, r3
    14e0:	4152      	adcs	r2, r2
    14e2:	1a41      	subs	r1, r0, r1
    14e4:	d200      	bcs.n	14e8 <__udivsi3+0xf8>
    14e6:	4601      	mov	r1, r0
    14e8:	4152      	adcs	r2, r2
    14ea:	4610      	mov	r0, r2
    14ec:	4770      	bx	lr
    14ee:	e7ff      	b.n	14f0 <__udivsi3+0x100>
    14f0:	b501      	push	{r0, lr}
    14f2:	2000      	movs	r0, #0
    14f4:	f000 f806 	bl	1504 <__aeabi_idiv0>
    14f8:	bd02      	pop	{r1, pc}
    14fa:	46c0      	nop			; (mov r8, r8)

000014fc <__aeabi_uidivmod>:
    14fc:	2900      	cmp	r1, #0
    14fe:	d0f7      	beq.n	14f0 <__udivsi3+0x100>
    1500:	e776      	b.n	13f0 <__udivsi3>
    1502:	4770      	bx	lr

00001504 <__aeabi_idiv0>:
    1504:	4770      	bx	lr
    1506:	46c0      	nop			; (mov r8, r8)

00001508 <__libc_init_array>:
    1508:	b570      	push	{r4, r5, r6, lr}
    150a:	2600      	movs	r6, #0
    150c:	4d0c      	ldr	r5, [pc, #48]	; (1540 <__libc_init_array+0x38>)
    150e:	4c0d      	ldr	r4, [pc, #52]	; (1544 <__libc_init_array+0x3c>)
    1510:	1b64      	subs	r4, r4, r5
    1512:	10a4      	asrs	r4, r4, #2
    1514:	42a6      	cmp	r6, r4
    1516:	d109      	bne.n	152c <__libc_init_array+0x24>
    1518:	2600      	movs	r6, #0
    151a:	f000 f9bb 	bl	1894 <_init>
    151e:	4d0a      	ldr	r5, [pc, #40]	; (1548 <__libc_init_array+0x40>)
    1520:	4c0a      	ldr	r4, [pc, #40]	; (154c <__libc_init_array+0x44>)
    1522:	1b64      	subs	r4, r4, r5
    1524:	10a4      	asrs	r4, r4, #2
    1526:	42a6      	cmp	r6, r4
    1528:	d105      	bne.n	1536 <__libc_init_array+0x2e>
    152a:	bd70      	pop	{r4, r5, r6, pc}
    152c:	00b3      	lsls	r3, r6, #2
    152e:	58eb      	ldr	r3, [r5, r3]
    1530:	4798      	blx	r3
    1532:	3601      	adds	r6, #1
    1534:	e7ee      	b.n	1514 <__libc_init_array+0xc>
    1536:	00b3      	lsls	r3, r6, #2
    1538:	58eb      	ldr	r3, [r5, r3]
    153a:	4798      	blx	r3
    153c:	3601      	adds	r6, #1
    153e:	e7f2      	b.n	1526 <__libc_init_array+0x1e>
    1540:	000018a0 	.word	0x000018a0
    1544:	000018a0 	.word	0x000018a0
    1548:	000018a0 	.word	0x000018a0
    154c:	000018a4 	.word	0x000018a4

00001550 <basic_6x7_glyphs>:
    1550:	00000000 20000000 20202020 50502000     .......     . PP
    1560:	00000050 f8505000 5050f850 70a07820     P....PP.P.PP x.p
    1570:	c020f028 402010c8 90601898 90a840a0     (. ... @..`..@..
    1580:	40206068 00000000 40402010 40102040     h` @..... @@@ .@
    1590:	10101020 50004020 5020f820 20200000      ... @.P . P..  
    15a0:	002020f8 00000000 00402060 00f80000     .  .....` @.....
    15b0:	00000000 60000000 10080060 00804020     .......``... @..
    15c0:	a8988870 207088c8 20202060 88707020     p.....p `    pp.
    15d0:	40201008 2010f8f8 70880810 90503010     .. @... ...p.0P.
    15e0:	f81010f8 0808f080 40307088 8888f080     .........p0@....
    15f0:	1008f870 40404020 70888870 70708888     p... @@@p..p..pp
    1600:	08788888 60006010 60600060 60600000     ..x..`.``.``..``
    1610:	40206000 40201008 00081020 f800f800     .` @.. @ .......
    1620:	40800000 40201020 08887080 20002010     ...@ . @.p... . 
    1630:	68088870 7070a8a8 f8888888 88f08888     p..h..pp........
    1640:	8888f088 808870f0 70888080 888890e0     .....p.....p....
    1650:	f8e09088 80f08080 80f8f880 8080e080     ................
    1660:	80887080 70889880 f8888888 70888888     .p.....p.......p
    1670:	20202020 10387020 90101010 a0908860          p8.....`...
    1680:	8890a0c0 80808080 88f88080 8888a8d8     ................
    1690:	88888888 8898a8c8 88887088 70888888     .........p.....p
    16a0:	f08888f0 70808080 a8888888 88f06890     .......p.....h..
    16b0:	90a0f088 80807888 f0080870 202020f8     .....x..p....   
    16c0:	88202020 88888888 88887088 50888888        ......p.....P
    16d0:	88888820 88d8a8a8 20508888 88888850      .........P P...
    16e0:	20205088 08f82020 80402010 202038f8     .P    ... @..8  
    16f0:	38202020 20408000 e0000810 20202020        8..@ ....    
    1700:	5020e020 00000088 00000000 f8000000      . P............
    1710:	00102040 00000000 78087000 80807888     @ .......p.x.x..
    1720:	8888c8b0 700000f0 70888080 98680808     .......p...p..h.
    1730:	00788888 f8887000 48307080 4040e040     ..x..p...p0H@.@@
    1740:	78000040 30087888 c8b08080 20888888     @..x.x.0....... 
    1750:	20206000 00107020 90101030 48404060     .`   p..0...`@@H
    1760:	48506050 20202060 00702020 a8a8d000     P`PH`     p.....
    1770:	00008888 8888c8b0 70000088 70888888     ...........p...p
    1780:	88f00000 008080f0 78986800 00000808     .........h.x....
    1790:	8080c8b0 70000080 f0087080 40e04040     .......p.p..@@.@
    17a0:	00304840 88888800 00006898 50888888     @H0......h.....P
    17b0:	88000020 50a8a888 50880000 00885020      ......P...P P..
    17c0:	78888800 00007008 402010f8 202010f8     ...x.p.... @..  
    17d0:	10202040 20202020 40202020 20102020     @  .       @  . 
    17e0:	00004020 672f2e2e 6d5f7866 2f6f6e6f      @..../gfx_mono/
    17f0:	5f786667 6f6e6f6d 7865745f 00632e74     gfx_mono_text.c.
    1800:	682f2e2e 732f6c61 682f6372 735f6c61     ../hal/src/hal_s
    1810:	6d5f6970 6e79735f 00632e63              pi_m_sync.c.

0000181c <_usarts>:
	...

00001830 <_i2cms>:
	...

00001848 <_i2css>:
	...

00001858 <sercomspi_regs>:
    1858:	0001000c 00020000 00000000 01ff0009     ................
    1868:	00000005 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    1878:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    1888:	6c6c6548 6f57206f 00646c72              Hello World.

00001894 <_init>:
    1894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1896:	46c0      	nop			; (mov r8, r8)
    1898:	bcf8      	pop	{r3, r4, r5, r6, r7}
    189a:	bc08      	pop	{r3}
    189c:	469e      	mov	lr, r3
    189e:	4770      	bx	lr

000018a0 <__init_array_start>:
    18a0:	000000dd 	.word	0x000000dd

000018a4 <_fini>:
    18a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    18a6:	46c0      	nop			; (mov r8, r8)
    18a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    18aa:	bc08      	pop	{r3}
    18ac:	469e      	mov	lr, r3
    18ae:	4770      	bx	lr

000018b0 <__fini_array_start>:
    18b0:	000000b5 	.word	0x000000b5
