$date
	Mon Feb 26 19:43:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_swap $end
$scope module x0 $end
$var wire 20 ! a [19:0] $end
$var wire 20 " b [19:0] $end
$var reg 20 # a_swapped [19:0] $end
$var reg 20 $ b_swapped [19:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100 %
b10101010101010101010 $
b1010101010101010101 #
b1010101010101010101 "
b10101010101010101010 !
$end
#10
