

================================================================
== Vitis HLS Report for 'make_go_fast'
================================================================
* Date:           Thu Jul 13 17:55:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |              |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |   Instance   |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |read_in_U0    |read_in    |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |write_out_U0  |write_out  |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |KPN_U0        |KPN        |        0|        0|      0 ns|      0 ns|    1|    1|  dataflow|
        +--------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     156|    580|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     158|    610|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+----+----+-----+-----+
    |   Instance   |   Module  | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+-----------+---------+----+----+-----+-----+
    |KPN_U0        |KPN        |        0|   0|  16|  296|    0|
    |read_in_U0    |read_in    |        0|   0|  73|  142|    0|
    |write_out_U0  |write_out  |        0|   0|  67|  142|    0|
    +--------------+-----------+---------+----+----+-----+-----+
    |Total         |           |        0|   0| 156|  580|    0|
    +--------------+-----------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                  |       and|   0|  0|   2|           1|           1|
    |read_in_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |write_out_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_read_in_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_write_out_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|  12|           6|           6|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_read_in_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_write_out_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  18|          4|    2|          4|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_sync_reg_read_in_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_write_out_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  2|   0|    2|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|in_r_TDATA    |   in|    8|        axis|   in_r_V_data_V|       pointer|
|in_r_TKEEP    |   in|    1|        axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB    |   in|    1|        axis|   in_r_V_strb_V|       pointer|
|in_r_TLAST    |   in|    1|        axis|   in_r_V_last_V|       pointer|
|in_r_TVALID   |   in|    1|        axis|   in_r_V_last_V|       pointer|
|in_r_TREADY   |  out|    1|        axis|   in_r_V_last_V|       pointer|
|n             |   in|   32|     ap_none|               n|        scalar|
|out_r_TDATA   |  out|    8|        axis|  out_r_V_data_V|       pointer|
|out_r_TKEEP   |  out|    1|        axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB   |  out|    1|        axis|  out_r_V_strb_V|       pointer|
|out_r_TLAST   |  out|    1|        axis|  out_r_V_last_V|       pointer|
|out_r_TVALID  |  out|    1|        axis|  out_r_V_last_V|       pointer|
|out_r_TREADY  |   in|    1|        axis|  out_r_V_last_V|       pointer|
|ap_clk        |   in|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    make_go_fast|  return value|
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%split_in = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 5 'alloca' 'split_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%split_out = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 6 'alloca' 'split_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%split_out_1 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 7 'alloca' 'split_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%split_out_2 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 8 'alloca' 'split_out_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%split_out_3 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 9 'alloca' 'split_out_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%split_out_4 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 10 'alloca' 'split_out_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%split_out_5 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 11 'alloca' 'split_out_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%split_out_6 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 12 'alloca' 'split_out_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%split_out_7 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 13 'alloca' 'split_out_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%merge_in = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 14 'alloca' 'merge_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%merge_in_1 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 15 'alloca' 'merge_in_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%merge_in_2 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 16 'alloca' 'merge_in_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%merge_in_3 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 17 'alloca' 'merge_in_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%merge_in_4 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 18 'alloca' 'merge_in_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%merge_in_5 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 19 'alloca' 'merge_in_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%merge_in_6 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 20 'alloca' 'merge_in_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%merge_in_7 = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 21 'alloca' 'merge_in_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%merge_out = alloca i64 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 22 'alloca' 'merge_out' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 23 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.55ns)   --->   "%call_ln35 = call void @read_in, i8 %in_r_V_data_V, i1 %in_r_V_keep_V, i1 %in_r_V_strb_V, i1 %in_r_V_last_V, i32 %n_read, i8 %split_in" [Byte_Count_Really_Good_This_Time/accelerator.cpp:35]   --->   Operation 24 'call' 'call_ln35' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [2/2] (2.55ns)   --->   "%call_ln44 = call void @write_out, i8 %merge_out, i32 %n_read, i8 %out_r_V_data_V, i1 %out_r_V_keep_V, i1 %out_r_V_strb_V, i1 %out_r_V_last_V" [Byte_Count_Really_Good_This_Time/accelerator.cpp:44]   --->   Operation 25 'call' 'call_ln44' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln35 = call void @read_in, i8 %in_r_V_data_V, i1 %in_r_V_keep_V, i1 %in_r_V_strb_V, i1 %in_r_V_last_V, i32 %n_read, i8 %split_in" [Byte_Count_Really_Good_This_Time/accelerator.cpp:35]   --->   Operation 26 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln44 = call void @write_out, i8 %merge_out, i32 %n_read, i8 %out_r_V_data_V, i1 %out_r_V_keep_V, i1 %out_r_V_strb_V, i1 %out_r_V_last_V" [Byte_Count_Really_Good_This_Time/accelerator.cpp:44]   --->   Operation 27 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln33 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:33]   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [Byte_Count_Really_Good_This_Time/accelerator.cpp:28]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r_V_data_V, i1 %in_r_V_keep_V, i1 %in_r_V_strb_V, i1 %in_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r_V_data_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_keep_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_strb_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r_V_data_V, i1 %out_r_V_keep_V, i1 %out_r_V_strb_V, i1 %out_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_in, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_out, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_out_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_out_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_out_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_out_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_out_5, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_out_6, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split_out_7, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_in, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_in_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_in_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_in_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_in_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_in_5, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_in_6, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_in_7, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_out, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specnportchannel_ln31 = specnportchannel void @_ssdm_op_SpecNPortChannel, i8 %split_in, i8 %split_out, i8 %split_out_1, i8 %split_out_2, i8 %split_out_3, i8 %split_out_4, i8 %split_out_5, i8 %split_out_6, i8 %split_out_7, i32 1, i32 8, i32 0, i32 2, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:31]   --->   Operation 60 'specnportchannel' 'specnportchannel_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specnportchannel_ln32 = specnportchannel void @_ssdm_op_SpecNPortChannel, i8 %merge_in, i8 %merge_in_1, i8 %merge_in_2, i8 %merge_in_3, i8 %merge_in_4, i8 %merge_in_5, i8 %merge_in_6, i8 %merge_in_7, i8 %merge_out, i32 8, i32 1, i32 0, i32 2, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:32]   --->   Operation 61 'specnportchannel' 'specnportchannel_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %in_r_V_data_V, i1 %in_r_V_keep_V, i1 %in_r_V_strb_V, i1 0, i1 %in_r_V_last_V, i1 0, i1 0, void @empty_4" [Byte_Count_Really_Good_This_Time/accelerator.cpp:45]   --->   Operation 62 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %out_r_V_data_V, i1 %out_r_V_keep_V, i1 %out_r_V_strb_V, i1 0, i1 %out_r_V_last_V, i1 0, i1 0, void @empty_5" [Byte_Count_Really_Good_This_Time/accelerator.cpp:45]   --->   Operation 63 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%call_ln87 = call void @KPN, i8 %split_out, i8 %merge_in, i8 %split_out_1, i8 %merge_in_1, i8 %split_out_2, i8 %merge_in_2, i8 %split_out_3, i8 %merge_in_3, i8 %split_out_4, i8 %merge_in_4, i8 %split_out_5, i8 %merge_in_5, i8 %split_out_6, i8 %merge_in_6, i8 %split_out_7, i8 %merge_in_7" [Byte_Count_Really_Good_This_Time/accelerator.cpp:87->Byte_Count_Really_Good_This_Time/accelerator.cpp:39]   --->   Operation 64 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [Byte_Count_Really_Good_This_Time/accelerator.cpp:45]   --->   Operation 65 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
split_in                  (alloca              ) [ 00111]
split_out                 (alloca              ) [ 00111]
split_out_1               (alloca              ) [ 00111]
split_out_2               (alloca              ) [ 00111]
split_out_3               (alloca              ) [ 00111]
split_out_4               (alloca              ) [ 00111]
split_out_5               (alloca              ) [ 00111]
split_out_6               (alloca              ) [ 00111]
split_out_7               (alloca              ) [ 00111]
merge_in                  (alloca              ) [ 00111]
merge_in_1                (alloca              ) [ 00111]
merge_in_2                (alloca              ) [ 00111]
merge_in_3                (alloca              ) [ 00111]
merge_in_4                (alloca              ) [ 00111]
merge_in_5                (alloca              ) [ 00111]
merge_in_6                (alloca              ) [ 00111]
merge_in_7                (alloca              ) [ 00111]
merge_out                 (alloca              ) [ 00111]
n_read                    (read                ) [ 00010]
call_ln35                 (call                ) [ 00000]
call_ln44                 (call                ) [ 00000]
specdataflowpipeline_ln33 (specdataflowpipeline) [ 00000]
spectopmodule_ln28        (spectopmodule       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specnportchannel_ln31     (specnportchannel    ) [ 00000]
specnportchannel_ln32     (specnportchannel    ) [ 00000]
specaxissidechannel_ln45  (specaxissidechannel ) [ 00000]
specaxissidechannel_ln45  (specaxissidechannel ) [ 00000]
call_ln87                 (call                ) [ 00000]
ret_ln45                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_r_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_r_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecNPortChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KPN"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="split_in_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_in/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="split_out_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_out/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="split_out_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_out_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="split_out_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_out_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="split_out_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_out_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="split_out_4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_out_4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="split_out_5_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_out_5/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="split_out_6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_out_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="split_out_7_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_out_7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="merge_in_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_in/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="merge_in_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_in_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="merge_in_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_in_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="merge_in_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_in_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="merge_in_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_in_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="merge_in_5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_in_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="merge_in_6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_in_6/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="merge_in_7_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_in_7/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="merge_out_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merge_out/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="n_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_read_in_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="32" slack="0"/>
<pin id="153" dir="0" index="6" bw="8" slack="1"/>
<pin id="154" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_write_out_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="1"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="8" slack="0"/>
<pin id="166" dir="0" index="4" bw="1" slack="0"/>
<pin id="167" dir="0" index="5" bw="1" slack="0"/>
<pin id="168" dir="0" index="6" bw="1" slack="0"/>
<pin id="169" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="call_ln87_KPN_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="3"/>
<pin id="179" dir="0" index="2" bw="8" slack="3"/>
<pin id="180" dir="0" index="3" bw="8" slack="3"/>
<pin id="181" dir="0" index="4" bw="8" slack="3"/>
<pin id="182" dir="0" index="5" bw="8" slack="3"/>
<pin id="183" dir="0" index="6" bw="8" slack="3"/>
<pin id="184" dir="0" index="7" bw="8" slack="3"/>
<pin id="185" dir="0" index="8" bw="8" slack="3"/>
<pin id="186" dir="0" index="9" bw="8" slack="3"/>
<pin id="187" dir="0" index="10" bw="8" slack="3"/>
<pin id="188" dir="0" index="11" bw="8" slack="3"/>
<pin id="189" dir="0" index="12" bw="8" slack="3"/>
<pin id="190" dir="0" index="13" bw="8" slack="3"/>
<pin id="191" dir="0" index="14" bw="8" slack="3"/>
<pin id="192" dir="0" index="15" bw="8" slack="3"/>
<pin id="193" dir="0" index="16" bw="8" slack="3"/>
<pin id="194" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="split_in_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="split_in "/>
</bind>
</comp>

<comp id="201" class="1005" name="split_out_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="3"/>
<pin id="203" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="split_out "/>
</bind>
</comp>

<comp id="206" class="1005" name="split_out_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="3"/>
<pin id="208" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="split_out_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="split_out_2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="3"/>
<pin id="213" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="split_out_2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="split_out_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="3"/>
<pin id="218" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="split_out_3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="split_out_4_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="3"/>
<pin id="223" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="split_out_4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="split_out_5_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="3"/>
<pin id="228" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="split_out_5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="split_out_6_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="3"/>
<pin id="233" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="split_out_6 "/>
</bind>
</comp>

<comp id="236" class="1005" name="split_out_7_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="3"/>
<pin id="238" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="split_out_7 "/>
</bind>
</comp>

<comp id="241" class="1005" name="merge_in_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="3"/>
<pin id="243" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="merge_in "/>
</bind>
</comp>

<comp id="246" class="1005" name="merge_in_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="3"/>
<pin id="248" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="merge_in_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="merge_in_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="3"/>
<pin id="253" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="merge_in_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="merge_in_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="3"/>
<pin id="258" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="merge_in_3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="merge_in_4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="3"/>
<pin id="263" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="merge_in_4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="merge_in_5_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="3"/>
<pin id="268" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="merge_in_5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="merge_in_6_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="3"/>
<pin id="273" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="merge_in_6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="merge_in_7_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="3"/>
<pin id="278" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="merge_in_7 "/>
</bind>
</comp>

<comp id="281" class="1005" name="merge_out_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="merge_out "/>
</bind>
</comp>

<comp id="286" class="1005" name="n_read_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="160"><net_src comp="140" pin="2"/><net_sink comp="146" pin=5"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="140" pin="2"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="161" pin=4"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="161" pin=5"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="161" pin=6"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="199"><net_src comp="68" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="204"><net_src comp="72" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="209"><net_src comp="76" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="214"><net_src comp="80" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="176" pin=5"/></net>

<net id="219"><net_src comp="84" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="176" pin=7"/></net>

<net id="224"><net_src comp="88" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="176" pin=9"/></net>

<net id="229"><net_src comp="92" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="176" pin=11"/></net>

<net id="234"><net_src comp="96" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="176" pin=13"/></net>

<net id="239"><net_src comp="100" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="176" pin=15"/></net>

<net id="244"><net_src comp="104" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="249"><net_src comp="108" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="254"><net_src comp="112" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="176" pin=6"/></net>

<net id="259"><net_src comp="116" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="176" pin=8"/></net>

<net id="264"><net_src comp="120" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="176" pin=10"/></net>

<net id="269"><net_src comp="124" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="176" pin=12"/></net>

<net id="274"><net_src comp="128" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="176" pin=14"/></net>

<net id="279"><net_src comp="132" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="176" pin=16"/></net>

<net id="284"><net_src comp="136" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="289"><net_src comp="140" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r_V_data_V | {2 3 }
	Port: out_r_V_keep_V | {2 3 }
	Port: out_r_V_strb_V | {2 3 }
	Port: out_r_V_last_V | {2 3 }
 - Input state : 
	Port: make_go_fast : in_r_V_data_V | {2 3 }
	Port: make_go_fast : in_r_V_keep_V | {2 3 }
	Port: make_go_fast : in_r_V_strb_V | {2 3 }
	Port: make_go_fast : in_r_V_last_V | {2 3 }
	Port: make_go_fast : n | {2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |  grp_read_in_fu_146  |    0    |    70   |    77   |
|   call   | grp_write_out_fu_161 |  1.588  |    71   |    86   |
|          | call_ln87_KPN_fu_176 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   |  n_read_read_fu_140  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |  1.588  |   141   |   163   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| merge_in_1_reg_246|    8   |
| merge_in_2_reg_251|    8   |
| merge_in_3_reg_256|    8   |
| merge_in_4_reg_261|    8   |
| merge_in_5_reg_266|    8   |
| merge_in_6_reg_271|    8   |
| merge_in_7_reg_276|    8   |
|  merge_in_reg_241 |    8   |
| merge_out_reg_281 |    8   |
|   n_read_reg_286  |   32   |
|  split_in_reg_196 |    8   |
|split_out_1_reg_206|    8   |
|split_out_2_reg_211|    8   |
|split_out_3_reg_216|    8   |
|split_out_4_reg_221|    8   |
|split_out_5_reg_226|    8   |
|split_out_6_reg_231|    8   |
|split_out_7_reg_236|    8   |
| split_out_reg_201 |    8   |
+-------------------+--------+
|       Total       |   176  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_read_in_fu_146  |  p5  |   2  |  32  |   64   ||    9    |
| grp_write_out_fu_161 |  p2  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   128  ||  3.176  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   141  |   163  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   317  |   181  |
+-----------+--------+--------+--------+
