{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 15:27:53 2024 " "Info: Processing started: Sun Apr 14 15:27:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q~reg0 A clk 3.895 ns register " "Info: tsu for register \"Q~reg0\" (data pin = \"A\", clock pin = \"clk\") is 3.895 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.377 ns + Longest pin register " "Info: + Longest pin to register delay is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns A 1 PIN PIN_D20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 1; PIN Node = 'A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.008 ns) + CELL(0.357 ns) 6.222 ns D~0 2 COMB LCCOMB_X14_Y3_N18 1 " "Info: 2: + IC(5.008 ns) + CELL(0.357 ns) = 6.222 ns; Loc. = LCCOMB_X14_Y3_N18; Fanout = 1; COMB Node = 'D~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.365 ns" { A D~0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.377 ns Q~reg0 3 REG LCFF_X14_Y3_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.377 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { D~0 Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 21.47 % ) " "Info: Total cell delay = 1.369 ns ( 21.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.008 ns ( 78.53 % ) " "Info: Total interconnect delay = 5.008 ns ( 78.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { A D~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { A {} A~combout {} D~0 {} Q~reg0 {} } { 0.000ns 0.000ns 5.008ns 0.000ns } { 0.000ns 0.857ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.572 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns clk 1 CLK PIN_R7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.618 ns) 2.572 ns Q~reg0 2 REG LCFF_X14_Y3_N19 1 " "Info: 2: + IC(1.174 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clk Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 54.35 % ) " "Info: Total cell delay = 1.398 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 45.65 % ) " "Info: Total interconnect delay = 1.174 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.174ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { A D~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { A {} A~combout {} D~0 {} Q~reg0 {} } { 0.000ns 0.000ns 5.008ns 0.000ns } { 0.000ns 0.857ns 0.357ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.174ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q Q~reg0 6.046 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\" through register \"Q~reg0\" is 6.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.572 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns clk 1 CLK PIN_R7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.618 ns) 2.572 ns Q~reg0 2 REG LCFF_X14_Y3_N19 1 " "Info: 2: + IC(1.174 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clk Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 54.35 % ) " "Info: Total cell delay = 1.398 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 45.65 % ) " "Info: Total interconnect delay = 1.174 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.174ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.380 ns + Longest register pin " "Info: + Longest register to pin delay is 3.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0 1 REG LCFF_X14_Y3_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(2.104 ns) 3.380 ns Q 2 PIN PIN_R8 0 " "Info: 2: + IC(1.276 ns) + CELL(2.104 ns) = 3.380 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { Q~reg0 Q } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 62.25 % ) " "Info: Total cell delay = 2.104 ns ( 62.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 37.75 % ) " "Info: Total interconnect delay = 1.276 ns ( 37.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { Q~reg0 {} Q {} } { 0.000ns 1.276ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.174ns } { 0.000ns 0.780ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { Q~reg0 {} Q {} } { 0.000ns 1.276ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q~reg0 IN1 clk -2.055 ns register " "Info: th for register \"Q~reg0\" (data pin = \"IN1\", clock pin = \"clk\") is -2.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.572 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns clk 1 CLK PIN_R7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.618 ns) 2.572 ns Q~reg0 2 REG LCFF_X14_Y3_N19 1 " "Info: 2: + IC(1.174 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clk Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 54.35 % ) " "Info: Total cell delay = 1.398 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 45.65 % ) " "Info: Total interconnect delay = 1.174 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.174ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.776 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns IN1 1 PIN PIN_W13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 1; PIN Node = 'IN1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.731 ns) + CELL(0.053 ns) 4.621 ns D~0 2 COMB LCCOMB_X14_Y3_N18 1 " "Info: 2: + IC(3.731 ns) + CELL(0.053 ns) = 4.621 ns; Loc. = LCCOMB_X14_Y3_N18; Fanout = 1; COMB Node = 'D~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { IN1 D~0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.776 ns Q~reg0 3 REG LCFF_X14_Y3_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.776 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { D~0 Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q3/Q3.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 21.88 % ) " "Info: Total cell delay = 1.045 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.731 ns ( 78.12 % ) " "Info: Total interconnect delay = 3.731 ns ( 78.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { IN1 D~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.776 ns" { IN1 {} IN1~combout {} D~0 {} Q~reg0 {} } { 0.000ns 0.000ns 3.731ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 1.174ns } { 0.000ns 0.780ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { IN1 D~0 Q~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.776 ns" { IN1 {} IN1~combout {} D~0 {} Q~reg0 {} } { 0.000ns 0.000ns 3.731ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "98 " "Info: Peak virtual memory: 98 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 15:27:53 2024 " "Info: Processing ended: Sun Apr 14 15:27:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
