Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:18 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/dut_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                         Instance                         |                            Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                             |                                                        (top) |        324 |        324 |       0 |    0 | 537 |      0 |      0 |          0 |
|   bd_0_i                                                 |                                                         bd_0 |        324 |        324 |       0 |    0 | 537 |      0 |      0 |          0 |
|     hls_inst                                             |                                              bd_0_hls_inst_0 |        324 |        324 |       0 |    0 | 537 |      0 |      0 |          0 |
|       inst                                               |                                          bd_0_hls_inst_0_dut |        324 |        324 |       0 |    0 | 537 |      0 |      0 |          0 |
|         (inst)                                           |                                          bd_0_hls_inst_0_dut |         79 |         79 |       0 |    0 | 236 |      0 |      0 |          0 |
|         add_32ns_32ns_32_2_1_U20                         |                     bd_0_hls_inst_0_dut_add_32ns_32ns_32_2_1 |          2 |          2 |       0 |    0 |  33 |      0 |      0 |          0 |
|           (add_32ns_32ns_32_2_1_U20)                     |                     bd_0_hls_inst_0_dut_add_32ns_32ns_32_2_1 |          0 |          0 |       0 |    0 |  33 |      0 |      0 |          0 |
|           u1                                             |        bd_0_hls_inst_0_dut_add_32ns_32ns_32_2_1_comb_adder_2 |          1 |          1 |       0 |    0 |   0 |      0 |      0 |          0 |
|           u2                                             |        bd_0_hls_inst_0_dut_add_32ns_32ns_32_2_1_comb_adder_3 |          1 |          1 |       0 |    0 |   0 |      0 |      0 |          0 |
|         grp_dut_Pipeline_burst_loop_inner_loop_fu_86     |       bd_0_hls_inst_0_dut_dut_Pipeline_burst_loop_inner_loop |        137 |        137 |       0 |    0 | 149 |      0 |      0 |          0 |
|           (grp_dut_Pipeline_burst_loop_inner_loop_fu_86) |       bd_0_hls_inst_0_dut_dut_Pipeline_burst_loop_inner_loop |         29 |         29 |       0 |    0 |  79 |      0 |      0 |          0 |
|           add_30ns_30ns_30_2_1_U2                        |                     bd_0_hls_inst_0_dut_add_30ns_30ns_30_2_1 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |          0 |
|           add_32ns_32ns_32_2_1_U3                        |                   bd_0_hls_inst_0_dut_add_32ns_32ns_32_2_1_0 |          5 |          5 |       0 |    0 |   5 |      0 |      0 |          0 |
|             (add_32ns_32ns_32_2_1_U3)                    |                   bd_0_hls_inst_0_dut_add_32ns_32ns_32_2_1_0 |          1 |          1 |       0 |    0 |   5 |      0 |      0 |          0 |
|             u1                                           |          bd_0_hls_inst_0_dut_add_32ns_32ns_32_2_1_comb_adder |          4 |          4 |       0 |    0 |   0 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       | bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1 |         37 |         37 |       0 |    0 |   2 |      0 |      0 |          0 |
|           icmp_30ns_30ns_1_2_1_U1                        |                     bd_0_hls_inst_0_dut_icmp_30ns_30ns_1_2_1 |         67 |         67 |       0 |    0 |  47 |      0 |      0 |          0 |
|             base                                         |                 bd_0_hls_inst_0_dut_icmp_30ns_30ns_1_2_1_sub |         67 |         67 |       0 |    0 |  47 |      0 |      0 |          0 |
|         grp_dut_Pipeline_residual_loop_fu_101            |               bd_0_hls_inst_0_dut_dut_Pipeline_residual_loop |         33 |         33 |       0 |    0 |  17 |      0 |      0 |          0 |
|           (grp_dut_Pipeline_residual_loop_fu_101)        |               bd_0_hls_inst_0_dut_dut_Pipeline_residual_loop |          3 |          3 |       0 |    0 |  15 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       |   bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init |         30 |         30 |       0 |    0 |   2 |      0 |      0 |          0 |
|         regslice_both_in_s_V_data_V_U                    |                            bd_0_hls_inst_0_dut_regslice_both |         41 |         41 |       0 |    0 |  69 |      0 |      0 |          0 |
|         sub_32ns_32ns_32_2_1_U21                         |                     bd_0_hls_inst_0_dut_sub_32ns_32ns_32_2_1 |         32 |         32 |       0 |    0 |  33 |      0 |      0 |          0 |
|           (sub_32ns_32ns_32_2_1_U21)                     |                     bd_0_hls_inst_0_dut_sub_32ns_32ns_32_2_1 |         32 |         32 |       0 |    0 |  33 |      0 |      0 |          0 |
|           u2                                             |          bd_0_hls_inst_0_dut_sub_32ns_32ns_32_2_1_comb_adder |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
+----------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


