============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Nov 28 2025  10:15:35 pm
  Module:                 onset_detector
  Technology libraries:   tcbn65gplustc_ccs 200
                          physical_cells 
  Operating conditions:   NCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Pin                       Type      Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                            launch                                  0 R 
u_counter_gen
  u_counter_3bit_q_reg[0]/CP                                     0    +0       0 R 
  u_counter_3bit_q_reg[0]/Q            DFKCNQD1       15 27.7  166  +148     148 R 
u_counter_gen/counter_3_out[0] 
u_mux8X1/sel[0] 
  g1514__6161/B1                                                      +0     148   
  g1514__6161/ZN                       INR3D0         10 16.3  140  +118     266 F 
  g1500__5526/C2                                                      +0     266   
  g1500__5526/ZN                       AOI222D0        1  2.7  166  +149     416 R 
  g1489__2883/B                                                       +0     416   
  g1489__2883/ZN                       IOA21D1         1  2.4   54   +37     452 F 
  g1479__8246/C                                                       +0     452   
  g1479__8246/Z                        AO221D0        14 25.3  178  +215     668 F 
u_mux8X1/out[2] 
u1_mult10X8/a[2] 
  mul_6_24_g1043__9315/A1                                             +0     668   
  mul_6_24_g1043__9315/Z               AN2XD1          1  3.4   24   +52     720 F 
  mul_6_24_g1007__8246/A                                              +0     720   
  mul_6_24_g1007__8246/S               HA1D0           1  2.8   39   +65     785 R 
  mul_6_24_cdnfadd_003_0__1705/CI                                     +0     785   
  mul_6_24_cdnfadd_003_0__1705/S       FA1D0           1  2.8   42   +82     867 R 
  mul_6_24_g1001/I                                                    +0     867   
  mul_6_24_g1001/ZN                    INVD1           2  4.5   26   +24     890 F 
  mul_6_24_g999__5526/A1                                              +0     890   
  mul_6_24_g999__5526/ZN               NR3D0           2  4.5  105   +63     953 R 
  mul_6_24_g998/I                                                     +0     953   
  mul_6_24_g998/ZN                     INVD1           1  2.8   35   +25     978 F 
  mul_6_24_g997__8428/B                                               +0     978   
  mul_6_24_g997__8428/ZN               OAI21D1         1  2.8   52   +29    1008 R 
  mul_6_24_g994__5107/A                                               +0    1008   
  mul_6_24_g994__5107/CO               FA1D0           1  2.8   41  +106    1114 R 
  mul_6_24_g993__2398/A                                               +0    1114   
  mul_6_24_g993__2398/CO               FA1D0           1  2.8   41  +104    1217 R 
  mul_6_24_g992__5477/CI                                              +0    1217   
  mul_6_24_g992__5477/CO               FA1D0           1  3.7   50   +69    1287 R 
  g1084/D                                                             +0    1287   
  g1084/CO                             CMPE42D1        1  2.8   28   +94    1381 R 
  mul_6_24_g990__7410/A                                               +0    1381   
  mul_6_24_g990__7410/CO               FA1D0           1  2.8   41  +101    1482 R 
  mul_6_24_g989__1666/CI                                              +0    1482   
  mul_6_24_g989__1666/CO               FA1D0           1  3.7   50   +69    1552 R 
  g2/D                                                                +0    1552   
  g2/S                                 CMPE42D1        1  2.8   26  +125    1677 F 
u1_mult10X8/product[10] 
u1_adder_16bit/b[10] 
  add_6_20_g1006__3680/A                                              +0    1677   
  add_6_20_g1006__3680/CO              FA1D0           1  2.7   34  +109    1786 F 
  add_6_20_g1005__6783/CI                                             +0    1786   
  add_6_20_g1005__6783/CO              FA1D0           1  2.7   34   +66    1852 F 
  add_6_20_g1004__5526/CI                                             +0    1852   
  add_6_20_g1004__5526/CO              FA1D0           1  2.7   34   +66    1918 F 
  add_6_20_g1003__8428/CI                                             +0    1918   
  add_6_20_g1003__8428/CO              FA1D0           1  2.7   34   +66    1984 F 
  add_6_20_g1002__4319/CI                                             +0    1984   
  add_6_20_g1002__4319/CO              FA1D0           1  2.7   34   +66    2050 F 
  add_6_20_g1001__6260/CI                                             +0    2050   
  add_6_20_g1001__6260/CO              FA1D0           1  2.7   34   +66    2116 F 
  add_6_20_g1000__5107/CI                                             +0    2116   
  add_6_20_g1000__5107/CO              FA1D0           1  2.8   34   +67    2183 F 
  add_6_20_g999__2398/A3                                              +0    2183   
  add_6_20_g999__2398/Z                XOR3D1          1  2.4   26   +65    2248 R 
u1_adder_16bit/sum[17] 
class_activity_reg[0][17]/D       <<<  EDFKCNQD1                      +0    2248   
class_activity_reg[0][17]/CP           setup                     0   +89    2337 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                             61035 R 
-----------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   58699ps 
Start-point  : u_counter_gen/u_counter_3bit_q_reg[0]/CP
End-point    : class_activity_reg[0][17]/D

