# Half adder

Implementation of a half adder, a fundamental digital circuit that adds two bits without considering any carry-in, producing a sum and carry-out. This design showcases basic logic operations such as XOR and AND, fundamental to understanding digital arithmetic and circuit design

Test cases for bool, int, ap_int<8>, & ap_uint<8> validated in Vitis HLS 2023.2.
