Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Aug 21 10:17:31 2024
| Host         : ykpc running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     71          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (6)
7. checking multiple_clock (132)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (132)
--------------------------------
 There are 132 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.973       -1.984                      4                   12        0.142        0.000                      0                   12        3.000        0.000                       0                   138  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.973       -1.984                      4                   12        0.209        0.000                      0                   12        4.500        0.000                       0                   134  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.973       -1.982                      4                   12        0.209        0.000                      0                   12        4.500        0.000                       0                   134  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.973       -1.984                      4                   12        0.142        0.000                      0                   12  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.973       -1.984                      4                   12        0.142        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.973ns,  Total Violation       -1.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 a_32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 6.760ns (61.812%)  route 4.176ns (38.188%))
  Logic Levels:           23  (CARRY4=18 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X29Y37         FDRE                                         r  a_32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[8]/Q
                         net (fo=127, routed)         1.246    -0.754    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/A[8]
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.124    -0.630 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -0.630    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.lut_sig
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.098 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.098    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.236 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.578     0.813    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.303     1.116 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     1.116    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.517 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.517    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.944 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_12/O[3]
                         net (fo=2, routed)           0.783     2.728    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp20_out[19]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.306     3.034 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.034    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_15_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.584 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.584    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_6_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.806 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_6/O[0]
                         net (fo=2, routed)           0.879     4.684    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[20]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299     4.983 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.983    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_10_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.496 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.496    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.613 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.936 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.690     6.627    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out__0[25]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.306     6.933 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.933    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_4_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.483 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.483    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.597    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[36]_INST_0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.711    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[40]_INST_0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.825    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[44]_INST_0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.939    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[48]_INST_0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.053    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[52]_INST_0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.167 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.167    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[56]_INST_0_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.480 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     8.480    product_ip_w_64[63]
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism             -0.425     7.512    
                         clock uncertainty           -0.068     7.445    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.062     7.507    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 b_32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 5.250ns (48.381%)  route 5.601ns (51.619%))
  Logic Levels:           21  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X29Y32         FDRE                                         r  b_32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  b_32_reg[4]/Q
                         net (fo=174, routed)         1.739    -0.267    mult_32/b[4]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.143 r  mult_32/product[16]_INST_0_i_69/O
                         net (fo=2, routed)           0.792     0.649    mult_32/product[16]_INST_0_i_69_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.773 r  mult_32/product[16]_INST_0_i_73/O
                         net (fo=1, routed)           0.000     0.773    mult_32/product[16]_INST_0_i_73_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.171 r  mult_32/product[16]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.171    mult_32/product[16]_INST_0_i_52_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  mult_32/product[20]_INST_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.285    mult_32/product[20]_INST_0_i_44_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  mult_32/product[24]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000     1.399    mult_32/product[24]_INST_0_i_66_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.712 r  mult_32/product[28]_INST_0_i_71/O[3]
                         net (fo=2, routed)           0.955     2.667    mult_32/product[28]_INST_0_i_71_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.332     2.999 r  mult_32/product[28]_INST_0_i_53/O
                         net (fo=2, routed)           0.631     3.629    mult_32/product[28]_INST_0_i_53_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.355     3.984 r  mult_32/product[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     3.984    mult_32/product[28]_INST_0_i_57_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.497 r  mult_32/product[28]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.497    mult_32/product[28]_INST_0_i_17_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.614 r  mult_32/product[32]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.614    mult_32/product[32]_INST_0_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.731 r  mult_32/product[36]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.731    mult_32/product[36]_INST_0_i_16_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  mult_32/product[40]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.848    mult_32/product[40]_INST_0_i_16_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.171 r  mult_32/product[44]_INST_0_i_15/O[1]
                         net (fo=3, routed)           0.538     5.710    mult_32/product[44]_INST_0_i_15_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.306     6.016 r  mult_32/product[40]_INST_0_i_13/O
                         net (fo=2, routed)           0.408     6.424    mult_32/product[40]_INST_0_i_13_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.548 r  mult_32/product[40]_INST_0_i_3/O
                         net (fo=2, routed)           0.539     7.087    mult_32/product[40]_INST_0_i_3_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.607 r  mult_32/product[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.607    mult_32/product[40]_INST_0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  mult_32/product[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.724    mult_32/product[44]_INST_0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  mult_32/product[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.841    mult_32/product[48]_INST_0_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.958 r  mult_32/product[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.958    mult_32/product[52]_INST_0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.075 r  mult_32/product[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.075    mult_32/product[56]_INST_0_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.390 r  mult_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     8.390    product_w_64[63]
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.511     7.998    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.425     7.572    
                         clock uncertainty           -0.068     7.505    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)        0.109     7.614    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 a_32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 3.673ns (36.244%)  route 6.461ns (63.756%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X28Y39         FDRE                                         r  a_32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  a_32_reg[12]/Q
                         net (fo=168, routed)         3.007     1.008    mult_16/a[12]
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     1.132 r  mult_16/product[15]_INST_0_i_55/O
                         net (fo=2, routed)           0.644     1.776    mult_16/product[15]_INST_0_i_55_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     1.900 r  mult_16/product[15]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     1.900    mult_16/product[15]_INST_0_i_59_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.301 r  mult_16/product[15]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.301    mult_16/product[15]_INST_0_i_40_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.529 r  mult_16/product[23]_INST_0_i_56/CO[2]
                         net (fo=3, routed)           0.735     3.265    mult_16/product[23]_INST_0_i_56_n_1
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.313     3.578 r  mult_16/product[23]_INST_0_i_41/O
                         net (fo=1, routed)           0.379     3.957    mult_16/product[23]_INST_0_i_41_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.483 r  mult_16/product[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.483    mult_16/product[23]_INST_0_i_14_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.817 r  mult_16/product[27]_INST_0_i_11/O[1]
                         net (fo=3, routed)           0.718     5.535    mult_16/product[27]_INST_0_i_11_n_6
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.303     5.838 r  mult_16/product[23]_INST_0_i_11/O
                         net (fo=2, routed)           0.491     6.328    mult_16/product[23]_INST_0_i_11_n_0
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.452 r  mult_16/product[23]_INST_0_i_2/O
                         net (fo=2, routed)           0.487     6.940    mult_16/product[23]_INST_0_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.344 r  mult_16/product[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.344    mult_16/product[23]_INST_0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  mult_16/product[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.461    mult_16/product[27]_INST_0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.680 r  mult_16/product[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     7.680    product_w_32[31]
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.446     7.933    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.068     7.440    
    SLICE_X10Y13         FDCE (Setup_fdce_C_D)        0.109     7.549    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 a_32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 5.046ns (49.927%)  route 5.061ns (50.073%))
  Logic Levels:           14  (CARRY4=10 LUT2=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.561    -2.458    AHundredMHz_clk
    SLICE_X29Y35         FDRE                                         r  a_32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  a_32_reg[0]/Q
                         net (fo=130, routed)         2.881     0.880    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.124     1.004 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.004    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.536 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.536    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.849 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.857     2.706    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[7]
    SLICE_X5Y10          LUT2 (Prop_lut2_I0_O)        0.306     3.012 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.012    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_8_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.562 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.562    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.801 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[2]
                         net (fo=2, routed)           0.636     4.436    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/L1_in[12]
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.302     4.738 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.738    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_10_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.251 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.251    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.574 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.687     6.261    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.306     6.567 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.567    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.100    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.217    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.334    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.649 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.000     7.649    product_ip_w_32[31]
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443     7.930    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.425     7.504    
                         clock uncertainty           -0.068     7.437    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.109     7.546    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 b_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.712ns (30.378%)  route 6.216ns (69.622%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 8.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.546    -2.473    AHundredMHz_clk
    SLICE_X29Y25         FDRE                                         r  b_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456    -2.017 r  b_32_reg[5]/Q
                         net (fo=224, routed)         3.362     1.346    mult_8/b[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.124     1.470 r  mult_8/product[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.606     2.076    mult_8/product[7]_INST_0_i_28_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.200 r  mult_8/product[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     2.200    mult_8/product[7]_INST_0_i_32_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.780 r  mult_8/product[7]_INST_0_i_13/O[2]
                         net (fo=2, routed)           0.807     3.587    mult_8/product[7]_INST_0_i_13_n_5
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.302     3.889 r  mult_8/product[11]_INST_0_i_13/O
                         net (fo=3, routed)           0.790     4.679    mult_8/product[11]_INST_0_i_13_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I3_O)        0.149     4.828 r  mult_8/product[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.651     5.478    mult_8/product[11]_INST_0_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     6.236 r  mult_8/product[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.236    mult_8/product[11]_INST_0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.455 r  mult_8/product[15]_INST_0/O[0]
                         net (fo=1, routed)           0.000     6.455    product_w_16[15]
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     8.004    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.425     7.578    
                         clock uncertainty           -0.068     7.511    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109     7.620    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 a_32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 3.367ns (40.355%)  route 4.976ns (59.645%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X15Y30         FDRE                                         r  a_32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  a_32_reg[2]/Q
                         net (fo=115, routed)         3.520     1.515    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.639 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.639    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.lut_sig
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.037 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.037    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.371 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.656     3.026    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.303     3.329 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.329    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.730 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.730    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_3_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.064 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_2/O[1]
                         net (fo=1, routed)           0.800     4.865    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.303     5.168 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.168    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.569 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     5.569    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.882 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.000     5.882    product_ip_w_16[15]
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437     7.924    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.425     7.498    
                         clock uncertainty           -0.068     7.431    
    SLICE_X31Y17         FDCE (Setup_fdce_C_D)        0.062     7.493    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.518ns (35.419%)  route 0.944ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.628    -2.391    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.944    -0.928    p_1_in[2]
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512     7.999    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.425     7.573    
                         clock uncertainty           -0.068     7.506    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.067     7.439    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.512ns  (required time - arrival time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.518ns (38.681%)  route 0.821ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.561    -2.458    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518    -1.940 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.821    -1.118    p_1_in[4]
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444     7.931    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.411     7.519    
                         clock uncertainty           -0.068     7.452    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)       -0.058     7.394    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.476%)  route 0.829ns (64.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.456    -1.993 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.829    -1.163    p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.450     7.937    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.425     7.511    
                         clock uncertainty           -0.068     7.444    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)       -0.031     7.413    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.040%)  route 0.658ns (55.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 8.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.636    -2.383    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518    -1.865 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.658    -1.206    p_1_in[0]
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     8.004    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.411     7.592    
                         clock uncertainty           -0.068     7.525    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.067     7.458    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  8.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.557    -0.572    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.259    p_1_in[3]
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.825    -0.344    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.070    -0.468    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 product_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.874%)  route 0.281ns (63.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    -0.567    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  product_32_reg[31]/Q
                         net (fo=1, routed)           0.281    -0.123    p_1_in[1]
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.306    AHundredMHz_clk
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/C
                         clock pessimism             -0.195    -0.500    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.066    -0.434    fake_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.675%)  route 0.283ns (63.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.568    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.283    -0.121    p_1_in[4]
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.215    -0.553    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.089    -0.464    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.895%)  route 0.315ns (69.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.315    -0.106    p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.195    -0.527    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.059    -0.468    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.455%)  route 0.326ns (66.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.594    -0.535    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.326    -0.045    p_1_in[0]
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.865    -0.304    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.070    -0.449    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.867%)  route 0.424ns (72.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.589    -0.540    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.424     0.048    p_1_in[2]
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.859    -0.310    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.195    -0.504    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.070    -0.434    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 a_32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.536ns (40.653%)  route 0.782ns (59.347%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.568    AHundredMHz_clk
    SLICE_X15Y33         FDRE                                         r  a_32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  a_32_reg[27]/Q
                         net (fo=113, routed)         0.629     0.201    mult_32/a[27]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.049     0.250 r  mult_32/product[60]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     0.250    mult_32/product[60]_INST_0_i_23_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.334 r  mult_32/product[60]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.334    mult_32/product[60]_INST_0_i_11_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.424 r  mult_32/product[60]_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.154     0.578    mult_32/product[60]_INST_0_i_9_n_6
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.108     0.686 r  mult_32/product[60]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.686    mult_32/product[60]_INST_0_i_4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.750 r  mult_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.750    product_w_64[63]
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.858    -0.311    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.195    -0.505    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.134    -0.371    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 b_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.256ns (17.461%)  route 1.210ns (82.539%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X28Y28         FDRE                                         r  b_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  b_32_reg[7]/Q
                         net (fo=229, routed)         1.210     0.775    mult_8/b[7]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.045     0.820 r  mult_8/product[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.820    mult_8/product[15]_INST_0_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.890 r  mult_8/product[15]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.890    product_w_16[15]
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.865    -0.304    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.195    -0.498    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.134    -0.364    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 b_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.626ns (42.914%)  route 0.833ns (57.086%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X28Y28         FDRE                                         r  b_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  b_32_reg[7]/Q
                         net (fo=229, routed)         0.550     0.115    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/B[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.046     0.161 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     0.161    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.ma_sig
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.258 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.121     0.379    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[9]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.172     0.551 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.161     0.712    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.170     0.882 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.882    product_ip_w_16[15]
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    -0.345    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.195    -0.539    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.105    -0.434    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 a_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.707ns (45.322%)  route 0.853ns (54.678%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.570    AHundredMHz_clk
    SLICE_X15Y31         FDRE                                         r  a_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  a_32_reg[7]/Q
                         net (fo=125, routed)         0.508     0.079    mult_16/a[7]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.124 r  mult_16/product[15]_INST_0_i_18/O
                         net (fo=2, routed)           0.200     0.323    mult_16/product[15]_INST_0_i_18_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.450 r  mult_16/product[15]_INST_0_i_9/O[3]
                         net (fo=2, routed)           0.145     0.596    mult_16/product[15]_INST_0_i_9_n_4
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.110     0.706 r  mult_16/product[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.706    mult_16/product[15]_INST_0_i_6_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.817 r  mult_16/product[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.817    mult_16/product[15]_INST_0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.857 r  mult_16/product[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.857    mult_16/product[19]_INST_0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.897 r  mult_16/product[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.897    mult_16/product[23]_INST_0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.937 r  mult_16/product[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.937    mult_16/product[27]_INST_0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.990 r  mult_16/product[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.990    product_w_32[31]
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.134    -0.398    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.388    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_prov/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_prov/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y35    a_32_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y36     a_32_reg[0]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y28    a_32_reg[0]_replica_1/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y20     a_32_reg[0]_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y38    a_32_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y35    a_32_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X28Y39    a_32_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y38    a_32_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y35    a_32_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y35    a_32_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y36     a_32_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y36     a_32_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y28    a_32_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y28    a_32_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y20     a_32_reg[0]_replica_2/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y20     a_32_reg[0]_replica_2/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y38    a_32_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y38    a_32_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y35    a_32_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y35    a_32_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y36     a_32_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y36     a_32_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y28    a_32_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y28    a_32_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y20     a_32_reg[0]_replica_2/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y20     a_32_reg[0]_replica_2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y38    a_32_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y38    a_32_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_prov/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_prov/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            4  Failing Endpoints,  Worst Slack       -0.973ns,  Total Violation       -1.982ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 a_32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 6.760ns (61.812%)  route 4.176ns (38.188%))
  Logic Levels:           23  (CARRY4=18 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X29Y37         FDRE                                         r  a_32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[8]/Q
                         net (fo=127, routed)         1.246    -0.754    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/A[8]
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.124    -0.630 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -0.630    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.lut_sig
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.098 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.098    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.236 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.578     0.813    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.303     1.116 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     1.116    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.517 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.517    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.944 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_12/O[3]
                         net (fo=2, routed)           0.783     2.728    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp20_out[19]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.306     3.034 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.034    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_15_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.584 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.584    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_6_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.806 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_6/O[0]
                         net (fo=2, routed)           0.879     4.684    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[20]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299     4.983 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.983    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_10_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.496 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.496    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.613 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.936 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.690     6.627    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out__0[25]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.306     6.933 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.933    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_4_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.483 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.483    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.597    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[36]_INST_0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.711    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[40]_INST_0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.825    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[44]_INST_0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.939    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[48]_INST_0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.053    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[52]_INST_0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.167 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.167    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[56]_INST_0_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.480 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     8.480    product_ip_w_64[63]
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism             -0.425     7.512    
                         clock uncertainty           -0.067     7.445    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.062     7.507    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 b_32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 5.250ns (48.381%)  route 5.601ns (51.619%))
  Logic Levels:           21  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X29Y32         FDRE                                         r  b_32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  b_32_reg[4]/Q
                         net (fo=174, routed)         1.739    -0.267    mult_32/b[4]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.143 r  mult_32/product[16]_INST_0_i_69/O
                         net (fo=2, routed)           0.792     0.649    mult_32/product[16]_INST_0_i_69_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.773 r  mult_32/product[16]_INST_0_i_73/O
                         net (fo=1, routed)           0.000     0.773    mult_32/product[16]_INST_0_i_73_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.171 r  mult_32/product[16]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.171    mult_32/product[16]_INST_0_i_52_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  mult_32/product[20]_INST_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.285    mult_32/product[20]_INST_0_i_44_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  mult_32/product[24]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000     1.399    mult_32/product[24]_INST_0_i_66_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.712 r  mult_32/product[28]_INST_0_i_71/O[3]
                         net (fo=2, routed)           0.955     2.667    mult_32/product[28]_INST_0_i_71_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.332     2.999 r  mult_32/product[28]_INST_0_i_53/O
                         net (fo=2, routed)           0.631     3.629    mult_32/product[28]_INST_0_i_53_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.355     3.984 r  mult_32/product[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     3.984    mult_32/product[28]_INST_0_i_57_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.497 r  mult_32/product[28]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.497    mult_32/product[28]_INST_0_i_17_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.614 r  mult_32/product[32]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.614    mult_32/product[32]_INST_0_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.731 r  mult_32/product[36]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.731    mult_32/product[36]_INST_0_i_16_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  mult_32/product[40]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.848    mult_32/product[40]_INST_0_i_16_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.171 r  mult_32/product[44]_INST_0_i_15/O[1]
                         net (fo=3, routed)           0.538     5.710    mult_32/product[44]_INST_0_i_15_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.306     6.016 r  mult_32/product[40]_INST_0_i_13/O
                         net (fo=2, routed)           0.408     6.424    mult_32/product[40]_INST_0_i_13_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.548 r  mult_32/product[40]_INST_0_i_3/O
                         net (fo=2, routed)           0.539     7.087    mult_32/product[40]_INST_0_i_3_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.607 r  mult_32/product[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.607    mult_32/product[40]_INST_0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  mult_32/product[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.724    mult_32/product[44]_INST_0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  mult_32/product[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.841    mult_32/product[48]_INST_0_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.958 r  mult_32/product[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.958    mult_32/product[52]_INST_0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.075 r  mult_32/product[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.075    mult_32/product[56]_INST_0_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.390 r  mult_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     8.390    product_w_64[63]
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.511     7.998    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.425     7.572    
                         clock uncertainty           -0.067     7.505    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)        0.109     7.614    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 a_32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 3.673ns (36.244%)  route 6.461ns (63.756%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X28Y39         FDRE                                         r  a_32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  a_32_reg[12]/Q
                         net (fo=168, routed)         3.007     1.008    mult_16/a[12]
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     1.132 r  mult_16/product[15]_INST_0_i_55/O
                         net (fo=2, routed)           0.644     1.776    mult_16/product[15]_INST_0_i_55_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     1.900 r  mult_16/product[15]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     1.900    mult_16/product[15]_INST_0_i_59_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.301 r  mult_16/product[15]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.301    mult_16/product[15]_INST_0_i_40_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.529 r  mult_16/product[23]_INST_0_i_56/CO[2]
                         net (fo=3, routed)           0.735     3.265    mult_16/product[23]_INST_0_i_56_n_1
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.313     3.578 r  mult_16/product[23]_INST_0_i_41/O
                         net (fo=1, routed)           0.379     3.957    mult_16/product[23]_INST_0_i_41_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.483 r  mult_16/product[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.483    mult_16/product[23]_INST_0_i_14_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.817 r  mult_16/product[27]_INST_0_i_11/O[1]
                         net (fo=3, routed)           0.718     5.535    mult_16/product[27]_INST_0_i_11_n_6
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.303     5.838 r  mult_16/product[23]_INST_0_i_11/O
                         net (fo=2, routed)           0.491     6.328    mult_16/product[23]_INST_0_i_11_n_0
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.452 r  mult_16/product[23]_INST_0_i_2/O
                         net (fo=2, routed)           0.487     6.940    mult_16/product[23]_INST_0_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.344 r  mult_16/product[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.344    mult_16/product[23]_INST_0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  mult_16/product[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.461    mult_16/product[27]_INST_0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.680 r  mult_16/product[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     7.680    product_w_32[31]
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.446     7.933    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.067     7.440    
    SLICE_X10Y13         FDCE (Setup_fdce_C_D)        0.109     7.549    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 a_32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 5.046ns (49.927%)  route 5.061ns (50.073%))
  Logic Levels:           14  (CARRY4=10 LUT2=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.561    -2.458    AHundredMHz_clk
    SLICE_X29Y35         FDRE                                         r  a_32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  a_32_reg[0]/Q
                         net (fo=130, routed)         2.881     0.880    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.124     1.004 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.004    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.536 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.536    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.849 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.857     2.706    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[7]
    SLICE_X5Y10          LUT2 (Prop_lut2_I0_O)        0.306     3.012 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.012    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_8_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.562 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.562    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.801 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[2]
                         net (fo=2, routed)           0.636     4.436    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/L1_in[12]
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.302     4.738 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.738    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_10_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.251 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.251    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.574 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.687     6.261    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.306     6.567 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.567    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.100    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.217    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.334    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.649 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.000     7.649    product_ip_w_32[31]
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443     7.930    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.425     7.504    
                         clock uncertainty           -0.067     7.437    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.109     7.546    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 b_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.712ns (30.378%)  route 6.216ns (69.622%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 8.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.546    -2.473    AHundredMHz_clk
    SLICE_X29Y25         FDRE                                         r  b_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456    -2.017 r  b_32_reg[5]/Q
                         net (fo=224, routed)         3.362     1.346    mult_8/b[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.124     1.470 r  mult_8/product[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.606     2.076    mult_8/product[7]_INST_0_i_28_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.200 r  mult_8/product[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     2.200    mult_8/product[7]_INST_0_i_32_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.780 r  mult_8/product[7]_INST_0_i_13/O[2]
                         net (fo=2, routed)           0.807     3.587    mult_8/product[7]_INST_0_i_13_n_5
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.302     3.889 r  mult_8/product[11]_INST_0_i_13/O
                         net (fo=3, routed)           0.790     4.679    mult_8/product[11]_INST_0_i_13_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I3_O)        0.149     4.828 r  mult_8/product[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.651     5.478    mult_8/product[11]_INST_0_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     6.236 r  mult_8/product[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.236    mult_8/product[11]_INST_0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.455 r  mult_8/product[15]_INST_0/O[0]
                         net (fo=1, routed)           0.000     6.455    product_w_16[15]
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     8.004    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.425     7.578    
                         clock uncertainty           -0.067     7.511    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109     7.620    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 a_32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 3.367ns (40.355%)  route 4.976ns (59.645%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X15Y30         FDRE                                         r  a_32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  a_32_reg[2]/Q
                         net (fo=115, routed)         3.520     1.515    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.639 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.639    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.lut_sig
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.037 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.037    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.371 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.656     3.026    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.303     3.329 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.329    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.730 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.730    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_3_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.064 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_2/O[1]
                         net (fo=1, routed)           0.800     4.865    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.303     5.168 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.168    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.569 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     5.569    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.882 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.000     5.882    product_ip_w_16[15]
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437     7.924    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.425     7.498    
                         clock uncertainty           -0.067     7.431    
    SLICE_X31Y17         FDCE (Setup_fdce_C_D)        0.062     7.493    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.518ns (35.419%)  route 0.944ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.628    -2.391    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.944    -0.928    p_1_in[2]
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512     7.999    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.425     7.573    
                         clock uncertainty           -0.067     7.506    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.067     7.439    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.518ns (38.681%)  route 0.821ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.561    -2.458    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518    -1.940 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.821    -1.118    p_1_in[4]
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444     7.931    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.411     7.519    
                         clock uncertainty           -0.067     7.452    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)       -0.058     7.394    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.476%)  route 0.829ns (64.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.456    -1.993 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.829    -1.163    p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.450     7.937    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.425     7.511    
                         clock uncertainty           -0.067     7.444    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)       -0.031     7.413    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.040%)  route 0.658ns (55.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 8.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.636    -2.383    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518    -1.865 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.658    -1.206    p_1_in[0]
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     8.004    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.411     7.592    
                         clock uncertainty           -0.067     7.525    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.067     7.458    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  8.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.557    -0.572    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.259    p_1_in[3]
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.825    -0.344    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.070    -0.468    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 product_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.874%)  route 0.281ns (63.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    -0.567    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  product_32_reg[31]/Q
                         net (fo=1, routed)           0.281    -0.123    p_1_in[1]
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.306    AHundredMHz_clk
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/C
                         clock pessimism             -0.195    -0.500    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.066    -0.434    fake_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.675%)  route 0.283ns (63.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.568    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.283    -0.121    p_1_in[4]
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.215    -0.553    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.089    -0.464    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.895%)  route 0.315ns (69.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.315    -0.106    p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.195    -0.527    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.059    -0.468    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.455%)  route 0.326ns (66.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.594    -0.535    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.326    -0.045    p_1_in[0]
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.865    -0.304    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.070    -0.449    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.867%)  route 0.424ns (72.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.589    -0.540    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.424     0.048    p_1_in[2]
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.859    -0.310    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.195    -0.504    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.070    -0.434    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 a_32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.536ns (40.653%)  route 0.782ns (59.347%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.568    AHundredMHz_clk
    SLICE_X15Y33         FDRE                                         r  a_32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  a_32_reg[27]/Q
                         net (fo=113, routed)         0.629     0.201    mult_32/a[27]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.049     0.250 r  mult_32/product[60]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     0.250    mult_32/product[60]_INST_0_i_23_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.334 r  mult_32/product[60]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.334    mult_32/product[60]_INST_0_i_11_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.424 r  mult_32/product[60]_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.154     0.578    mult_32/product[60]_INST_0_i_9_n_6
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.108     0.686 r  mult_32/product[60]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.686    mult_32/product[60]_INST_0_i_4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.750 r  mult_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.750    product_w_64[63]
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.858    -0.311    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.195    -0.505    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.134    -0.371    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 b_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.256ns (17.461%)  route 1.210ns (82.539%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X28Y28         FDRE                                         r  b_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  b_32_reg[7]/Q
                         net (fo=229, routed)         1.210     0.775    mult_8/b[7]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.045     0.820 r  mult_8/product[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.820    mult_8/product[15]_INST_0_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.890 r  mult_8/product[15]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.890    product_w_16[15]
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.865    -0.304    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.195    -0.498    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.134    -0.364    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 b_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.626ns (42.914%)  route 0.833ns (57.086%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X28Y28         FDRE                                         r  b_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  b_32_reg[7]/Q
                         net (fo=229, routed)         0.550     0.115    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/B[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.046     0.161 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     0.161    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.ma_sig
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.258 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.121     0.379    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[9]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.172     0.551 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.161     0.712    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.170     0.882 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.882    product_ip_w_16[15]
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    -0.345    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.195    -0.539    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.105    -0.434    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 a_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.707ns (45.322%)  route 0.853ns (54.678%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.570    AHundredMHz_clk
    SLICE_X15Y31         FDRE                                         r  a_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  a_32_reg[7]/Q
                         net (fo=125, routed)         0.508     0.079    mult_16/a[7]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.124 r  mult_16/product[15]_INST_0_i_18/O
                         net (fo=2, routed)           0.200     0.323    mult_16/product[15]_INST_0_i_18_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.450 r  mult_16/product[15]_INST_0_i_9/O[3]
                         net (fo=2, routed)           0.145     0.596    mult_16/product[15]_INST_0_i_9_n_4
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.110     0.706 r  mult_16/product[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.706    mult_16/product[15]_INST_0_i_6_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.817 r  mult_16/product[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.817    mult_16/product[15]_INST_0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.857 r  mult_16/product[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.857    mult_16/product[19]_INST_0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.897 r  mult_16/product[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.897    mult_16/product[23]_INST_0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.937 r  mult_16/product[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.937    mult_16/product[27]_INST_0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.990 r  mult_16/product[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.990    product_w_32[31]
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.134    -0.398    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.388    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_prov/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_prov/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y35    a_32_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y36     a_32_reg[0]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y28    a_32_reg[0]_replica_1/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y20     a_32_reg[0]_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y38    a_32_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y35    a_32_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X28Y39    a_32_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y38    a_32_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y35    a_32_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y35    a_32_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y36     a_32_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y36     a_32_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y28    a_32_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y28    a_32_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y20     a_32_reg[0]_replica_2/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y20     a_32_reg[0]_replica_2/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y38    a_32_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y38    a_32_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y35    a_32_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y35    a_32_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y36     a_32_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y36     a_32_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y28    a_32_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y28    a_32_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y20     a_32_reg[0]_replica_2/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y20     a_32_reg[0]_replica_2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y38    a_32_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y38    a_32_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_prov/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_prov/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_prov/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.973ns,  Total Violation       -1.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 a_32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 6.760ns (61.812%)  route 4.176ns (38.188%))
  Logic Levels:           23  (CARRY4=18 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X29Y37         FDRE                                         r  a_32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[8]/Q
                         net (fo=127, routed)         1.246    -0.754    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/A[8]
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.124    -0.630 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -0.630    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.lut_sig
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.098 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.098    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.236 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.578     0.813    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.303     1.116 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     1.116    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.517 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.517    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.944 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_12/O[3]
                         net (fo=2, routed)           0.783     2.728    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp20_out[19]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.306     3.034 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.034    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_15_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.584 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.584    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_6_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.806 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_6/O[0]
                         net (fo=2, routed)           0.879     4.684    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[20]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299     4.983 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.983    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_10_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.496 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.496    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.613 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.936 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.690     6.627    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out__0[25]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.306     6.933 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.933    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_4_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.483 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.483    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.597    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[36]_INST_0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.711    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[40]_INST_0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.825    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[44]_INST_0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.939    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[48]_INST_0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.053    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[52]_INST_0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.167 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.167    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[56]_INST_0_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.480 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     8.480    product_ip_w_64[63]
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism             -0.425     7.512    
                         clock uncertainty           -0.068     7.445    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.062     7.507    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 b_32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 5.250ns (48.381%)  route 5.601ns (51.619%))
  Logic Levels:           21  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X29Y32         FDRE                                         r  b_32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  b_32_reg[4]/Q
                         net (fo=174, routed)         1.739    -0.267    mult_32/b[4]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.143 r  mult_32/product[16]_INST_0_i_69/O
                         net (fo=2, routed)           0.792     0.649    mult_32/product[16]_INST_0_i_69_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.773 r  mult_32/product[16]_INST_0_i_73/O
                         net (fo=1, routed)           0.000     0.773    mult_32/product[16]_INST_0_i_73_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.171 r  mult_32/product[16]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.171    mult_32/product[16]_INST_0_i_52_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  mult_32/product[20]_INST_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.285    mult_32/product[20]_INST_0_i_44_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  mult_32/product[24]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000     1.399    mult_32/product[24]_INST_0_i_66_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.712 r  mult_32/product[28]_INST_0_i_71/O[3]
                         net (fo=2, routed)           0.955     2.667    mult_32/product[28]_INST_0_i_71_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.332     2.999 r  mult_32/product[28]_INST_0_i_53/O
                         net (fo=2, routed)           0.631     3.629    mult_32/product[28]_INST_0_i_53_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.355     3.984 r  mult_32/product[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     3.984    mult_32/product[28]_INST_0_i_57_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.497 r  mult_32/product[28]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.497    mult_32/product[28]_INST_0_i_17_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.614 r  mult_32/product[32]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.614    mult_32/product[32]_INST_0_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.731 r  mult_32/product[36]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.731    mult_32/product[36]_INST_0_i_16_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  mult_32/product[40]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.848    mult_32/product[40]_INST_0_i_16_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.171 r  mult_32/product[44]_INST_0_i_15/O[1]
                         net (fo=3, routed)           0.538     5.710    mult_32/product[44]_INST_0_i_15_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.306     6.016 r  mult_32/product[40]_INST_0_i_13/O
                         net (fo=2, routed)           0.408     6.424    mult_32/product[40]_INST_0_i_13_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.548 r  mult_32/product[40]_INST_0_i_3/O
                         net (fo=2, routed)           0.539     7.087    mult_32/product[40]_INST_0_i_3_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.607 r  mult_32/product[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.607    mult_32/product[40]_INST_0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  mult_32/product[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.724    mult_32/product[44]_INST_0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  mult_32/product[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.841    mult_32/product[48]_INST_0_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.958 r  mult_32/product[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.958    mult_32/product[52]_INST_0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.075 r  mult_32/product[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.075    mult_32/product[56]_INST_0_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.390 r  mult_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     8.390    product_w_64[63]
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.511     7.998    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.425     7.572    
                         clock uncertainty           -0.068     7.505    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)        0.109     7.614    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 a_32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 3.673ns (36.244%)  route 6.461ns (63.756%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X28Y39         FDRE                                         r  a_32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  a_32_reg[12]/Q
                         net (fo=168, routed)         3.007     1.008    mult_16/a[12]
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     1.132 r  mult_16/product[15]_INST_0_i_55/O
                         net (fo=2, routed)           0.644     1.776    mult_16/product[15]_INST_0_i_55_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     1.900 r  mult_16/product[15]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     1.900    mult_16/product[15]_INST_0_i_59_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.301 r  mult_16/product[15]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.301    mult_16/product[15]_INST_0_i_40_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.529 r  mult_16/product[23]_INST_0_i_56/CO[2]
                         net (fo=3, routed)           0.735     3.265    mult_16/product[23]_INST_0_i_56_n_1
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.313     3.578 r  mult_16/product[23]_INST_0_i_41/O
                         net (fo=1, routed)           0.379     3.957    mult_16/product[23]_INST_0_i_41_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.483 r  mult_16/product[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.483    mult_16/product[23]_INST_0_i_14_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.817 r  mult_16/product[27]_INST_0_i_11/O[1]
                         net (fo=3, routed)           0.718     5.535    mult_16/product[27]_INST_0_i_11_n_6
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.303     5.838 r  mult_16/product[23]_INST_0_i_11/O
                         net (fo=2, routed)           0.491     6.328    mult_16/product[23]_INST_0_i_11_n_0
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.452 r  mult_16/product[23]_INST_0_i_2/O
                         net (fo=2, routed)           0.487     6.940    mult_16/product[23]_INST_0_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.344 r  mult_16/product[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.344    mult_16/product[23]_INST_0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  mult_16/product[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.461    mult_16/product[27]_INST_0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.680 r  mult_16/product[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     7.680    product_w_32[31]
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.446     7.933    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.068     7.440    
    SLICE_X10Y13         FDCE (Setup_fdce_C_D)        0.109     7.549    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 a_32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 5.046ns (49.927%)  route 5.061ns (50.073%))
  Logic Levels:           14  (CARRY4=10 LUT2=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.561    -2.458    AHundredMHz_clk
    SLICE_X29Y35         FDRE                                         r  a_32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  a_32_reg[0]/Q
                         net (fo=130, routed)         2.881     0.880    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.124     1.004 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.004    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.536 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.536    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.849 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.857     2.706    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[7]
    SLICE_X5Y10          LUT2 (Prop_lut2_I0_O)        0.306     3.012 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.012    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_8_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.562 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.562    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.801 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[2]
                         net (fo=2, routed)           0.636     4.436    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/L1_in[12]
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.302     4.738 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.738    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_10_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.251 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.251    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.574 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.687     6.261    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.306     6.567 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.567    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.100    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.217    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.334    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.649 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.000     7.649    product_ip_w_32[31]
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443     7.930    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.425     7.504    
                         clock uncertainty           -0.068     7.437    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.109     7.546    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 b_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.712ns (30.378%)  route 6.216ns (69.622%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 8.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.546    -2.473    AHundredMHz_clk
    SLICE_X29Y25         FDRE                                         r  b_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456    -2.017 r  b_32_reg[5]/Q
                         net (fo=224, routed)         3.362     1.346    mult_8/b[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.124     1.470 r  mult_8/product[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.606     2.076    mult_8/product[7]_INST_0_i_28_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.200 r  mult_8/product[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     2.200    mult_8/product[7]_INST_0_i_32_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.780 r  mult_8/product[7]_INST_0_i_13/O[2]
                         net (fo=2, routed)           0.807     3.587    mult_8/product[7]_INST_0_i_13_n_5
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.302     3.889 r  mult_8/product[11]_INST_0_i_13/O
                         net (fo=3, routed)           0.790     4.679    mult_8/product[11]_INST_0_i_13_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I3_O)        0.149     4.828 r  mult_8/product[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.651     5.478    mult_8/product[11]_INST_0_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     6.236 r  mult_8/product[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.236    mult_8/product[11]_INST_0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.455 r  mult_8/product[15]_INST_0/O[0]
                         net (fo=1, routed)           0.000     6.455    product_w_16[15]
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     8.004    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.425     7.578    
                         clock uncertainty           -0.068     7.511    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109     7.620    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 a_32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 3.367ns (40.355%)  route 4.976ns (59.645%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X15Y30         FDRE                                         r  a_32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  a_32_reg[2]/Q
                         net (fo=115, routed)         3.520     1.515    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.639 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.639    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.lut_sig
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.037 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.037    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.371 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.656     3.026    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.303     3.329 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.329    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.730 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.730    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_3_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.064 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_2/O[1]
                         net (fo=1, routed)           0.800     4.865    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.303     5.168 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.168    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.569 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     5.569    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.882 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.000     5.882    product_ip_w_16[15]
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437     7.924    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.425     7.498    
                         clock uncertainty           -0.068     7.431    
    SLICE_X31Y17         FDCE (Setup_fdce_C_D)        0.062     7.493    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.518ns (35.419%)  route 0.944ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.628    -2.391    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.944    -0.928    p_1_in[2]
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512     7.999    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.425     7.573    
                         clock uncertainty           -0.068     7.506    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.067     7.439    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.512ns  (required time - arrival time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.518ns (38.681%)  route 0.821ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.561    -2.458    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518    -1.940 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.821    -1.118    p_1_in[4]
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444     7.931    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.411     7.519    
                         clock uncertainty           -0.068     7.452    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)       -0.058     7.394    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.476%)  route 0.829ns (64.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.456    -1.993 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.829    -1.163    p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.450     7.937    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.425     7.511    
                         clock uncertainty           -0.068     7.444    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)       -0.031     7.413    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.040%)  route 0.658ns (55.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 8.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.636    -2.383    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518    -1.865 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.658    -1.206    p_1_in[0]
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     8.004    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.411     7.592    
                         clock uncertainty           -0.068     7.525    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.067     7.458    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  8.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.557    -0.572    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.259    p_1_in[3]
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.825    -0.344    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.068    -0.471    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.070    -0.401    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 product_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.874%)  route 0.281ns (63.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    -0.567    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  product_32_reg[31]/Q
                         net (fo=1, routed)           0.281    -0.123    p_1_in[1]
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.306    AHundredMHz_clk
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/C
                         clock pessimism             -0.195    -0.500    
                         clock uncertainty            0.068    -0.433    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.066    -0.367    fake_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.675%)  route 0.283ns (63.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.568    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.283    -0.121    p_1_in[4]
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.068    -0.486    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.089    -0.397    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.895%)  route 0.315ns (69.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.315    -0.106    p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.195    -0.527    
                         clock uncertainty            0.068    -0.460    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.059    -0.401    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.455%)  route 0.326ns (66.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.594    -0.535    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.326    -0.045    p_1_in[0]
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.865    -0.304    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.216    -0.519    
                         clock uncertainty            0.068    -0.452    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.070    -0.382    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.867%)  route 0.424ns (72.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.589    -0.540    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.424     0.048    p_1_in[2]
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.859    -0.310    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.195    -0.504    
                         clock uncertainty            0.068    -0.437    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.070    -0.367    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 a_32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.536ns (40.653%)  route 0.782ns (59.347%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.568    AHundredMHz_clk
    SLICE_X15Y33         FDRE                                         r  a_32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  a_32_reg[27]/Q
                         net (fo=113, routed)         0.629     0.201    mult_32/a[27]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.049     0.250 r  mult_32/product[60]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     0.250    mult_32/product[60]_INST_0_i_23_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.334 r  mult_32/product[60]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.334    mult_32/product[60]_INST_0_i_11_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.424 r  mult_32/product[60]_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.154     0.578    mult_32/product[60]_INST_0_i_9_n_6
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.108     0.686 r  mult_32/product[60]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.686    mult_32/product[60]_INST_0_i_4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.750 r  mult_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.750    product_w_64[63]
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.858    -0.311    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.195    -0.505    
                         clock uncertainty            0.068    -0.438    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.134    -0.304    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 b_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.256ns (17.461%)  route 1.210ns (82.539%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X28Y28         FDRE                                         r  b_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  b_32_reg[7]/Q
                         net (fo=229, routed)         1.210     0.775    mult_8/b[7]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.045     0.820 r  mult_8/product[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.820    mult_8/product[15]_INST_0_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.890 r  mult_8/product[15]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.890    product_w_16[15]
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.865    -0.304    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.195    -0.498    
                         clock uncertainty            0.068    -0.431    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.134    -0.297    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 b_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.626ns (42.914%)  route 0.833ns (57.086%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X28Y28         FDRE                                         r  b_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  b_32_reg[7]/Q
                         net (fo=229, routed)         0.550     0.115    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/B[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.046     0.161 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     0.161    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.ma_sig
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.258 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.121     0.379    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[9]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.172     0.551 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.161     0.712    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.170     0.882 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.882    product_ip_w_16[15]
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    -0.345    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.068    -0.472    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.105    -0.367    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 a_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.707ns (45.322%)  route 0.853ns (54.678%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.570    AHundredMHz_clk
    SLICE_X15Y31         FDRE                                         r  a_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  a_32_reg[7]/Q
                         net (fo=125, routed)         0.508     0.079    mult_16/a[7]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.124 r  mult_16/product[15]_INST_0_i_18/O
                         net (fo=2, routed)           0.200     0.323    mult_16/product[15]_INST_0_i_18_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.450 r  mult_16/product[15]_INST_0_i_9/O[3]
                         net (fo=2, routed)           0.145     0.596    mult_16/product[15]_INST_0_i_9_n_4
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.110     0.706 r  mult_16/product[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.706    mult_16/product[15]_INST_0_i_6_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.817 r  mult_16/product[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.817    mult_16/product[15]_INST_0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.857 r  mult_16/product[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.857    mult_16/product[19]_INST_0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.897 r  mult_16/product[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.897    mult_16/product[23]_INST_0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.937 r  mult_16/product[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.937    mult_16/product[27]_INST_0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.990 r  mult_16/product[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.990    product_w_32[31]
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.068    -0.465    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.134    -0.331    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.320    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            4  Failing Endpoints,  Worst Slack       -0.973ns,  Total Violation       -1.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 a_32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 6.760ns (61.812%)  route 4.176ns (38.188%))
  Logic Levels:           23  (CARRY4=18 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X29Y37         FDRE                                         r  a_32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -2.001 r  a_32_reg[8]/Q
                         net (fo=127, routed)         1.246    -0.754    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/A[8]
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.124    -0.630 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -0.630    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.lut_sig
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.098 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.098    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.236 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.578     0.813    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.303     1.116 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     1.116    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.517 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.517    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_7_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.631    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.944 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_12/O[3]
                         net (fo=2, routed)           0.783     2.728    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp20_out[19]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.306     3.034 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.034    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_15_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.584 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.584    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_6_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.806 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_6/O[0]
                         net (fo=2, routed)           0.879     4.684    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[20]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299     4.983 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.983    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_10_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.496 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.496    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.613 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.936 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.690     6.627    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out__0[25]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.306     6.933 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.933    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_i_4_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.483 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.483    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[32]_INST_0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.597    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[36]_INST_0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.711    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[40]_INST_0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.825    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[44]_INST_0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.939    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[48]_INST_0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.053    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[52]_INST_0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.167 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.167    mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[56]_INST_0_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.480 r  mult_gen_32/U0/i_mult/gLUT.gLUT_speed.iLUT/P[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     8.480    product_ip_w_64[63]
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.451     7.938    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
                         clock pessimism             -0.425     7.512    
                         clock uncertainty           -0.068     7.445    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.062     7.507    product_ip_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 b_32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 5.250ns (48.381%)  route 5.601ns (51.619%))
  Logic Levels:           21  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X29Y32         FDRE                                         r  b_32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  b_32_reg[4]/Q
                         net (fo=174, routed)         1.739    -0.267    mult_32/b[4]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.143 r  mult_32/product[16]_INST_0_i_69/O
                         net (fo=2, routed)           0.792     0.649    mult_32/product[16]_INST_0_i_69_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.773 r  mult_32/product[16]_INST_0_i_73/O
                         net (fo=1, routed)           0.000     0.773    mult_32/product[16]_INST_0_i_73_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.171 r  mult_32/product[16]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.171    mult_32/product[16]_INST_0_i_52_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  mult_32/product[20]_INST_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.285    mult_32/product[20]_INST_0_i_44_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  mult_32/product[24]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000     1.399    mult_32/product[24]_INST_0_i_66_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.712 r  mult_32/product[28]_INST_0_i_71/O[3]
                         net (fo=2, routed)           0.955     2.667    mult_32/product[28]_INST_0_i_71_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.332     2.999 r  mult_32/product[28]_INST_0_i_53/O
                         net (fo=2, routed)           0.631     3.629    mult_32/product[28]_INST_0_i_53_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.355     3.984 r  mult_32/product[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     3.984    mult_32/product[28]_INST_0_i_57_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.497 r  mult_32/product[28]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.497    mult_32/product[28]_INST_0_i_17_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.614 r  mult_32/product[32]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.614    mult_32/product[32]_INST_0_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.731 r  mult_32/product[36]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.731    mult_32/product[36]_INST_0_i_16_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  mult_32/product[40]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.848    mult_32/product[40]_INST_0_i_16_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.171 r  mult_32/product[44]_INST_0_i_15/O[1]
                         net (fo=3, routed)           0.538     5.710    mult_32/product[44]_INST_0_i_15_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.306     6.016 r  mult_32/product[40]_INST_0_i_13/O
                         net (fo=2, routed)           0.408     6.424    mult_32/product[40]_INST_0_i_13_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.548 r  mult_32/product[40]_INST_0_i_3/O
                         net (fo=2, routed)           0.539     7.087    mult_32/product[40]_INST_0_i_3_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.607 r  mult_32/product[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.607    mult_32/product[40]_INST_0_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  mult_32/product[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.724    mult_32/product[44]_INST_0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  mult_32/product[48]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.841    mult_32/product[48]_INST_0_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.958 r  mult_32/product[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.958    mult_32/product[52]_INST_0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.075 r  mult_32/product[56]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.075    mult_32/product[56]_INST_0_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.390 r  mult_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     8.390    product_w_64[63]
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.511     7.998    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.425     7.572    
                         clock uncertainty           -0.068     7.505    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)        0.109     7.614    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 a_32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 3.673ns (36.244%)  route 6.461ns (63.756%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.564    -2.455    AHundredMHz_clk
    SLICE_X28Y39         FDRE                                         r  a_32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  a_32_reg[12]/Q
                         net (fo=168, routed)         3.007     1.008    mult_16/a[12]
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     1.132 r  mult_16/product[15]_INST_0_i_55/O
                         net (fo=2, routed)           0.644     1.776    mult_16/product[15]_INST_0_i_55_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     1.900 r  mult_16/product[15]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     1.900    mult_16/product[15]_INST_0_i_59_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.301 r  mult_16/product[15]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.301    mult_16/product[15]_INST_0_i_40_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.529 r  mult_16/product[23]_INST_0_i_56/CO[2]
                         net (fo=3, routed)           0.735     3.265    mult_16/product[23]_INST_0_i_56_n_1
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.313     3.578 r  mult_16/product[23]_INST_0_i_41/O
                         net (fo=1, routed)           0.379     3.957    mult_16/product[23]_INST_0_i_41_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.483 r  mult_16/product[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.483    mult_16/product[23]_INST_0_i_14_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.817 r  mult_16/product[27]_INST_0_i_11/O[1]
                         net (fo=3, routed)           0.718     5.535    mult_16/product[27]_INST_0_i_11_n_6
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.303     5.838 r  mult_16/product[23]_INST_0_i_11/O
                         net (fo=2, routed)           0.491     6.328    mult_16/product[23]_INST_0_i_11_n_0
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.452 r  mult_16/product[23]_INST_0_i_2/O
                         net (fo=2, routed)           0.487     6.940    mult_16/product[23]_INST_0_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.344 r  mult_16/product[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.344    mult_16/product[23]_INST_0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  mult_16/product[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.461    mult_16/product[27]_INST_0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.680 r  mult_16/product[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     7.680    product_w_32[31]
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.446     7.933    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.068     7.440    
    SLICE_X10Y13         FDCE (Setup_fdce_C_D)        0.109     7.549    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 a_32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 5.046ns (49.927%)  route 5.061ns (50.073%))
  Logic Levels:           14  (CARRY4=10 LUT2=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.561    -2.458    AHundredMHz_clk
    SLICE_X29Y35         FDRE                                         r  a_32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  a_32_reg[0]/Q
                         net (fo=130, routed)         2.881     0.880    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.124     1.004 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.004    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.536 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.536    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.849 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.857     2.706    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[7]
    SLICE_X5Y10          LUT2 (Prop_lut2_I0_O)        0.306     3.012 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.012    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_8_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.562 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.562    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.801 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[2]
                         net (fo=2, routed)           0.636     4.436    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/L1_in[12]
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.302     4.738 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.738    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_10_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.251 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.251    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.574 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.687     6.261    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.306     6.567 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.567    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.100    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.217    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.334    mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.649 r  mult_gen_16/U0/i_mult/gLUT.gLUT_speed.iLUT/P[28]_INST_0/O[3]
                         net (fo=1, routed)           0.000     7.649    product_ip_w_32[31]
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443     7.930    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
                         clock pessimism             -0.425     7.504    
                         clock uncertainty           -0.068     7.437    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.109     7.546    product_ip_32_reg[31]
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 b_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.712ns (30.378%)  route 6.216ns (69.622%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 8.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.546    -2.473    AHundredMHz_clk
    SLICE_X29Y25         FDRE                                         r  b_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456    -2.017 r  b_32_reg[5]/Q
                         net (fo=224, routed)         3.362     1.346    mult_8/b[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.124     1.470 r  mult_8/product[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.606     2.076    mult_8/product[7]_INST_0_i_28_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.200 r  mult_8/product[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     2.200    mult_8/product[7]_INST_0_i_32_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.780 r  mult_8/product[7]_INST_0_i_13/O[2]
                         net (fo=2, routed)           0.807     3.587    mult_8/product[7]_INST_0_i_13_n_5
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.302     3.889 r  mult_8/product[11]_INST_0_i_13/O
                         net (fo=3, routed)           0.790     4.679    mult_8/product[11]_INST_0_i_13_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I3_O)        0.149     4.828 r  mult_8/product[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.651     5.478    mult_8/product[11]_INST_0_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     6.236 r  mult_8/product[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.236    mult_8/product[11]_INST_0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.455 r  mult_8/product[15]_INST_0/O[0]
                         net (fo=1, routed)           0.000     6.455    product_w_16[15]
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     8.004    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.425     7.578    
                         clock uncertainty           -0.068     7.511    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109     7.620    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 a_32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 3.367ns (40.355%)  route 4.976ns (59.645%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X15Y30         FDRE                                         r  a_32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  a_32_reg[2]/Q
                         net (fo=115, routed)         3.520     1.515    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.639 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.639    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.lut_sig
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.037 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.037    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.371 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.656     3.026    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.303     3.329 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.329    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.730 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.730    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_3_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.064 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_2/O[1]
                         net (fo=1, routed)           0.800     4.865    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.303     5.168 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.168    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.569 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     5.569    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.882 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.000     5.882    product_ip_w_16[15]
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437     7.924    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.425     7.498    
                         clock uncertainty           -0.068     7.431    
    SLICE_X31Y17         FDCE (Setup_fdce_C_D)        0.062     7.493    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.518ns (35.419%)  route 0.944ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.628    -2.391    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.944    -0.928    p_1_in[2]
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512     7.999    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.425     7.573    
                         clock uncertainty           -0.068     7.506    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.067     7.439    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.512ns  (required time - arrival time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.518ns (38.681%)  route 0.821ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.561    -2.458    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518    -1.940 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.821    -1.118    p_1_in[4]
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444     7.931    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.411     7.519    
                         clock uncertainty           -0.068     7.452    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)       -0.058     7.394    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.476%)  route 0.829ns (64.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.570    -2.449    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.456    -1.993 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.829    -1.163    p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.450     7.937    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.425     7.511    
                         clock uncertainty           -0.068     7.444    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)       -0.031     7.413    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.040%)  route 0.658ns (55.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 8.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.636    -2.383    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518    -1.865 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.658    -1.206    p_1_in[0]
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.517     8.004    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.411     7.592    
                         clock uncertainty           -0.068     7.525    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.067     7.458    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  8.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 product_ip_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.557    -0.572    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  product_ip_16_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.259    p_1_in[3]
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.825    -0.344    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.068    -0.471    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.070    -0.401    fake_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 product_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.874%)  route 0.281ns (63.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    -0.567    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  product_32_reg[31]/Q
                         net (fo=1, routed)           0.281    -0.123    p_1_in[1]
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.306    AHundredMHz_clk
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/C
                         clock pessimism             -0.195    -0.500    
                         clock uncertainty            0.068    -0.433    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.066    -0.367    fake_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 product_ip_32_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.675%)  route 0.283ns (63.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.568    AHundredMHz_clk
    SLICE_X8Y16          FDCE                                         r  product_ip_32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  product_ip_32_reg[31]/Q
                         net (fo=1, routed)           0.283    -0.121    p_1_in[4]
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    -0.339    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.068    -0.486    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.089    -0.397    fake_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 product_ip_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.895%)  route 0.315ns (69.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.567    -0.562    AHundredMHz_clk
    SLICE_X13Y49         FDCE                                         r  product_ip_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  product_ip_64_reg[63]/Q
                         net (fo=1, routed)           0.315    -0.106    p_1_in[5]
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
                         clock pessimism             -0.195    -0.527    
                         clock uncertainty            0.068    -0.460    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.059    -0.401    fake_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 product_16_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.455%)  route 0.326ns (66.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.594    -0.535    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  product_16_reg[15]/Q
                         net (fo=1, routed)           0.326    -0.045    p_1_in[0]
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.865    -0.304    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
                         clock pessimism             -0.216    -0.519    
                         clock uncertainty            0.068    -0.452    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.070    -0.382    fake_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 product_64_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.867%)  route 0.424ns (72.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.589    -0.540    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  product_64_reg[63]/Q
                         net (fo=1, routed)           0.424     0.048    p_1_in[2]
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.859    -0.310    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
                         clock pessimism             -0.195    -0.504    
                         clock uncertainty            0.068    -0.437    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.070    -0.367    fake_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 a_32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_64_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.536ns (40.653%)  route 0.782ns (59.347%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.568    AHundredMHz_clk
    SLICE_X15Y33         FDRE                                         r  a_32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  a_32_reg[27]/Q
                         net (fo=113, routed)         0.629     0.201    mult_32/a[27]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.049     0.250 r  mult_32/product[60]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     0.250    mult_32/product[60]_INST_0_i_23_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.334 r  mult_32/product[60]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.334    mult_32/product[60]_INST_0_i_11_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.424 r  mult_32/product[60]_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.154     0.578    mult_32/product[60]_INST_0_i_9_n_6
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.108     0.686 r  mult_32/product[60]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.686    mult_32/product[60]_INST_0_i_4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.750 r  mult_32/product[60]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.750    product_w_64[63]
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.858    -0.311    AHundredMHz_clk
    SLICE_X6Y34          FDCE                                         r  product_64_reg[63]/C
                         clock pessimism             -0.195    -0.505    
                         clock uncertainty            0.068    -0.438    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.134    -0.304    product_64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 b_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.256ns (17.461%)  route 1.210ns (82.539%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X28Y28         FDRE                                         r  b_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  b_32_reg[7]/Q
                         net (fo=229, routed)         1.210     0.775    mult_8/b[7]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.045     0.820 r  mult_8/product[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.820    mult_8/product[15]_INST_0_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.890 r  mult_8/product[15]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.890    product_w_16[15]
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.865    -0.304    AHundredMHz_clk
    SLICE_X2Y9           FDCE                                         r  product_16_reg[15]/C
                         clock pessimism             -0.195    -0.498    
                         clock uncertainty            0.068    -0.431    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.134    -0.297    product_16_reg[15]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 b_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_ip_16_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.626ns (42.914%)  route 0.833ns (57.086%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.576    AHundredMHz_clk
    SLICE_X28Y28         FDRE                                         r  b_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  b_32_reg[7]/Q
                         net (fo=229, routed)         0.550     0.115    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/B[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.046     0.161 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     0.161    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.ma_sig
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.258 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.121     0.379    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[9]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.172     0.551 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.161     0.712    mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.170     0.882 r  mult_gen_8/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.000     0.882    product_ip_w_16[15]
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    -0.345    AHundredMHz_clk
    SLICE_X31Y17         FDCE                                         r  product_ip_16_reg[15]/C
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.068    -0.472    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.105    -0.367    product_ip_16_reg[15]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 a_32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_32_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.707ns (45.322%)  route 0.853ns (54.678%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.570    AHundredMHz_clk
    SLICE_X15Y31         FDRE                                         r  a_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  a_32_reg[7]/Q
                         net (fo=125, routed)         0.508     0.079    mult_16/a[7]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.124 r  mult_16/product[15]_INST_0_i_18/O
                         net (fo=2, routed)           0.200     0.323    mult_16/product[15]_INST_0_i_18_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.450 r  mult_16/product[15]_INST_0_i_9/O[3]
                         net (fo=2, routed)           0.145     0.596    mult_16/product[15]_INST_0_i_9_n_4
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.110     0.706 r  mult_16/product[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.706    mult_16/product[15]_INST_0_i_6_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.817 r  mult_16/product[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.817    mult_16/product[15]_INST_0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.857 r  mult_16/product[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.857    mult_16/product[19]_INST_0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.897 r  mult_16/product[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.897    mult_16/product[23]_INST_0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.937 r  mult_16/product[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     0.937    mult_16/product[27]_INST_0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.990 r  mult_16/product[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.990    product_w_32[31]
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    -0.338    AHundredMHz_clk
    SLICE_X10Y13         FDCE                                         r  product_32_reg[31]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.068    -0.465    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.134    -0.331    product_32_reg[31]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.320    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fake_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 3.053ns (51.403%)  route 2.886ns (48.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -2.389    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.933 r  fake_out_reg[2]/Q
                         net (fo=1, routed)           2.886     0.954    fake_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     3.551 r  fake_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.551    fake_out[2]
    V13                                                               r  fake_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 3.054ns (51.764%)  route 2.846ns (48.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  fake_out_reg[3]/Q
                         net (fo=1, routed)           2.846     0.840    fake_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     3.438 r  fake_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.438    fake_out[3]
    U16                                                               r  fake_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 3.116ns (53.648%)  route 2.692ns (46.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.569    -2.450    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518    -1.932 r  fake_out_reg[5]/Q
                         net (fo=1, routed)           2.692     0.760    fake_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.598     3.358 r  fake_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.358    fake_out[5]
    W14                                                               r  fake_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.331ns  (logic 3.125ns (58.624%)  route 2.206ns (41.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.518    -1.939 r  fake_out_reg[4]/Q
                         net (fo=1, routed)           2.206     0.267    fake_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     2.875 r  fake_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.875    fake_out[4]
    U15                                                               r  fake_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.123ns  (logic 3.055ns (59.638%)  route 2.068ns (40.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.636    -2.383    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  fake_out_reg[0]/Q
                         net (fo=1, routed)           2.068     0.141    fake_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     2.740 r  fake_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.740    fake_out[0]
    U14                                                               r  fake_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 3.050ns (61.656%)  route 1.897ns (38.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.633    -2.386    AHundredMHz_clk
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  fake_out_reg[1]/Q
                         net (fo=1, routed)           1.897    -0.033    fake_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     2.561 r  fake_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.561    fake_out[1]
    V14                                                               r  fake_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fake_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.252ns (74.452%)  route 0.430ns (25.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.537    AHundredMHz_clk
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  fake_out_reg[1]/Q
                         net (fo=1, routed)           0.430     0.033    fake_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.144 r  fake_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.144    fake_out[1]
    V14                                                               r  fake_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.257ns (71.642%)  route 0.498ns (28.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.594    -0.535    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fake_out_reg[0]/Q
                         net (fo=1, routed)           0.498     0.103    fake_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116     1.220 r  fake_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.220    fake_out[0]
    U14                                                               r  fake_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.289ns (67.981%)  route 0.607ns (32.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    -0.567    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  fake_out_reg[4]/Q
                         net (fo=1, routed)           0.607     0.204    fake_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.125     1.328 r  fake_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.328    fake_out[4]
    U15                                                               r  fake_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.279ns (62.360%)  route 0.772ns (37.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.566    -0.563    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  fake_out_reg[5]/Q
                         net (fo=1, routed)           0.772     0.372    fake_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.115     1.487 r  fake_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.487    fake_out[5]
    W14                                                               r  fake_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.255ns (59.585%)  route 0.851ns (40.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.539    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  fake_out_reg[2]/Q
                         net (fo=1, routed)           0.851     0.453    fake_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.567 r  fake_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.567    fake_out[2]
    V13                                                               r  fake_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.256ns (57.021%)  route 0.947ns (42.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.557    -0.572    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fake_out_reg[3]/Q
                         net (fo=1, routed)           0.947     0.515    fake_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     1.630 r  fake_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.630    fake_out[3]
    U16                                                               r  fake_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fake_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 3.053ns (51.403%)  route 2.886ns (48.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -2.389    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.933 r  fake_out_reg[2]/Q
                         net (fo=1, routed)           2.886     0.954    fake_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     3.551 r  fake_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.551    fake_out[2]
    V13                                                               r  fake_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 3.054ns (51.764%)  route 2.846ns (48.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.557    -2.462    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456    -2.006 r  fake_out_reg[3]/Q
                         net (fo=1, routed)           2.846     0.840    fake_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     3.438 r  fake_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.438    fake_out[3]
    U16                                                               r  fake_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 3.116ns (53.648%)  route 2.692ns (46.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.569    -2.450    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518    -1.932 r  fake_out_reg[5]/Q
                         net (fo=1, routed)           2.692     0.760    fake_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.598     3.358 r  fake_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.358    fake_out[5]
    W14                                                               r  fake_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.331ns  (logic 3.125ns (58.624%)  route 2.206ns (41.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.562    -2.457    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.518    -1.939 r  fake_out_reg[4]/Q
                         net (fo=1, routed)           2.206     0.267    fake_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     2.875 r  fake_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.875    fake_out[4]
    U15                                                               r  fake_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.123ns  (logic 3.055ns (59.638%)  route 2.068ns (40.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.636    -2.383    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  fake_out_reg[0]/Q
                         net (fo=1, routed)           2.068     0.141    fake_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     2.740 r  fake_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.740    fake_out[0]
    U14                                                               r  fake_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 3.050ns (61.656%)  route 1.897ns (38.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.633    -2.386    AHundredMHz_clk
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  fake_out_reg[1]/Q
                         net (fo=1, routed)           1.897    -0.033    fake_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     2.561 r  fake_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.561    fake_out[1]
    V14                                                               r  fake_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fake_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.252ns (74.452%)  route 0.430ns (25.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.537    AHundredMHz_clk
    SLICE_X4Y9           FDRE                                         r  fake_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  fake_out_reg[1]/Q
                         net (fo=1, routed)           0.430     0.033    fake_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.144 r  fake_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.144    fake_out[1]
    V14                                                               r  fake_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.257ns (71.642%)  route 0.498ns (28.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.594    -0.535    AHundredMHz_clk
    SLICE_X1Y9           FDRE                                         r  fake_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fake_out_reg[0]/Q
                         net (fo=1, routed)           0.498     0.103    fake_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116     1.220 r  fake_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.220    fake_out[0]
    U14                                                               r  fake_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.289ns (67.981%)  route 0.607ns (32.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    -0.567    AHundredMHz_clk
    SLICE_X8Y15          FDRE                                         r  fake_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  fake_out_reg[4]/Q
                         net (fo=1, routed)           0.607     0.204    fake_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.125     1.328 r  fake_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.328    fake_out[4]
    U15                                                               r  fake_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.279ns (62.360%)  route 0.772ns (37.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.566    -0.563    AHundredMHz_clk
    SLICE_X8Y45          FDRE                                         r  fake_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  fake_out_reg[5]/Q
                         net (fo=1, routed)           0.772     0.372    fake_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.115     1.487 r  fake_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.487    fake_out[5]
    W14                                                               r  fake_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.255ns (59.585%)  route 0.851ns (40.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.539    AHundredMHz_clk
    SLICE_X1Y33          FDRE                                         r  fake_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  fake_out_reg[2]/Q
                         net (fo=1, routed)           0.851     0.453    fake_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.567 r  fake_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.567    fake_out[2]
    V13                                                               r  fake_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fake_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fake_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.256ns (57.021%)  route 0.947ns (42.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.557    -0.572    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  fake_out_reg[3]/Q
                         net (fo=1, routed)           0.947     0.515    fake_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     1.630 r  fake_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.630    fake_out[3]
    U16                                                               r  fake_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_prov/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prov/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clk_prov/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clk_prov/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clk_prov/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clk_prov/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clk_prov/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_prov/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_prov/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prov/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_prov/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_prov/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_prov/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prov/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clk_prov/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clk_prov/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clk_prov/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clk_prov/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clk_prov/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_prov/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_prov/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prov/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_prov/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_prov/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fake_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.090ns  (logic 1.072ns (11.793%)  route 8.018ns (88.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.662     9.090    p_0_in
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b_32_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.087ns  (logic 1.072ns (11.797%)  route 8.015ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.659     9.087    p_0_in
    SLICE_X31Y46         FDRE                                         r  b_32_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.445    -2.068    AHundredMHz_clk
    SLICE_X31Y46         FDRE                                         r  b_32_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.018ns  (logic 1.072ns (11.887%)  route 7.946ns (88.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.590     9.018    p_0_in
    SLICE_X14Y27         FDRE                                         r  a_32_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X14Y27         FDRE                                         r  a_32_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[3]_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.942ns  (logic 1.072ns (11.988%)  route 7.870ns (88.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.514     8.942    p_0_in
    SLICE_X28Y46         FDRE                                         r  a_32_reg[3]_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.447    -2.066    AHundredMHz_clk
    SLICE_X28Y46         FDRE                                         r  a_32_reg[3]_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 1.072ns (11.994%)  route 7.865ns (88.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.509     8.937    p_0_in
    SLICE_X29Y38         FDRE                                         r  a_32_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444    -2.069    AHundredMHz_clk
    SLICE_X29Y38         FDRE                                         r  a_32_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 1.072ns (11.994%)  route 7.865ns (88.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.509     8.937    p_0_in
    SLICE_X29Y38         FDRE                                         r  a_32_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444    -2.069    AHundredMHz_clk
    SLICE_X29Y38         FDRE                                         r  a_32_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[1]_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 1.072ns (11.994%)  route 7.865ns (88.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.509     8.937    p_0_in
    SLICE_X29Y38         FDRE                                         r  a_32_reg[1]_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444    -2.069    AHundredMHz_clk
    SLICE_X29Y38         FDRE                                         r  a_32_reg[1]_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[3]_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.870ns  (logic 1.072ns (12.086%)  route 7.798ns (87.914%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.442     8.870    p_0_in
    SLICE_X29Y22         FDRE                                         r  a_32_reg[3]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.433    -2.080    AHundredMHz_clk
    SLICE_X29Y22         FDRE                                         r  a_32_reg[3]_replica_3/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.835ns  (logic 1.072ns (12.133%)  route 7.763ns (87.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.407     8.835    p_0_in
    SLICE_X15Y27         FDRE                                         r  a_32_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X15Y27         FDRE                                         r  a_32_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 1.072ns (12.185%)  route 7.725ns (87.815%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.369     8.797    p_0_in
    SLICE_X29Y37         FDRE                                         r  a_32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443    -2.070    AHundredMHz_clk
    SLICE_X29Y37         FDRE                                         r  a_32_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_a_32[18]
                            (input port)
  Destination:            a_32_reg[18]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.152ns (26.868%)  route 0.413ns (73.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  raw_a_32[18] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[18]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  raw_a_32_IBUF[18]_inst/O
                         net (fo=5, routed)           0.413     0.565    raw_a_32_IBUF[18]
    SLICE_X1Y26          FDRE                                         r  a_32_reg[18]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.851    -0.318    AHundredMHz_clk
    SLICE_X1Y26          FDRE                                         r  a_32_reg[18]_replica_2/C

Slack:                    inf
  Source:                 raw_a_32[1]
                            (input port)
  Destination:            a_32_reg[1]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.165ns (26.770%)  route 0.451ns (73.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  raw_a_32[1] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  raw_a_32_IBUF[1]_inst/O
                         net (fo=8, routed)           0.451     0.616    raw_a_32_IBUF[1]
    SLICE_X3Y16          FDRE                                         r  a_32_reg[1]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.859    -0.310    AHundredMHz_clk
    SLICE_X3Y16          FDRE                                         r  a_32_reg[1]_replica_6/C

Slack:                    inf
  Source:                 raw_a_32[7]
                            (input port)
  Destination:            a_32_reg[7]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.156ns (24.649%)  route 0.475ns (75.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  raw_a_32[7] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[7]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  raw_a_32_IBUF[7]_inst/O
                         net (fo=6, routed)           0.475     0.631    raw_a_32_IBUF[7]
    SLICE_X3Y23          FDRE                                         r  a_32_reg[7]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.851    -0.318    AHundredMHz_clk
    SLICE_X3Y23          FDRE                                         r  a_32_reg[7]_replica_4/C

Slack:                    inf
  Source:                 raw_a_32[3]
                            (input port)
  Destination:            a_32_reg[3]_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.163ns (25.685%)  route 0.471ns (74.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  raw_a_32[3] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  raw_a_32_IBUF[3]_inst/O
                         net (fo=10, routed)          0.471     0.633    raw_a_32_IBUF[3]
    SLICE_X3Y17          FDRE                                         r  a_32_reg[3]_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.858    -0.311    AHundredMHz_clk
    SLICE_X3Y17          FDRE                                         r  a_32_reg[3]_replica_8/C

Slack:                    inf
  Source:                 raw_a_32[9]
                            (input port)
  Destination:            a_32_reg[9]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.168ns (26.384%)  route 0.468ns (73.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  raw_a_32[9] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[9]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  raw_a_32_IBUF[9]_inst/O
                         net (fo=7, routed)           0.468     0.636    raw_a_32_IBUF[9]
    SLICE_X3Y24          FDRE                                         r  a_32_reg[9]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.850    -0.319    AHundredMHz_clk
    SLICE_X3Y24          FDRE                                         r  a_32_reg[9]_replica_2/C

Slack:                    inf
  Source:                 raw_a_32[9]
                            (input port)
  Destination:            a_32_reg[9]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.168ns (24.101%)  route 0.529ns (75.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  raw_a_32[9] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[9]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  raw_a_32_IBUF[9]_inst/O
                         net (fo=7, routed)           0.529     0.697    raw_a_32_IBUF[9]
    SLICE_X2Y24          FDRE                                         r  a_32_reg[9]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.850    -0.319    AHundredMHz_clk
    SLICE_X2Y24          FDRE                                         r  a_32_reg[9]_replica_5/C

Slack:                    inf
  Source:                 raw_a_32[2]
                            (input port)
  Destination:            a_32_reg[2]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.180ns (25.461%)  route 0.527ns (74.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  raw_a_32[2] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  raw_a_32_IBUF[2]_inst/O
                         net (fo=6, routed)           0.527     0.707    raw_a_32_IBUF[2]
    SLICE_X9Y5           FDRE                                         r  a_32_reg[2]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X9Y5           FDRE                                         r  a_32_reg[2]_replica_4/C

Slack:                    inf
  Source:                 raw_a_32[25]
                            (input port)
  Destination:            a_32_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.162ns (22.407%)  route 0.560ns (77.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  raw_a_32[25] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[25]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  raw_a_32_IBUF[25]_inst/O
                         net (fo=1, routed)           0.560     0.722    raw_a_32_IBUF[25]
    SLICE_X14Y30         FDRE                                         r  a_32_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.826    -0.343    AHundredMHz_clk
    SLICE_X14Y30         FDRE                                         r  a_32_reg[25]/C

Slack:                    inf
  Source:                 raw_a_32[24]
                            (input port)
  Destination:            a_32_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.156ns (20.685%)  route 0.598ns (79.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  raw_a_32[24] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[24]
    P19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  raw_a_32_IBUF[24]_inst/O
                         net (fo=1, routed)           0.598     0.754    raw_a_32_IBUF[24]
    SLICE_X14Y29         FDRE                                         r  a_32_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.825    -0.344    AHundredMHz_clk
    SLICE_X14Y29         FDRE                                         r  a_32_reg[24]/C

Slack:                    inf
  Source:                 raw_a_32[6]
                            (input port)
  Destination:            a_32_reg[6]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.175ns (23.220%)  route 0.580ns (76.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  raw_a_32[6] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[6]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  raw_a_32_IBUF[6]_inst/O
                         net (fo=5, routed)           0.580     0.755    raw_a_32_IBUF[6]
    SLICE_X3Y23          FDRE                                         r  a_32_reg[6]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.851    -0.318    AHundredMHz_clk
    SLICE_X3Y23          FDRE                                         r  a_32_reg[6]_replica_3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fake_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.090ns  (logic 1.072ns (11.793%)  route 8.018ns (88.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.662     9.090    p_0_in
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.439    -2.074    AHundredMHz_clk
    SLICE_X29Y17         FDRE                                         r  fake_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b_32_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.087ns  (logic 1.072ns (11.797%)  route 8.015ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.659     9.087    p_0_in
    SLICE_X31Y46         FDRE                                         r  b_32_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.445    -2.068    AHundredMHz_clk
    SLICE_X31Y46         FDRE                                         r  b_32_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.018ns  (logic 1.072ns (11.887%)  route 7.946ns (88.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.590     9.018    p_0_in
    SLICE_X14Y27         FDRE                                         r  a_32_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X14Y27         FDRE                                         r  a_32_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[3]_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.942ns  (logic 1.072ns (11.988%)  route 7.870ns (88.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.514     8.942    p_0_in
    SLICE_X28Y46         FDRE                                         r  a_32_reg[3]_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.447    -2.066    AHundredMHz_clk
    SLICE_X28Y46         FDRE                                         r  a_32_reg[3]_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 1.072ns (11.994%)  route 7.865ns (88.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.509     8.937    p_0_in
    SLICE_X29Y38         FDRE                                         r  a_32_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444    -2.069    AHundredMHz_clk
    SLICE_X29Y38         FDRE                                         r  a_32_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 1.072ns (11.994%)  route 7.865ns (88.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.509     8.937    p_0_in
    SLICE_X29Y38         FDRE                                         r  a_32_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444    -2.069    AHundredMHz_clk
    SLICE_X29Y38         FDRE                                         r  a_32_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[1]_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 1.072ns (11.994%)  route 7.865ns (88.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.509     8.937    p_0_in
    SLICE_X29Y38         FDRE                                         r  a_32_reg[1]_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.444    -2.069    AHundredMHz_clk
    SLICE_X29Y38         FDRE                                         r  a_32_reg[1]_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[3]_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.870ns  (logic 1.072ns (12.086%)  route 7.798ns (87.914%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.442     8.870    p_0_in
    SLICE_X29Y22         FDRE                                         r  a_32_reg[3]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.433    -2.080    AHundredMHz_clk
    SLICE_X29Y22         FDRE                                         r  a_32_reg[3]_replica_3/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.835ns  (logic 1.072ns (12.133%)  route 7.763ns (87.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.407     8.835    p_0_in
    SLICE_X15Y27         FDRE                                         r  a_32_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.436    -2.077    AHundredMHz_clk
    SLICE_X15Y27         FDRE                                         r  a_32_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 1.072ns (12.185%)  route 7.725ns (87.815%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  rst_IBUF_inst/O
                         net (fo=8, routed)           3.356     4.304    rst_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  fake_out[5]_i_1/O
                         net (fo=126, routed)         4.369     8.797    p_0_in
    SLICE_X29Y37         FDRE                                         r  a_32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443    -2.070    AHundredMHz_clk
    SLICE_X29Y37         FDRE                                         r  a_32_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_a_32[18]
                            (input port)
  Destination:            a_32_reg[18]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.152ns (26.868%)  route 0.413ns (73.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  raw_a_32[18] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[18]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  raw_a_32_IBUF[18]_inst/O
                         net (fo=5, routed)           0.413     0.565    raw_a_32_IBUF[18]
    SLICE_X1Y26          FDRE                                         r  a_32_reg[18]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.851    -0.318    AHundredMHz_clk
    SLICE_X1Y26          FDRE                                         r  a_32_reg[18]_replica_2/C

Slack:                    inf
  Source:                 raw_a_32[1]
                            (input port)
  Destination:            a_32_reg[1]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.165ns (26.770%)  route 0.451ns (73.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  raw_a_32[1] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  raw_a_32_IBUF[1]_inst/O
                         net (fo=8, routed)           0.451     0.616    raw_a_32_IBUF[1]
    SLICE_X3Y16          FDRE                                         r  a_32_reg[1]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.859    -0.310    AHundredMHz_clk
    SLICE_X3Y16          FDRE                                         r  a_32_reg[1]_replica_6/C

Slack:                    inf
  Source:                 raw_a_32[7]
                            (input port)
  Destination:            a_32_reg[7]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.156ns (24.649%)  route 0.475ns (75.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  raw_a_32[7] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[7]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  raw_a_32_IBUF[7]_inst/O
                         net (fo=6, routed)           0.475     0.631    raw_a_32_IBUF[7]
    SLICE_X3Y23          FDRE                                         r  a_32_reg[7]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.851    -0.318    AHundredMHz_clk
    SLICE_X3Y23          FDRE                                         r  a_32_reg[7]_replica_4/C

Slack:                    inf
  Source:                 raw_a_32[3]
                            (input port)
  Destination:            a_32_reg[3]_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.163ns (25.685%)  route 0.471ns (74.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  raw_a_32[3] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  raw_a_32_IBUF[3]_inst/O
                         net (fo=10, routed)          0.471     0.633    raw_a_32_IBUF[3]
    SLICE_X3Y17          FDRE                                         r  a_32_reg[3]_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.858    -0.311    AHundredMHz_clk
    SLICE_X3Y17          FDRE                                         r  a_32_reg[3]_replica_8/C

Slack:                    inf
  Source:                 raw_a_32[9]
                            (input port)
  Destination:            a_32_reg[9]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.168ns (26.384%)  route 0.468ns (73.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  raw_a_32[9] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[9]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  raw_a_32_IBUF[9]_inst/O
                         net (fo=7, routed)           0.468     0.636    raw_a_32_IBUF[9]
    SLICE_X3Y24          FDRE                                         r  a_32_reg[9]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.850    -0.319    AHundredMHz_clk
    SLICE_X3Y24          FDRE                                         r  a_32_reg[9]_replica_2/C

Slack:                    inf
  Source:                 raw_a_32[9]
                            (input port)
  Destination:            a_32_reg[9]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.168ns (24.101%)  route 0.529ns (75.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  raw_a_32[9] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[9]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  raw_a_32_IBUF[9]_inst/O
                         net (fo=7, routed)           0.529     0.697    raw_a_32_IBUF[9]
    SLICE_X2Y24          FDRE                                         r  a_32_reg[9]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.850    -0.319    AHundredMHz_clk
    SLICE_X2Y24          FDRE                                         r  a_32_reg[9]_replica_5/C

Slack:                    inf
  Source:                 raw_a_32[2]
                            (input port)
  Destination:            a_32_reg[2]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.180ns (25.461%)  route 0.527ns (74.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  raw_a_32[2] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  raw_a_32_IBUF[2]_inst/O
                         net (fo=6, routed)           0.527     0.707    raw_a_32_IBUF[2]
    SLICE_X9Y5           FDRE                                         r  a_32_reg[2]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.836    -0.333    AHundredMHz_clk
    SLICE_X9Y5           FDRE                                         r  a_32_reg[2]_replica_4/C

Slack:                    inf
  Source:                 raw_a_32[25]
                            (input port)
  Destination:            a_32_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.162ns (22.407%)  route 0.560ns (77.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  raw_a_32[25] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[25]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  raw_a_32_IBUF[25]_inst/O
                         net (fo=1, routed)           0.560     0.722    raw_a_32_IBUF[25]
    SLICE_X14Y30         FDRE                                         r  a_32_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.826    -0.343    AHundredMHz_clk
    SLICE_X14Y30         FDRE                                         r  a_32_reg[25]/C

Slack:                    inf
  Source:                 raw_a_32[24]
                            (input port)
  Destination:            a_32_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.156ns (20.685%)  route 0.598ns (79.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  raw_a_32[24] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[24]
    P19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  raw_a_32_IBUF[24]_inst/O
                         net (fo=1, routed)           0.598     0.754    raw_a_32_IBUF[24]
    SLICE_X14Y29         FDRE                                         r  a_32_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.825    -0.344    AHundredMHz_clk
    SLICE_X14Y29         FDRE                                         r  a_32_reg[24]/C

Slack:                    inf
  Source:                 raw_a_32[6]
                            (input port)
  Destination:            a_32_reg[6]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.175ns (23.220%)  route 0.580ns (76.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  raw_a_32[6] (IN)
                         net (fo=0)                   0.000     0.000    raw_a_32[6]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  raw_a_32_IBUF[6]_inst/O
                         net (fo=5, routed)           0.580     0.755    raw_a_32_IBUF[6]
    SLICE_X3Y23          FDRE                                         r  a_32_reg[6]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_prov/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_prov/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_prov/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_prov/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_prov/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_prov/inst/clkout1_buf/O
                         net (fo=132, routed)         0.851    -0.318    AHundredMHz_clk
    SLICE_X3Y23          FDRE                                         r  a_32_reg[6]_replica_3/C





