{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499470731161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "IP Generation Tool Quartus Prime " "Running Quartus Prime IP Generation Tool" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 290 04/26/2017 SJ Pro Edition " "Version 17.0.0 Build 290 04/26/2017 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499470731168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 20:38:50 2017 " "Processing started: Fri Jul 07 20:38:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499470731168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "IP Generation Tool" 0 -1 1499470731168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_ipgenerate tp11 -c tp11 --run_default_mode_op " "Command: quartus_ipgenerate tp11 -c tp11 --run_default_mode_op" {  } {  } 0 0 "Command: %1!s!" 0 0 "IP Generation Tool" 0 -1 1499470731168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "IP Generation Tool 0 s 0 s Quartus Prime " "Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499470731861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 20:38:51 2017 " "Processing ended: Fri Jul 07 20:38:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499470731861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499470731861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499470731861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "IP Generation Tool" 0 -1 1499470731861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "IP Generation Tool" 0 -1 1499470734396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Synthesis Quartus Prime " "Running Quartus Prime Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 290 04/26/2017 SJ Pro Edition " "Version 17.0.0 Build 290 04/26/2017 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499470734401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 20:38:53 2017 " "Processing started: Fri Jul 07 20:38:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499470734401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Synthesis" 0 -1 1499470734401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_syn --read_settings_files=off --write_settings_files=off tp11 -c tp11 " "Command: quartus_syn --read_settings_files=off --write_settings_files=off tp11 -c tp11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Synthesis" 0 -1 1499470734401 ""}
{ "Info" "0" "" "qis_default_flow_script.tcl version: #1" {  } {  } 0 0 "qis_default_flow_script.tcl version: #1" 0 0 "Synthesis" 0 0 1499470734549 ""}
{ "Info" "0" "" "Initializing Synthesis..." {  } {  } 0 0 "Initializing Synthesis..." 0 0 "Synthesis" 0 0 1499470734549 ""}
{ "Info" "0" "" "Project = \"tp11\"" {  } {  } 0 0 "Project = \"tp11\"" 0 0 "Synthesis" 0 0 1499470734549 ""}
{ "Info" "0" "" "Revision = \"tp11\"" {  } {  } 0 0 "Revision = \"tp11\"" 0 0 "Synthesis" 0 0 1499470734549 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "Synthesis" 0 0 1499470734782 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "endmodule tp11.v(148) " "Verilog HDL syntax error at tp11.v(148) near text endmodule" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 148 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Synthesis" 0 -1 1499470761044 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "out tp11.v(151) " "Verilog HDL warning at tp11.v(151): data object out is already declared" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 151 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Synthesis" 0 -1 1499470761102 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "out tp11.v(34) " "Verilog HDL info at tp11.v(34): previous declaration of out is from here" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 34 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Synthesis" 0 -1 1499470761102 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "out tp11.v(151) " "Verilog HDL warning at tp11.v(151): second declaration of out ignored" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 151 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Synthesis" 0 -1 1499470761102 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ") tp11.v(151) " "Verilog HDL syntax error at tp11.v(151) near text )" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 151 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Synthesis" 0 -1 1499470761113 ""}
{ "Error" "EVRFX2_VERI_PORT_IS_ALREADY_DEFINED_ERROR" "ck tp11.v(152) " "Verilog HDL Module Declaration error at tp11.v(152): explicit port identifier \"ck\" cannot be used more than once" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 152 0 0 } }  } 0 13384 "Verilog HDL Module Declaration error at %2!s!: explicit port identifier \"%1!s!\" cannot be used more than once" 0 0 "Synthesis" 0 -1 1499470761120 ""}
{ "Error" "EVRFX2_VERI_PORT_IS_ALREADY_DEFINED_ERROR" "endereco tp11.v(153) " "Verilog HDL Module Declaration error at tp11.v(153): explicit port identifier \"endereco\" cannot be used more than once" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 153 0 0 } }  } 0 13384 "Verilog HDL Module Declaration error at %2!s!: explicit port identifier \"%1!s!\" cannot be used more than once" 0 0 "Synthesis" 0 -1 1499470761120 ""}
{ "Error" "EVRFX2_VERI_PORT_IS_ALREADY_DEFINED_ERROR" "out tp11.v(155) " "Verilog HDL Module Declaration error at tp11.v(155): explicit port identifier \"out\" cannot be used more than once" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 155 0 0 } }  } 0 13384 "Verilog HDL Module Declaration error at %2!s!: explicit port identifier \"%1!s!\" cannot be used more than once" 0 0 "Synthesis" 0 -1 1499470761121 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "MEM tp11.v(156) " "Verilog HDL warning at tp11.v(156): data object MEM is already declared" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 156 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Synthesis" 0 -1 1499470761121 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "MEM tp11.v(36) " "Verilog HDL info at tp11.v(36): previous declaration of MEM is from here" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 36 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Synthesis" 0 -1 1499470761121 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "MEM tp11.v(156) " "Verilog HDL warning at tp11.v(156): second declaration of MEM ignored" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 156 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Synthesis" 0 -1 1499470761121 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "TipoInst tp11.v(119) " "Verilog HDL Procedural Assignment error at tp11.v(119): object \"TipoInst\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 119 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761122 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "TipoInst tp11.v(120) " "Verilog HDL Procedural Assignment error at tp11.v(120): object \"TipoInst\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 120 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "TipoInst tp11.v(121) " "Verilog HDL Procedural Assignment error at tp11.v(121): object \"TipoInst\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 121 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "TipoInst tp11.v(122) " "Verilog HDL Procedural Assignment error at tp11.v(122): object \"TipoInst\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 122 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "TipoInst tp11.v(123) " "Verilog HDL Procedural Assignment error at tp11.v(123): object \"TipoInst\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 123 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inst75 tp11.v(129) " "Verilog HDL Procedural Assignment error at tp11.v(129): object \"inst75\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 129 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inst4 tp11.v(130) " "Verilog HDL Procedural Assignment error at tp11.v(130): object \"inst4\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 130 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inst23 tp11.v(131) " "Verilog HDL Procedural Assignment error at tp11.v(131): object \"inst23\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 131 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inst01 tp11.v(132) " "Verilog HDL Procedural Assignment error at tp11.v(132): object \"inst01\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 132 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inst75 tp11.v(135) " "Verilog HDL Procedural Assignment error at tp11.v(135): object \"inst75\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 135 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inst4 tp11.v(136) " "Verilog HDL Procedural Assignment error at tp11.v(136): object \"inst4\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 136 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inst3 tp11.v(137) " "Verilog HDL Procedural Assignment error at tp11.v(137): object \"inst3\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 137 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inst20 tp11.v(138) " "Verilog HDL Procedural Assignment error at tp11.v(138): object \"inst20\" on left-hand side of assignment must have a variable data type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 138 0 0 } }  } 0 13386 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "EVRFX2_VERI_1556_UNCONVERTED" "f tp11.v(151) " "Verilog HDL error at tp11.v(151): f is an unknown type" {  } { { "tp11.v" "" { Text "C:/Users/Antonio/Desktop/Nova pasta/tp11/tp11/tp11.v" 151 0 0 } }  } 0 17146 "Verilog HDL error at %2!s!: %1!s! is an unknown type" 0 0 "Synthesis" 0 -1 1499470761123 ""}
{ "Error" "0" "" "Flow failed: " {  } {  } 0 0 "Flow failed: " 0 0 "Synthesis" 0 0 1499470761146 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Synthesis 20 s 4 s Quartus Prime " "Quartus Prime Synthesis was unsuccessful. 20 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499470761337 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 07 20:39:21 2017 " "Processing ended: Fri Jul 07 20:39:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499470761337 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499470761337 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499470761337 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1499470761337 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1499470762457 ""}
