-- VHDL for IBM SMS ALD page 13.67.03.1
-- Title: F CH EXT END OF TRF AND DISC LATC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/8/2024 1:35:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F2_REG_FULL:	 in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_F_CH_INT_END_OF_XFER_DELAYED:	 in STD_LOGIC;
		MS_F1_REG_FULL:	 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		PS_F_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		MS_F2_REG_FULL:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		MS_F_CH_FILE_ADDRESS_TRF:	 in STD_LOGIC;
		MS_F_CH_END_OF_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_21:	 in STD_LOGIC;
		PS_F_CH_STROBE_TRIGGER:	 in STD_LOGIC;
		MC_1301_END_ADDR_TRF_F_CH:	 in STD_LOGIC;
		PS_F_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_F_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_F_CH_SELECT_TAPE:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F_LN_2:	 in STD_LOGIC;
		MC_TAPE_IN_PROCESS_F_CH_JRJ:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		MS_F_CH_READY_BUS:	 in STD_LOGIC;
		PS_SET_F_CH_EXT_END_TRF_STAR_SIF:	 in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414:	 in STD_LOGIC;
		PS_SET_F_CH_EXT_END_TRF_STAR_1412_19:	 in STD_LOGIC;
		MC_1301_END_OF_OP_STAR_F_CH:	 in STD_LOGIC;
		MC_1405_END_OF_OP_STAR_F_CH:	 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		MC_F_CH_DISCON_TO_1301:	 out STD_LOGIC;
		MC_F_CH_DISCON_TO_1405:	 out STD_LOGIC;
		PS_F_CH_END_ADDR_TRF_1301:	 out STD_LOGIC;
		PS_F_CH_DISCON_LATCH:	 out STD_LOGIC;
		MS_F_CH_EXT_END_OF_TRANSFER:	 out STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRANSFER:	 out STD_LOGIC);
end ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC;

architecture behavioral of ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC is 

	signal OUT_5A_G: STD_LOGIC;
	signal OUT_4A_G: STD_LOGIC;
	signal OUT_3A_C: STD_LOGIC;
	signal OUT_2A_G: STD_LOGIC;
	signal OUT_5B_G: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_3B_E: STD_LOGIC;
	signal OUT_3B_E_Latch: STD_LOGIC;
	signal OUT_5C_A: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_4C_D_Latch: STD_LOGIC;
	signal OUT_3C_A: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_3D_P: STD_LOGIC;
	signal OUT_2D_K: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_5E_B: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_4E_NoPin_Latch: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_3E_C_Latch: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;
	signal OUT_4F_F: STD_LOGIC;
	signal OUT_3F_B: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_4G_E: STD_LOGIC;
	signal OUT_2G_K: STD_LOGIC;
	signal OUT_2H_A: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;

begin

	OUT_5A_G <= NOT(PS_F_CH_OUTPUT_MODE AND PS_F_CH_INT_END_OF_XFER_DELAYED AND MS_F1_REG_FULL );
	OUT_4A_G <= NOT(PS_F_CH_INT_END_OF_XFER_DELAYED AND MS_F1_REG_FULL AND PS_F_CH_2ND_ADDR_TRF );
	OUT_3A_C <= NOT(PS_F2_REG_FULL AND PS_F_CH_2ND_ADDR_TRF AND OUT_5C_A );
	OUT_2A_G <= NOT(OUT_3A_C AND OUT_DOT_4A );
	OUT_5B_G <= NOT(MS_F2_REG_FULL AND PS_2ND_CLOCK_PULSE_2 AND MS_F_CH_FILE_ADDRESS_TRF );
	OUT_4B_G <= NOT(MS_F2_REG_FULL AND PS_2ND_CLOCK_PULSE_2 AND PS_F_CH_STROBE_TRIGGER );
	OUT_3B_E_Latch <= NOT(OUT_4C_D AND MS_MASTER_ERROR AND OUT_DOT_5B );
	OUT_5C_A <= NOT(MC_1301_END_ADDR_TRF_F_CH );
	OUT_4C_D_Latch <= NOT(OUT_DOT_1D AND MS_F_CH_END_OF_2ND_ADDR_TRF AND MS_F_CH_RESET );
	OUT_3C_A <= OUT_4C_D;
	OUT_4D_NoPin <= NOT(PS_F_CH_IN_PROCESS AND PS_F_CH_SELECT_TAPE AND OUT_5E_B );
	OUT_3D_P <= NOT(PS_F_CH_INT_END_OF_XFER_DELAYED AND PS_F_CH_INPUT_MODE );
	OUT_2D_K <= NOT(PS_F_CH_SELECT_UNIT_F_LN_2 );
	OUT_1D_C <= NOT(OUT_DOT_2D );
	OUT_5E_B <= NOT(MC_TAPE_IN_PROCESS_F_CH_JRJ );
	OUT_4E_NoPin_Latch <= NOT(MS_F_CH_RESET AND OUT_3E_C );
	OUT_3E_C_Latch <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin );

	SMS_DEY_2E: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_DOT_2G,	-- Pin K
		ACSET => PS_1ST_CLOCK_PULSE_21,	-- Pin H
		DCRESET => MS_F_CH_RESET,	-- Pin P
		OUTON => OUT_2E_F,
		OUTOFF => OUT_2E_B,
		GROUND => OPEN,
		DCRFORCE => OPEN,
		ACRESET => OPEN,
		GATEOFF => OPEN,
		DCSFORCE => OPEN );

	OUT_1E_D <= NOT OUT_2E_F;
	OUT_4F_F <= NOT OUT_5E_B;
	OUT_3F_B <= NOT(OUT_3E_C AND OUT_4F_F AND PS_F_CH_SELECT_TAPE );
	OUT_1F_C <= NOT OUT_2E_B;
	OUT_4G_E <= NOT(PS_F_CH_IN_PROCESS AND MS_1401_MODE AND MS_F_CH_READY_BUS );
	OUT_2G_K <= NOT(OUT_3F_B AND OUT_4G_E );
	OUT_2H_A <= NOT(OUT_DOT_5H OR MS_F_CH_SELECT_UNIT_F );
	OUT_DOT_5B <= OUT_5A_G OR OUT_5B_G;
	OUT_DOT_4A <= OUT_4A_G OR OUT_4B_G;
	OUT_DOT_1D <= OUT_2A_G OR OUT_3B_E OR OUT_1D_C;
	OUT_DOT_2D <= OUT_3D_P OR OUT_2D_K;
	OUT_DOT_5H <= MC_1301_END_OF_OP_STAR_F_CH AND MC_1405_END_OF_OP_STAR_F_CH;
	OUT_DOT_2G <= OUT_2G_K OR PS_SET_F_CH_EXT_END_TRF_STAR_SIF OR PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414 OR PS_SET_F_CH_EXT_END_TRF_STAR_1412_19 OR OUT_2H_A;

	PS_F_CH_END_ADDR_TRF_1301 <= OUT_5C_A;
	MC_F_CH_DISCON_TO_1301 <= OUT_3C_A;
	MC_F_CH_DISCON_TO_1405 <= OUT_3C_A;
	MS_F_CH_EXT_END_OF_TRANSFER <= OUT_1E_D;
	PS_F_CH_EXT_END_OF_TRANSFER <= OUT_1F_C;
	PS_F_CH_DISCON_LATCH <= OUT_DOT_1D;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_E_Latch,
		Q => OUT_3B_E,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_D_Latch,
		Q => OUT_4C_D,
		QBar => OPEN );

	Latch_4E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4E_NoPin_Latch,
		Q => OUT_4E_NoPin,
		QBar => OPEN );

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_C_Latch,
		Q => OUT_3E_C,
		QBar => OPEN );


end;
