Design a module that detects the pattern 10(100)+11 using Verilog.
