==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.385 MB.
INFO: [HLS 200-10] Analyzing design file 'src/cordic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.12 seconds; current allocated memory: 192.594 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'pre_cordic(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<2>&)' into 'cordic(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/cordic.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'cordic_calculate(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<2>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<2>&)' into 'cordic(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/cordic.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'post_cordic(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<2>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'cordic(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/cordic.cpp:125:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/cordic.cpp:80:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed.0s' into 'cordic(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/cordic.cpp:110:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed.0s' into 'cordic(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/cordic.cpp:111:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed.0s' into 'cordic(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/cordic.cpp:107:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed.0s' into 'cordic(ap_fixed<17, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/cordic.cpp:103:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.44 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.77 seconds; current allocated memory: 194.622 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.624 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 204.431 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 218.860 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop' (src/cordic.cpp:64) in function 'cordic' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/cordic.cpp:66:5) in function 'cordic'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 253.121 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'xi.V' (src/cordic.cpp:54:11)
INFO: [HLS 200-472] Inferring partial write operation for 'yi.V' (src/cordic.cpp:55:11)
INFO: [HLS 200-472] Inferring partial write operation for 'flag_delay_a.V' (src/cordic.cpp:57:21)
INFO: [HLS 200-472] Inferring partial write operation for 'xi.V' (src/cordic.cpp:70:21)
INFO: [HLS 200-472] Inferring partial write operation for 'yi.V' (src/cordic.cpp:71:21)
INFO: [HLS 200-472] Inferring partial write operation for 'xi.V' (src/cordic.cpp:76:21)
INFO: [HLS 200-472] Inferring partial write operation for 'yi.V' (src/cordic.cpp:77:21)
INFO: [HLS 200-472] Inferring partial write operation for 'flag_delay_a.V' (src/cordic.cpp:80:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 252.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 252.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 253.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/full_alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/sin_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/cos_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 254.006 MB.
INFO: [RTMG 210-279] Implementing memory 'cordic_myarctan_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cordic_xi_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cordic_flag_delay_a_V_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 262.056 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 162.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.63 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.23 seconds; current allocated memory: 262.191 MB.
INFO: [HLS 200-112]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
