

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_69_1'
================================================================
* Date:           Sun Jun 16 06:02:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.602 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |        6|        6|         2|          2|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 6 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_21"   --->   Operation 7 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_3 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_20"   --->   Operation 8 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln69 = store i2 0, i2 %i_2" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 9 'store' 'store_ln69' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i15"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i2 %i_2" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.62ns)   --->   "%icmp_ln69 = icmp_eq  i2 %i, i2 3" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 12 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.62ns)   --->   "%add_ln69 = add i2 %i, i2 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 13 'add' 'add_ln69' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc.i15.split, void %for.body8.i.preheader.exitStub" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 14 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.50ns)   --->   "%tmp = mux i4 @_ssdm_op_Mux.ap_auto.3i4.i2, i4 %tmp_3, i4 %tmp_2, i4 %tmp_1, i2 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 15 'mux' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %tmp" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 16 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%votes_addr = getelementptr i32 %votes, i64 0, i64 %zext_ln70" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 17 'getelementptr' 'votes_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%votes_load = load i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 18 'load' 'votes_load' <Predicate = (!icmp_ln69)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln69 = store i2 %add_ln69, i2 %i_2" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 19 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 20 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 22 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.73ns)   --->   "%votes_load = load i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 23 'load' 'votes_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%add_ln70 = add i32 %votes_load, i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 24 'add' 'add_ln70' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.73ns)   --->   "%store_ln70 = store i32 %add_ln70, i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 25 'store' 'store_ln70' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc.i15" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 26 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ votes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                    (alloca           ) [ 010]
tmp_1                  (read             ) [ 000]
tmp_2                  (read             ) [ 000]
tmp_3                  (read             ) [ 000]
store_ln69             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln69              (icmp             ) [ 010]
add_ln69               (add              ) [ 000]
br_ln69                (br               ) [ 000]
tmp                    (mux              ) [ 000]
zext_ln70              (zext             ) [ 000]
votes_addr             (getelementptr    ) [ 001]
store_ln69             (store            ) [ 000]
specpipeline_ln69      (specpipeline     ) [ 000]
speclooptripcount_ln69 (speclooptripcount) [ 000]
specloopname_ln69      (specloopname     ) [ 000]
votes_load             (load             ) [ 000]
add_ln70               (add              ) [ 000]
store_ln70             (store            ) [ 000]
br_ln69                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty_20">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_21">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="votes">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="votes"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_2_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_3_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="votes_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="votes_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="votes_load/1 store_ln70/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln69_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="2" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln69_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln69_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="0" index="3" bw="4" slack="0"/>
<pin id="98" dir="0" index="4" bw="2" slack="0"/>
<pin id="99" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln70_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln69_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln70_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_2_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="votes_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="votes_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="54" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="48" pin="2"/><net_sink comp="93" pin=2"/></net>

<net id="103"><net_src comp="42" pin="2"/><net_sink comp="93" pin=3"/></net>

<net id="104"><net_src comp="78" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="108"><net_src comp="93" pin="5"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="114"><net_src comp="87" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="67" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="115" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="125"><net_src comp="38" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="135"><net_src comp="60" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: votes | {2 }
 - Input state : 
	Port: DigitRec_Pipeline_VITIS_LOOP_69_1 : empty_20 | {1 }
	Port: DigitRec_Pipeline_VITIS_LOOP_69_1 : empty_21 | {1 }
	Port: DigitRec_Pipeline_VITIS_LOOP_69_1 : empty | {1 }
	Port: DigitRec_Pipeline_VITIS_LOOP_69_1 : votes | {1 2 }
  - Chain level:
	State 1
		store_ln69 : 1
		i : 1
		icmp_ln69 : 2
		add_ln69 : 2
		br_ln69 : 3
		tmp : 2
		zext_ln70 : 3
		votes_addr : 4
		votes_load : 5
		store_ln69 : 3
	State 2
		add_ln70 : 1
		store_ln70 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln69_fu_87  |    0    |    9    |
|          |  add_ln70_fu_115 |    0    |    39   |
|----------|------------------|---------|---------|
|    mux   |     tmp_fu_93    |    0    |    14   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln69_fu_81 |    0    |    9    |
|----------|------------------|---------|---------|
|          | tmp_1_read_fu_42 |    0    |    0    |
|   read   | tmp_2_read_fu_48 |    0    |    0    |
|          | tmp_3_read_fu_54 |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln70_fu_105 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    71   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_2_reg_122   |    2   |
|votes_addr_reg_132|    4   |
+------------------+--------+
|       Total      |    6   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |    6   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    6   |   80   |
+-----------+--------+--------+--------+
