EN jc2_top NULL D:/work/Projects/FPGA_prj/test/cpld_test/example/jc2_vhd/jc2_top.vhd sub00/vhpl00 1444143286
AR jc2_top jc2_top_arch D:/work/Projects/FPGA_prj/test/cpld_test/example/jc2_vhd/jc2_top.vhd sub00/vhpl01 1444143287
