// Seed: 1579538739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_13 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5
);
  wire id_7;
  initial forever id_8(1);
  module_0(
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_8,
      id_8,
      id_8
  );
endmodule
