INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_box
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/aes_sbox.v:141]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/aes_sbox.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/gf2_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gf2_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/inverter.v:98]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/inverter.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/lin_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_map
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module real_dom_shared_mul_gf2
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v:186]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v:191]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v:236]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v:242]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v:253]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v:258]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v:89]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf2.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module real_dom_shared_mul_gf4
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v:155]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v:160]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v:205]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v:211]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v:222]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v:227]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v:85]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/ygh/Desktop/0830/1/real_dom_shared_mul_gf4.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/shared_mul_gf2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_mul_gf2
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf2.v:89]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf2.v:88]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf2.v:95]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf2.v:94]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf2.v:136]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf2.v:134]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/ygh/Desktop/0830/1/shared_mul_gf2.v:133]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/shared_mul_gf4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_mul_gf4
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf4.v:75]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf4.v:74]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf4.v:81]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf4.v:80]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf4.v:122]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/shared_mul_gf4.v:120]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/ygh/Desktop/0830/1/shared_mul_gf4.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/square_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ygh/Desktop/0830/1/tb_aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_aes_box
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/tb_aes_sbox.v:84]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ygh/Desktop/0830/1/tb_aes_sbox.v:129]
