ğŸ’« About Me
ğŸ‘‹ Hello, I'm Anand Manaji
I'm a passionate Design Verification Engineer with hands-on experience in SystemVerilog, UVM, and RTL debugging. I enjoy building scalable, reusable testbenches and solving complex verification challenges across protocols like AXI, FIFO, and memory subsystems.

With a strong foundation in functional coverage, assertions, and CDC verification, I aim to ensure first-silicon success using industry-standard tools such as QuestaSim, VCS, and ModelSim.

ğŸ› ï¸ Technical Skills
Languages & Methodologies: SystemVerilog, Verilog, UVM, Functional Coverage, Assertions, CDC

Tools & Platforms: QuestaSim, Synopsys VCS, ModelSim, Gvim, EDA Playground

Scripting: Shell Scripting, Python (Basic)

Operating Systems: Linux, Windows

ğŸš€ Projects
AXI Protocol Verification:
Built UVM testbench and achieved 90%+ functional coverage

FIFO Verification (Sync/Async):
Designed and verified FIFO in Verilog with CDC handling; ensured data integrity

Configurable Memory Design:
Developed a parametric memory module and verified both front-door and back-door access using assertions and waveforms

ğŸ“š Currently Focused On
ğŸ“ˆ Coverage-driven verification and advanced UVM methodologies

ğŸ§  Assertion-based verification and RTL debugging

ğŸ§© Developing reusable verification components through real-time training at VLSIGuru

ğŸ”— Connect with Me<br><br>[![LinkedIn](https://img.shields.io/badge/LinkedIn-Anand%20Manaji-blue?logo=linkedin)](https://www.linkedin.com/in/anand-manaji/)<br>


## ğŸŒ Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/anandmanjai8088) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/anandmanaji) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:anandmanaji8088@gmail.com) 
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Anandmanaji&theme=dark&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Anandmanaji&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Anandmanaji&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=Anandmanaji&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
