<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='320' ll='332' type='int llvm::ARM_AM::getT2SOImmVal(unsigned int Arg)'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='353' u='c' c='_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='362' u='c' c='_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='374' u='c' c='_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='316'>/// getT2SOImmVal - Given a 32-bit immediate, if it is something that can fit
  /// into a Thumb-2 shifter_operand immediate operand, return the 12-bit
  /// encoding for it.  If not, return -1.
  /// See ARM Reference Manual A6.3.2.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5516' u='c' c='_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5517' u='c' c='_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb'/>
<use f='llvm/build/lib/Target/ARM/ARMGenFastISel.inc' l='36' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel19Predicate_t2_so_immEl'/>
<use f='llvm/build/lib/Target/ARM/ARMGenFastISel.inc' l='68' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel23Predicate_t2_so_imm_negEl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='480' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1371' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1628' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='176' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel12is_t2_so_immEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='180' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel16is_t2_so_imm_notEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='82943' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='82985' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='83048' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='83113' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17138' u='c' c='_ZNK4llvm17ARMTargetLowering20isLegalICmpImmediateEl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17139' u='c' c='_ZNK4llvm17ARMTargetLowering20isLegalICmpImmediateEl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17154' u='c' c='_ZNK4llvm17ARMTargetLowering19isLegalAddImmediateEl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17896' u='c' c='_ZNK4llvm17ARMTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17937' u='c' c='_ZNK4llvm17ARMTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17962' u='c' c='_ZNK4llvm17ARMTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='806' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector20testImmPredicate_I64Ejl'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='813' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector20testImmPredicate_I64Ejl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='268' u='c' c='_ZN4llvm10ARMTTIImpl13getIntImmCostERKNS_5APIntEPNS_4TypeENS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='269' u='c' c='_ZN4llvm10ARMTTIImpl13getIntImmCostERKNS_5APIntEPNS_4TypeENS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1310' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand9isT2SOImmEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1318' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand12isT2SOImmNotEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1319' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand12isT2SOImmNotEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1328' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand12isT2SOImmNegEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1329' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand12isT2SOImmNegEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='8697' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteI10905859'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='8700' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteI10905859'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='10067' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteI10905859'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='800' u='c' c='_ZNK4llvm13ARMAsmBackend16adjustFixupValueERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueEmbRNS_9MCContextEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='347' u='c' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SOImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='298' u='c' c='_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='368' u='c' c='_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='566' u='c' c='_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE'/>
