// Seed: 589492729
module module_0 ();
  always begin
    id_1 -= 1;
  end
  initial begin
    id_2 = id_2;
  end
  always_comb begin
    id_3 <= id_3;
  end
  assign id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2,
    output tri0 id_3
);
  id_5(
      .id_0(1), .min((id_1)), .id_1(id_0), .id_2(id_2)
  ); module_0();
  integer id_6, id_7;
  wire id_8, id_9 = id_8, id_10;
  wire id_11, id_12, id_13;
  wire id_14;
  assign id_7 = 1;
endmodule
