Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\PROJECT\c87_sodalite\C-02\fpga\c02_initmem\qsf_c02_ufmtest\testmem_core.qsys --block-symbol-file --output-directory=C:\PROJECT\c87_sodalite\C-02\fpga\c02_initmem\qsf_c02_ufmtest\testmem_core --family="MAX 10" --part=10M02DCV36C8G
Progress: Loading qsf_c02_ufmtest/testmem_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding initmem_test_0 [initmem_test 1.0]
Progress: Parameterizing module initmem_test_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_to_avalon_bridge_0 [uart_to_avalon_bridge 0.9]
Progress: Parameterizing module uart_to_avalon_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: testmem_core.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: testmem_core.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\PROJECT\c87_sodalite\C-02\fpga\c02_initmem\qsf_c02_ufmtest\testmem_core.qsys --synthesis=VERILOG --output-directory=C:\PROJECT\c87_sodalite\C-02\fpga\c02_initmem\qsf_c02_ufmtest\testmem_core\synthesis --family="MAX 10" --part=10M02DCV36C8G
Progress: Loading qsf_c02_ufmtest/testmem_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding initmem_test_0 [initmem_test 1.0]
Progress: Parameterizing module initmem_test_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_to_avalon_bridge_0 [uart_to_avalon_bridge 0.9]
Progress: Parameterizing module uart_to_avalon_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: testmem_core.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: testmem_core.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: testmem_core: Generating testmem_core "testmem_core" for QUARTUS_SYNTH
Info: initmem_test_0: "testmem_core" instantiated initmem_test "initmem_test_0"
Info: sysid_qsys_0: "testmem_core" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: uart_to_avalon_bridge_0: "testmem_core" instantiated uart_to_avalon_bridge "uart_to_avalon_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "testmem_core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "testmem_core" instantiated altera_reset_controller "rst_controller"
Info: uart_to_avalon_bridge_0_m1_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "uart_to_avalon_bridge_0_m1_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: uart_to_avalon_bridge_0_m1_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "uart_to_avalon_bridge_0_m1_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: uart_to_avalon_bridge_0_m1_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "uart_to_avalon_bridge_0_m1_limiter"
Info: Reusing file C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: testmem_core: Done "testmem_core" with 20 modules, 37 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
