// Seed: 660097897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_9 = 1;
  logic id_10 = -1;
  logic id_11 = id_1;
  assign id_6 = id_3;
  wire  id_12;
  wire  id_13;
  logic id_14;
endmodule
module module_1 #(
    parameter id_0  = 32'd19,
    parameter id_11 = 32'd10
) (
    input  uwire _id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri0  id_3
    , id_7,
    output wire  id_4,
    input  tri   id_5
);
  int id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire  id_9;
  logic id_10;
  wire _id_11, id_12, id_13;
  assign id_4 = 1;
  wire [id_0 : 1  ||  id_11] id_14;
  assign id_3 = id_10;
endmodule
