###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:50:48 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Hold Check with Pin RegX_25/\Reg_reg[13] /CK 
Endpoint:   RegX_25/\Reg_reg[13] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_25/\Reg_reg[13] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71030
+ Hold                        0.04620
+ Phase Shift                 0.00000
= Required Time               0.75650
  Arrival Time                1.00320
  Slack Time                  0.24670
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71030
     = Beginpoint Arrival Time       0.71030
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_25/\Reg_reg[13] | CK ^         |          | 0.12650 | clk__L2_N0  |            | 0.04333 |         | 0.71030 | 
     | RegX_25/\Reg_reg[13] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_25/n72 |            | 0.00165 | 0.25140 | 0.96170 | 
     | RegX_25/U28          |              | OAI21_X1 | 0.03100 | RegX_25/n72 |       SPEF | 0.00165 | 0.00000 | 0.96170 | 
     | RegX_25/U28          | B2 ^ -> ZN v | OAI21_X1 | 0.01310 | RegX_25/n56 |            | 0.00138 | 0.04150 | 1.00320 | 
     | RegX_25/\Reg_reg[13] |              | DFFR_X1  | 0.01310 | RegX_25/n56 |       SPEF | 0.00138 | 0.00000 | 1.00320 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RegX_25/\Reg_reg[11] /CK 
Endpoint:   RegX_25/\Reg_reg[11] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_25/\Reg_reg[11] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71570
+ Hold                        0.04630
+ Phase Shift                 0.00000
= Required Time               0.76200
  Arrival Time                1.00950
  Slack Time                  0.24750
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71570
     = Beginpoint Arrival Time       0.71570
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_25/\Reg_reg[11] | CK ^         |          | 0.12650 | clk__L2_N0  |            | 0.04333 |         | 0.71570 | 
     | RegX_25/\Reg_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_25/n74 |            | 0.00167 | 0.25160 | 0.96730 | 
     | RegX_25/U24          |              | OAI21_X1 | 0.03110 | RegX_25/n74 |       SPEF | 0.00167 | 0.00000 | 0.96730 | 
     | RegX_25/U24          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_25/n58 |            | 0.00149 | 0.04220 | 1.00950 | 
     | RegX_25/\Reg_reg[11] |              | DFFR_X1  | 0.01350 | RegX_25/n58 |       SPEF | 0.00149 | 0.00000 | 1.00950 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RegX_25/\Reg_reg[8] /CK 
Endpoint:   RegX_25/\Reg_reg[8] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_25/\Reg_reg[8] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71570
+ Hold                        0.04630
+ Phase Shift                 0.00000
= Required Time               0.76200
  Arrival Time                1.00970
  Slack Time                  0.24770
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71570
     = Beginpoint Arrival Time       0.71570
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_25/\Reg_reg[8] | CK ^         |          | 0.12650 | clk__L2_N0  |            | 0.04333 |         | 0.71570 | 
     | RegX_25/\Reg_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_25/n77 |            | 0.00166 | 0.25160 | 0.96730 | 
     | RegX_25/U18         |              | OAI21_X1 | 0.03110 | RegX_25/n77 |       SPEF | 0.00166 | 0.00000 | 0.96730 | 
     | RegX_25/U18         | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_25/n61 |            | 0.00153 | 0.04240 | 1.00970 | 
     | RegX_25/\Reg_reg[8] |              | DFFR_X1  | 0.01350 | RegX_25/n61 |       SPEF | 0.00153 | 0.00000 | 1.00970 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RegX_30/\Reg_reg[14] /CK 
Endpoint:   RegX_30/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_30/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72360
+ Hold                        0.04660
+ Phase Shift                 0.00000
= Required Time               0.77020
  Arrival Time                1.01800
  Slack Time                  0.24780
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72360
     = Beginpoint Arrival Time       0.72360
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_30/\Reg_reg[14] | CK ^         |          | 0.13080 | clk__L2_N5  |            | 0.04494 |         | 0.72360 | 
     | RegX_30/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03120 | RegX_30/n71 |            | 0.00167 | 0.25280 | 0.97640 | 
     | RegX_30/U30          |              | OAI21_X1 | 0.03120 | RegX_30/n71 |       SPEF | 0.00167 | 0.00000 | 0.97640 | 
     | RegX_30/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01300 | RegX_30/n55 |            | 0.00137 | 0.04160 | 1.01800 | 
     | RegX_30/\Reg_reg[14] |              | DFFR_X1  | 0.01300 | RegX_30/n55 |       SPEF | 0.00137 | 0.00000 | 1.01800 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RegX_14/\Reg_reg[5] /CK 
Endpoint:   RegX_14/\Reg_reg[5] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_14/\Reg_reg[5] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72220
+ Hold                        0.04650
+ Phase Shift                 0.00000
= Required Time               0.76870
  Arrival Time                1.01670
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72220
     = Beginpoint Arrival Time       0.72220
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_14/\Reg_reg[5] | CK ^         |          | 0.12970 | clk__L2_N1  |            | 0.04453 |         | 0.72220 | 
     | RegX_14/\Reg_reg[5] | CK ^ -> QN ^ | DFFR_X1  | 0.03140 | RegX_14/n80 |            | 0.00171 | 0.25290 | 0.97510 | 
     | RegX_14/U12         |              | OAI21_X1 | 0.03140 | RegX_14/n80 |       SPEF | 0.00171 | 0.00000 | 0.97510 | 
     | RegX_14/U12         | B2 ^ -> ZN v | OAI21_X1 | 0.01300 | RegX_14/n64 |            | 0.00135 | 0.04160 | 1.01670 | 
     | RegX_14/\Reg_reg[5] |              | DFFR_X1  | 0.01300 | RegX_14/n64 |       SPEF | 0.00135 | 0.00000 | 1.01670 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RegX_15/\Reg_reg[3] /CK 
Endpoint:   RegX_15/\Reg_reg[3] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_15/\Reg_reg[3] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72220
+ Hold                        0.04660
+ Phase Shift                 0.00000
= Required Time               0.76880
  Arrival Time                1.01680
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72220
     = Beginpoint Arrival Time       0.72220
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_15/\Reg_reg[3] | CK ^         |          | 0.12970 | clk__L2_N1  |            | 0.04453 |         | 0.72220 | 
     | RegX_15/\Reg_reg[3] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_15/n82 |            | 0.00167 | 0.25250 | 0.97470 | 
     | RegX_15/U8          |              | OAI21_X1 | 0.03110 | RegX_15/n82 |       SPEF | 0.00167 | 0.00000 | 0.97470 | 
     | RegX_15/U8          | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_15/n66 |            | 0.00147 | 0.04210 | 1.01680 | 
     | RegX_15/\Reg_reg[3] |              | DFFR_X1  | 0.01330 | RegX_15/n66 |       SPEF | 0.00147 | 0.00000 | 1.01680 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RegX_14/\Reg_reg[8] /CK 
Endpoint:   RegX_14/\Reg_reg[8] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_14/\Reg_reg[8] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72490
+ Hold                        0.04710
+ Phase Shift                 0.00000
= Required Time               0.77200
  Arrival Time                1.02010
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72490
     = Beginpoint Arrival Time       0.72490
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_14/\Reg_reg[8] | CK ^         |          | 0.13510 | clk__L2_N10 |            | 0.04654 |         | 0.72490 | 
     | RegX_14/\Reg_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03090 | RegX_14/n77 |            | 0.00164 | 0.25360 | 0.97850 | 
     | RegX_14/U18         |              | OAI21_X1 | 0.03090 | RegX_14/n77 |       SPEF | 0.00164 | 0.00000 | 0.97850 | 
     | RegX_14/U18         | B2 ^ -> ZN v | OAI21_X1 | 0.01320 | RegX_14/n61 |            | 0.00141 | 0.04160 | 1.02010 | 
     | RegX_14/\Reg_reg[8] |              | DFFR_X1  | 0.01320 | RegX_14/n61 |       SPEF | 0.00141 | 0.00000 | 1.02010 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RegX_20/\Reg_reg[4] /CK 
Endpoint:   RegX_20/\Reg_reg[4] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_20/\Reg_reg[4] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71560
+ Hold                        0.04630
+ Phase Shift                 0.00000
= Required Time               0.76190
  Arrival Time                1.01000
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71560
     = Beginpoint Arrival Time       0.71560
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_20/\Reg_reg[4] | CK ^         |          | 0.12650 | clk__L2_N0  |            | 0.04333 |         | 0.71560 | 
     | RegX_20/\Reg_reg[4] | CK ^ -> QN ^ | DFFR_X1  | 0.03120 | RegX_20/n81 |            | 0.00168 | 0.25170 | 0.96730 | 
     | RegX_20/U10         |              | OAI21_X1 | 0.03120 | RegX_20/n81 |       SPEF | 0.00168 | 0.00000 | 0.96730 | 
     | RegX_20/U10         | B2 ^ -> ZN v | OAI21_X1 | 0.01360 | RegX_20/n65 |            | 0.00157 | 0.04270 | 1.01000 | 
     | RegX_20/\Reg_reg[4] |              | DFFR_X1  | 0.01360 | RegX_20/n65 |       SPEF | 0.00157 | 0.00000 | 1.01000 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RegX_12/\Reg_reg[0] /CK 
Endpoint:   RegX_12/\Reg_reg[0] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_12/\Reg_reg[0] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72170
+ Hold                        0.04660
+ Phase Shift                 0.00000
= Required Time               0.76830
  Arrival Time                1.01650
  Slack Time                  0.24820
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72170
     = Beginpoint Arrival Time       0.72170
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_12/\Reg_reg[0] | CK ^         |          | 0.12970 | clk__L2_N1  |            | 0.04453 |         | 0.72170 | 
     | RegX_12/\Reg_reg[0] | CK ^ -> QN ^ | DFFR_X1  | 0.03140 | RegX_12/n85 |            | 0.00171 | 0.25290 | 0.97460 | 
     | RegX_12/U2          |              | OAI21_X1 | 0.03140 | RegX_12/n85 |       SPEF | 0.00171 | 0.00000 | 0.97460 | 
     | RegX_12/U2          | B2 ^ -> ZN v | OAI21_X1 | 0.01360 | RegX_12/n69 |            | 0.00141 | 0.04190 | 1.01650 | 
     | RegX_12/\Reg_reg[0] |              | DFFR_X1  | 0.01360 | RegX_12/n69 |       SPEF | 0.00141 | 0.00000 | 1.01650 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin RegX_11/\Reg_reg[5] /CK 
Endpoint:   RegX_11/\Reg_reg[5] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_11/\Reg_reg[5] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72510
+ Hold                        0.04680
+ Phase Shift                 0.00000
= Required Time               0.77190
  Arrival Time                1.02010
  Slack Time                  0.24820
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72510
     = Beginpoint Arrival Time       0.72510
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_11/\Reg_reg[5] | CK ^         |          | 0.13270 | clk__L2_N4  |            | 0.04565 |         | 0.72510 | 
     | RegX_11/\Reg_reg[5] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_11/n80 |            | 0.00166 | 0.25320 | 0.97830 | 
     | RegX_11/U12         |              | OAI21_X1 | 0.03110 | RegX_11/n80 |       SPEF | 0.00166 | 0.00000 | 0.97830 | 
     | RegX_11/U12         | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_11/n64 |            | 0.00142 | 0.04180 | 1.02010 | 
     | RegX_11/\Reg_reg[5] |              | DFFR_X1  | 0.01330 | RegX_11/n64 |       SPEF | 0.00142 | 0.00000 | 1.02010 | 
     +------------------------------------------------------------------------------------------------------------------+ 

