{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 4,
    "design__inferred_latch__count": 0,
    "design__instance__count": 13481,
    "design__instance__area": 157647,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1094,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 6,
    "power__internal__total": 0.0017006242414936423,
    "power__switching__total": 0.0008760777418501675,
    "power__leakage__total": 1.5195644209597958e-07,
    "power__total": 0.0025768540799617767,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.268659,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.268659,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.315055,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 10.628872,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.315055,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.858273,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 2103,
    "design__max_fanout_violation__count": 139,
    "design__max_cap_violation__count": 729,
    "clock__skew__worst_hold": -0.796296,
    "clock__skew__worst_setup": -2.361931,
    "timing__hold__ws": 0.113772,
    "timing__setup__ws": 8.037466,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.113772,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 11.394962,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1030.4 225.76",
    "design__core__bbox": "2.76 2.72 1027.64 223.04",
    "design__io": 45,
    "design__die__area": 232623,
    "design__core__area": 225802,
    "design__instance__count__stdcell": 13480,
    "design__instance__area__stdcell": 103033,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.698168,
    "design__instance__utilization__stdcell": 0.601873,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 415016,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 461,
    "antenna__violating__nets": 30,
    "antenna__violating__pins": 39,
    "route__antenna_violation__count": 30,
    "route__net": 11170,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 17789,
    "route__wirelength__iter:1": 509969,
    "route__drc_errors__iter:2": 10854,
    "route__wirelength__iter:2": 505573,
    "route__drc_errors__iter:3": 9818,
    "route__wirelength__iter:3": 503200,
    "route__drc_errors__iter:4": 3663,
    "route__wirelength__iter:4": 503037,
    "route__drc_errors__iter:5": 1034,
    "route__wirelength__iter:5": 503167,
    "route__drc_errors__iter:6": 514,
    "route__wirelength__iter:6": 503342,
    "route__drc_errors__iter:7": 304,
    "route__wirelength__iter:7": 503330,
    "route__drc_errors__iter:8": 209,
    "route__wirelength__iter:8": 503358,
    "route__drc_errors__iter:9": 182,
    "route__wirelength__iter:9": 503348,
    "route__drc_errors__iter:10": 124,
    "route__wirelength__iter:10": 503294,
    "route__drc_errors__iter:11": 68,
    "route__wirelength__iter:11": 503324,
    "route__drc_errors__iter:12": 48,
    "route__wirelength__iter:12": 503308,
    "route__drc_errors__iter:13": 37,
    "route__wirelength__iter:13": 503320,
    "route__drc_errors__iter:14": 33,
    "route__wirelength__iter:14": 503320,
    "route__drc_errors__iter:15": 33,
    "route__wirelength__iter:15": 503320,
    "route__drc_errors__iter:16": 32,
    "route__wirelength__iter:16": 503338,
    "route__drc_errors__iter:17": 1,
    "route__wirelength__iter:17": 503335,
    "route__drc_errors__iter:18": 1,
    "route__wirelength__iter:18": 503335,
    "route__drc_errors__iter:19": 0,
    "route__wirelength__iter:19": 503337,
    "route__drc_errors": 0,
    "route__wirelength": 503337,
    "route__vias": 97556,
    "route__vias__singlecut": 97556,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1261.4,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 64,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1898,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 655,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.308821,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.308821,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.871047,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 8.132243,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.871047,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 11.657382,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 64,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 578,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 5,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.840287,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.840287,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.116951,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.56706,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116951,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.881071,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 64,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 988,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.20082,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.20082,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.310455,
    "timing__setup__ws__corner:min_tt_025C_1v80": 10.721482,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.310455,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 17.107189,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 64,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1658,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 549,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.189252,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.189252,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.861877,
    "timing__setup__ws__corner:min_ss_100C_1v60": 8.289938,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.861877,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 12.125429,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 64,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 405,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.796296,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.796296,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.113772,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 11.63027,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113772,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.048166,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 64,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1192,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 10,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.300678,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.300678,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.319847,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.568233,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.319847,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.716908,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 64,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 2103,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 729,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.361931,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.361931,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.879969,
    "timing__setup__ws__corner:max_ss_100C_1v60": 8.037466,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.879969,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.394962,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 64,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 619,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 9,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.862948,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.862948,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.120605,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 11.520827,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.120605,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.780127,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 64,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 64,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79971,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 4.0727e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000287258,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000729593,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.53985e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000729593,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 4.07e-05,
    "ir__drop__worst": 0.000287,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}