{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 18:16:08 2010 " "Info: Processing started: Mon Jul 19 18:16:08 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R -c R " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off R -c R" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/My booK/计组/5/R/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mul.v(57) " "Warning (10268): Verilog HDL information at Mul.v(57): Always Construct contains both blocking and non-blocking assignments" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mul.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul " "Info: Found entity 1: Mul" {  } { { "Mul.v" "" { Text "E:/My booK/计组/5/R/Mul.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/R/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Info: Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/R/Regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "E:/My booK/计组/5/R/Shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file R.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 R " "Info: Found entity 1: R" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "R " "Info: Elaborating entity \"R\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Error" "EGDFX_NO_CONNECTOR_NAME_FOR_PORT" "MUL_SelHL Mul inst7 " "Error: Name missing for connector connecting to port \"MUL_SelHL\" of type Mul of instance \"inst7\"" {  } { { "R.bdf" "" { Schematic "E:/My booK/计组/5/R/R.bdf" { { 728 800 816 728 "" "" } } } }  } 0 0 "Name missing for connector connecting to port \"%1!s!\" of type %2!s! of instance \"%3!s!\"" 0 0 "" 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My booK/计组/5/R/R.map.smsg " "Info: Generated suppressed messages file E:/My booK/计组/5/R/R.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Allocated 172 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 19 18:16:13 2010 " "Error: Processing ended: Mon Jul 19 18:16:13 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
