// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_fdct,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.663250,HLS_SYN_LAT=158,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=96,HLS_SYN_FF=4961,HLS_SYN_LUT=4906,HLS_VERSION=2018_3}" *)

module top_fdct (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mem_bus_AWVALID,
        m_axi_mem_bus_AWREADY,
        m_axi_mem_bus_AWADDR,
        m_axi_mem_bus_AWID,
        m_axi_mem_bus_AWLEN,
        m_axi_mem_bus_AWSIZE,
        m_axi_mem_bus_AWBURST,
        m_axi_mem_bus_AWLOCK,
        m_axi_mem_bus_AWCACHE,
        m_axi_mem_bus_AWPROT,
        m_axi_mem_bus_AWQOS,
        m_axi_mem_bus_AWREGION,
        m_axi_mem_bus_AWUSER,
        m_axi_mem_bus_WVALID,
        m_axi_mem_bus_WREADY,
        m_axi_mem_bus_WDATA,
        m_axi_mem_bus_WSTRB,
        m_axi_mem_bus_WLAST,
        m_axi_mem_bus_WID,
        m_axi_mem_bus_WUSER,
        m_axi_mem_bus_ARVALID,
        m_axi_mem_bus_ARREADY,
        m_axi_mem_bus_ARADDR,
        m_axi_mem_bus_ARID,
        m_axi_mem_bus_ARLEN,
        m_axi_mem_bus_ARSIZE,
        m_axi_mem_bus_ARBURST,
        m_axi_mem_bus_ARLOCK,
        m_axi_mem_bus_ARCACHE,
        m_axi_mem_bus_ARPROT,
        m_axi_mem_bus_ARQOS,
        m_axi_mem_bus_ARREGION,
        m_axi_mem_bus_ARUSER,
        m_axi_mem_bus_RVALID,
        m_axi_mem_bus_RREADY,
        m_axi_mem_bus_RDATA,
        m_axi_mem_bus_RLAST,
        m_axi_mem_bus_RID,
        m_axi_mem_bus_RUSER,
        m_axi_mem_bus_RRESP,
        m_axi_mem_bus_BVALID,
        m_axi_mem_bus_BREADY,
        m_axi_mem_bus_BRESP,
        m_axi_mem_bus_BID,
        m_axi_mem_bus_BUSER,
        s_axi_ctrl_bus_AWVALID,
        s_axi_ctrl_bus_AWREADY,
        s_axi_ctrl_bus_AWADDR,
        s_axi_ctrl_bus_WVALID,
        s_axi_ctrl_bus_WREADY,
        s_axi_ctrl_bus_WDATA,
        s_axi_ctrl_bus_WSTRB,
        s_axi_ctrl_bus_ARVALID,
        s_axi_ctrl_bus_ARREADY,
        s_axi_ctrl_bus_ARADDR,
        s_axi_ctrl_bus_RVALID,
        s_axi_ctrl_bus_RREADY,
        s_axi_ctrl_bus_RDATA,
        s_axi_ctrl_bus_RRESP,
        s_axi_ctrl_bus_BVALID,
        s_axi_ctrl_bus_BREADY,
        s_axi_ctrl_bus_BRESP
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_pp0_stage0 = 19'd2;
parameter    ap_ST_fsm_pp0_stage1 = 19'd4;
parameter    ap_ST_fsm_pp0_stage2 = 19'd8;
parameter    ap_ST_fsm_pp0_stage3 = 19'd16;
parameter    ap_ST_fsm_pp0_stage4 = 19'd32;
parameter    ap_ST_fsm_pp0_stage5 = 19'd64;
parameter    ap_ST_fsm_pp0_stage6 = 19'd128;
parameter    ap_ST_fsm_pp0_stage7 = 19'd256;
parameter    ap_ST_fsm_state26 = 19'd512;
parameter    ap_ST_fsm_pp1_stage0 = 19'd1024;
parameter    ap_ST_fsm_pp1_stage1 = 19'd2048;
parameter    ap_ST_fsm_pp1_stage2 = 19'd4096;
parameter    ap_ST_fsm_pp1_stage3 = 19'd8192;
parameter    ap_ST_fsm_pp1_stage4 = 19'd16384;
parameter    ap_ST_fsm_pp1_stage5 = 19'd32768;
parameter    ap_ST_fsm_pp1_stage6 = 19'd65536;
parameter    ap_ST_fsm_pp1_stage7 = 19'd131072;
parameter    ap_ST_fsm_state47 = 19'd262144;
parameter    C_S_AXI_CTRL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_BUS_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_BUS_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_BUS_ADDR_WIDTH = 32;
parameter    C_M_AXI_MEM_BUS_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_BUS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUS_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUS_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUS_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUS_USER_VALUE = 0;
parameter    C_M_AXI_MEM_BUS_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_BUS_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mem_bus_AWVALID;
input   m_axi_mem_bus_AWREADY;
output  [C_M_AXI_MEM_BUS_ADDR_WIDTH - 1:0] m_axi_mem_bus_AWADDR;
output  [C_M_AXI_MEM_BUS_ID_WIDTH - 1:0] m_axi_mem_bus_AWID;
output  [7:0] m_axi_mem_bus_AWLEN;
output  [2:0] m_axi_mem_bus_AWSIZE;
output  [1:0] m_axi_mem_bus_AWBURST;
output  [1:0] m_axi_mem_bus_AWLOCK;
output  [3:0] m_axi_mem_bus_AWCACHE;
output  [2:0] m_axi_mem_bus_AWPROT;
output  [3:0] m_axi_mem_bus_AWQOS;
output  [3:0] m_axi_mem_bus_AWREGION;
output  [C_M_AXI_MEM_BUS_AWUSER_WIDTH - 1:0] m_axi_mem_bus_AWUSER;
output   m_axi_mem_bus_WVALID;
input   m_axi_mem_bus_WREADY;
output  [C_M_AXI_MEM_BUS_DATA_WIDTH - 1:0] m_axi_mem_bus_WDATA;
output  [C_M_AXI_MEM_BUS_WSTRB_WIDTH - 1:0] m_axi_mem_bus_WSTRB;
output   m_axi_mem_bus_WLAST;
output  [C_M_AXI_MEM_BUS_ID_WIDTH - 1:0] m_axi_mem_bus_WID;
output  [C_M_AXI_MEM_BUS_WUSER_WIDTH - 1:0] m_axi_mem_bus_WUSER;
output   m_axi_mem_bus_ARVALID;
input   m_axi_mem_bus_ARREADY;
output  [C_M_AXI_MEM_BUS_ADDR_WIDTH - 1:0] m_axi_mem_bus_ARADDR;
output  [C_M_AXI_MEM_BUS_ID_WIDTH - 1:0] m_axi_mem_bus_ARID;
output  [7:0] m_axi_mem_bus_ARLEN;
output  [2:0] m_axi_mem_bus_ARSIZE;
output  [1:0] m_axi_mem_bus_ARBURST;
output  [1:0] m_axi_mem_bus_ARLOCK;
output  [3:0] m_axi_mem_bus_ARCACHE;
output  [2:0] m_axi_mem_bus_ARPROT;
output  [3:0] m_axi_mem_bus_ARQOS;
output  [3:0] m_axi_mem_bus_ARREGION;
output  [C_M_AXI_MEM_BUS_ARUSER_WIDTH - 1:0] m_axi_mem_bus_ARUSER;
input   m_axi_mem_bus_RVALID;
output   m_axi_mem_bus_RREADY;
input  [C_M_AXI_MEM_BUS_DATA_WIDTH - 1:0] m_axi_mem_bus_RDATA;
input   m_axi_mem_bus_RLAST;
input  [C_M_AXI_MEM_BUS_ID_WIDTH - 1:0] m_axi_mem_bus_RID;
input  [C_M_AXI_MEM_BUS_RUSER_WIDTH - 1:0] m_axi_mem_bus_RUSER;
input  [1:0] m_axi_mem_bus_RRESP;
input   m_axi_mem_bus_BVALID;
output   m_axi_mem_bus_BREADY;
input  [1:0] m_axi_mem_bus_BRESP;
input  [C_M_AXI_MEM_BUS_ID_WIDTH - 1:0] m_axi_mem_bus_BID;
input  [C_M_AXI_MEM_BUS_BUSER_WIDTH - 1:0] m_axi_mem_bus_BUSER;
input   s_axi_ctrl_bus_AWVALID;
output   s_axi_ctrl_bus_AWREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_ctrl_bus_AWADDR;
input   s_axi_ctrl_bus_WVALID;
output   s_axi_ctrl_bus_WREADY;
input  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_ctrl_bus_WDATA;
input  [C_S_AXI_CTRL_BUS_WSTRB_WIDTH - 1:0] s_axi_ctrl_bus_WSTRB;
input   s_axi_ctrl_bus_ARVALID;
output   s_axi_ctrl_bus_ARREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_ctrl_bus_ARADDR;
output   s_axi_ctrl_bus_RVALID;
input   s_axi_ctrl_bus_RREADY;
output  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_ctrl_bus_RDATA;
output  [1:0] s_axi_ctrl_bus_RRESP;
output   s_axi_ctrl_bus_BVALID;
input   s_axi_ctrl_bus_BREADY;
output  [1:0] s_axi_ctrl_bus_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] in_block;
wire   [31:0] out_block;
wire    grp_new_dct_1d_1_fu_125_src_blk_n_AR;
wire    grp_new_dct_1d_1_fu_125_src_blk_n_R;
reg    mem_bus_blk_n_AR;
reg    mem_bus_blk_n_R;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage2;
reg   [0:0] tmp_reg_216;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_reg_216_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter2;
wire    grp_new_dct_1d_2_fu_114_dst_blk_n_AW;
wire    grp_new_dct_1d_2_fu_114_dst_blk_n_W;
wire    grp_new_dct_1d_2_fu_114_dst_blk_n_B;
reg    mem_bus_blk_n_AW;
reg    mem_bus_blk_n_W;
reg    mem_bus_blk_n_B;
wire    ap_CS_fsm_pp1_stage6;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage6;
reg   [0:0] tmp_5_reg_225;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_pp1_stage7;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_pp1_stage1;
reg   [0:0] tmp_5_reg_225_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
reg    ap_enable_reg_pp1_iter2;
reg   [0:0] tmp_5_reg_225_pp1_iter2_reg;
reg    mem_bus_AWVALID;
wire    mem_bus_AWREADY;
reg    mem_bus_WVALID;
wire    mem_bus_WREADY;
reg    mem_bus_ARVALID;
wire    mem_bus_ARREADY;
wire    mem_bus_RVALID;
reg    mem_bus_RREADY;
wire   [15:0] mem_bus_RDATA;
wire    mem_bus_RLAST;
wire   [0:0] mem_bus_RID;
wire   [0:0] mem_bus_RUSER;
wire   [1:0] mem_bus_RRESP;
wire    mem_bus_BVALID;
reg    mem_bus_BREADY;
wire   [1:0] mem_bus_BRESP;
wire   [0:0] mem_bus_BID;
wire   [0:0] mem_bus_BUSER;
reg   [3:0] i_0_i_reg_90;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
reg    ap_block_state18_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] i_1_i_reg_102;
wire    ap_block_state27_pp1_stage0_iter0;
reg    ap_block_state35_pp1_stage0_iter1;
reg    ap_block_state43_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [30:0] out_block3_reg_206;
reg   [30:0] in_block1_reg_211;
wire   [0:0] tmp_fu_156_p2;
reg   [0:0] tmp_reg_216_pp0_iter2_reg;
wire   [3:0] i_fu_162_p2;
reg   [3:0] i_reg_220;
wire   [0:0] tmp_5_fu_181_p2;
wire   [3:0] i_1_fu_187_p2;
reg   [3:0] i_1_reg_229;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_state9_pp0_stage7_iter0;
reg    ap_block_state17_pp0_stage7_iter1;
wire    ap_block_state25_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_subdone;
wire    ap_CS_fsm_state26;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state27;
reg    ap_block_state34_pp1_stage7_iter0;
reg    ap_block_state42_pp1_stage7_iter1;
reg    ap_block_pp1_stage7_subdone;
wire    ap_block_state30_pp1_stage3_iter0;
reg    ap_block_state38_pp1_stage3_iter1;
reg    ap_block_state46_pp1_stage3_iter2;
reg    ap_block_pp1_stage3_subdone;
reg   [5:0] row_outbuf_address0;
reg    row_outbuf_ce0;
reg    row_outbuf_we0;
wire   [15:0] row_outbuf_q0;
reg   [5:0] row_outbuf_address1;
reg    row_outbuf_ce1;
reg    row_outbuf_we1;
wire   [15:0] row_outbuf_q1;
wire    grp_new_dct_1d_2_fu_114_ap_start;
wire    grp_new_dct_1d_2_fu_114_ap_done;
wire    grp_new_dct_1d_2_fu_114_ap_idle;
wire    grp_new_dct_1d_2_fu_114_ap_ready;
wire    grp_new_dct_1d_2_fu_114_m_axi_dst_AWVALID;
wire   [31:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWADDR;
wire   [0:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWID;
wire   [31:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWLEN;
wire   [2:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWSIZE;
wire   [1:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWBURST;
wire   [1:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWLOCK;
wire   [3:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWCACHE;
wire   [2:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWPROT;
wire   [3:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWQOS;
wire   [3:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWREGION;
wire   [0:0] grp_new_dct_1d_2_fu_114_m_axi_dst_AWUSER;
wire    grp_new_dct_1d_2_fu_114_m_axi_dst_WVALID;
wire   [15:0] grp_new_dct_1d_2_fu_114_m_axi_dst_WDATA;
wire   [1:0] grp_new_dct_1d_2_fu_114_m_axi_dst_WSTRB;
wire    grp_new_dct_1d_2_fu_114_m_axi_dst_WLAST;
wire   [0:0] grp_new_dct_1d_2_fu_114_m_axi_dst_WID;
wire   [0:0] grp_new_dct_1d_2_fu_114_m_axi_dst_WUSER;
wire    grp_new_dct_1d_2_fu_114_m_axi_dst_ARVALID;
wire   [31:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARADDR;
wire   [0:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARID;
wire   [31:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARLEN;
wire   [2:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARSIZE;
wire   [1:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARBURST;
wire   [1:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARLOCK;
wire   [3:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARCACHE;
wire   [2:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARPROT;
wire   [3:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARQOS;
wire   [3:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARREGION;
wire   [0:0] grp_new_dct_1d_2_fu_114_m_axi_dst_ARUSER;
wire    grp_new_dct_1d_2_fu_114_m_axi_dst_RREADY;
wire    grp_new_dct_1d_2_fu_114_m_axi_dst_BREADY;
reg    grp_new_dct_1d_2_fu_114_ap_ce;
wire   [5:0] grp_new_dct_1d_2_fu_114_src_address0;
wire    grp_new_dct_1d_2_fu_114_src_ce0;
wire   [5:0] grp_new_dct_1d_2_fu_114_src_address1;
wire    grp_new_dct_1d_2_fu_114_src_ce1;
wire   [5:0] grp_new_dct_1d_2_fu_114_src_offset;
wire    ap_block_state28_pp1_stage1_iter0_ignore_call5;
wire    ap_block_state36_pp1_stage1_iter1_ignore_call5;
wire    ap_block_state44_pp1_stage1_iter2_ignore_call5;
wire    ap_block_pp1_stage1_11001_ignoreCallOp102;
wire    ap_block_state29_pp1_stage2_iter0_ignore_call5;
wire    ap_block_state37_pp1_stage2_iter1_ignore_call5;
wire    ap_block_state45_pp1_stage2_iter2_ignore_call5;
wire    ap_block_pp1_stage2_11001_ignoreCallOp103;
wire    ap_block_state30_pp1_stage3_iter0_ignore_call5;
wire    ap_block_state38_pp1_stage3_iter1_ignore_call5;
wire    ap_block_state46_pp1_stage3_iter2_ignore_call5;
wire    ap_block_pp1_stage3_11001_ignoreCallOp104;
wire    ap_block_state31_pp1_stage4_iter0_ignore_call5;
wire    ap_block_state39_pp1_stage4_iter1_ignore_call5;
wire    ap_block_pp1_stage4_11001_ignoreCallOp105;
wire    ap_block_state32_pp1_stage5_iter0_ignore_call5;
wire    ap_block_state40_pp1_stage5_iter1_ignore_call5;
wire    ap_block_pp1_stage5_11001_ignoreCallOp106;
wire    ap_block_state33_pp1_stage6_iter0_ignore_call5;
wire    ap_block_state41_pp1_stage6_iter1_ignore_call5;
wire    ap_block_pp1_stage6_11001_ignoreCallOp107;
wire    ap_block_state34_pp1_stage7_iter0_ignore_call5;
wire    ap_block_state42_pp1_stage7_iter1_ignore_call5;
wire    ap_block_pp1_stage7_11001_ignoreCallOp108;
wire    ap_block_state27_pp1_stage0_iter0_ignore_call5;
wire    ap_block_state35_pp1_stage0_iter1_ignore_call5;
wire    ap_block_state43_pp1_stage0_iter2_ignore_call5;
wire    ap_block_pp1_stage0_11001_ignoreCallOp109;
wire    grp_new_dct_1d_1_fu_125_ap_start;
wire    grp_new_dct_1d_1_fu_125_ap_done;
wire    grp_new_dct_1d_1_fu_125_ap_idle;
wire    grp_new_dct_1d_1_fu_125_ap_ready;
wire    grp_new_dct_1d_1_fu_125_m_axi_src_AWVALID;
wire   [31:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWADDR;
wire   [0:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWID;
wire   [31:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWLEN;
wire   [2:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWSIZE;
wire   [1:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWBURST;
wire   [1:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWLOCK;
wire   [3:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWCACHE;
wire   [2:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWPROT;
wire   [3:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWQOS;
wire   [3:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWREGION;
wire   [0:0] grp_new_dct_1d_1_fu_125_m_axi_src_AWUSER;
wire    grp_new_dct_1d_1_fu_125_m_axi_src_WVALID;
wire   [15:0] grp_new_dct_1d_1_fu_125_m_axi_src_WDATA;
wire   [1:0] grp_new_dct_1d_1_fu_125_m_axi_src_WSTRB;
wire    grp_new_dct_1d_1_fu_125_m_axi_src_WLAST;
wire   [0:0] grp_new_dct_1d_1_fu_125_m_axi_src_WID;
wire   [0:0] grp_new_dct_1d_1_fu_125_m_axi_src_WUSER;
wire    grp_new_dct_1d_1_fu_125_m_axi_src_ARVALID;
wire   [31:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARADDR;
wire   [0:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARID;
wire   [31:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARLEN;
wire   [2:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARSIZE;
wire   [1:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARBURST;
wire   [1:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARLOCK;
wire   [3:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARCACHE;
wire   [2:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARPROT;
wire   [3:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARQOS;
wire   [3:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARREGION;
wire   [0:0] grp_new_dct_1d_1_fu_125_m_axi_src_ARUSER;
wire    grp_new_dct_1d_1_fu_125_m_axi_src_RREADY;
wire    grp_new_dct_1d_1_fu_125_m_axi_src_BREADY;
reg    grp_new_dct_1d_1_fu_125_ap_ce;
wire   [5:0] grp_new_dct_1d_1_fu_125_src_offset1;
wire   [5:0] grp_new_dct_1d_1_fu_125_dst_address0;
wire    grp_new_dct_1d_1_fu_125_dst_ce0;
wire    grp_new_dct_1d_1_fu_125_dst_we0;
wire   [15:0] grp_new_dct_1d_1_fu_125_dst_d0;
wire   [5:0] grp_new_dct_1d_1_fu_125_dst_address1;
wire    grp_new_dct_1d_1_fu_125_dst_ce1;
wire    grp_new_dct_1d_1_fu_125_dst_we1;
wire   [15:0] grp_new_dct_1d_1_fu_125_dst_d1;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call5;
wire    ap_block_state11_pp0_stage1_iter1_ignore_call5;
wire    ap_block_state19_pp0_stage1_iter2_ignore_call5;
wire    ap_block_pp0_stage1_11001_ignoreCallOp66;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call5;
wire    ap_block_state12_pp0_stage2_iter1_ignore_call5;
wire    ap_block_state20_pp0_stage2_iter2_ignore_call5;
wire    ap_block_pp0_stage2_11001_ignoreCallOp67;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call5;
wire    ap_block_state13_pp0_stage3_iter1_ignore_call5;
wire    ap_block_state21_pp0_stage3_iter2_ignore_call5;
wire    ap_block_pp0_stage3_11001_ignoreCallOp68;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call5;
wire    ap_block_state14_pp0_stage4_iter1_ignore_call5;
wire    ap_block_state22_pp0_stage4_iter2_ignore_call5;
wire    ap_block_pp0_stage4_11001_ignoreCallOp69;
wire    ap_block_state7_pp0_stage5_iter0_ignore_call5;
wire    ap_block_state15_pp0_stage5_iter1_ignore_call5;
wire    ap_block_state23_pp0_stage5_iter2_ignore_call5;
wire    ap_block_pp0_stage5_11001_ignoreCallOp70;
wire    ap_block_state8_pp0_stage6_iter0_ignore_call5;
wire    ap_block_state16_pp0_stage6_iter1_ignore_call5;
wire    ap_block_state24_pp0_stage6_iter2_ignore_call5;
wire    ap_block_pp0_stage6_11001_ignoreCallOp71;
wire    ap_block_state9_pp0_stage7_iter0_ignore_call5;
wire    ap_block_state17_pp0_stage7_iter1_ignore_call5;
wire    ap_block_state25_pp0_stage7_iter2_ignore_call5;
wire    ap_block_pp0_stage7_11001_ignoreCallOp72;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state18_pp0_stage0_iter2_ignore_call5;
wire    ap_block_pp0_stage0_11001_ignoreCallOp73;
reg   [3:0] ap_phi_mux_i_0_i_phi_fu_94_p4;
reg   [3:0] ap_phi_mux_i_1_i_phi_fu_106_p4;
reg    grp_new_dct_1d_2_fu_114_ap_start_reg;
reg    grp_new_dct_1d_1_fu_125_ap_start_reg;
wire   [2:0] tmp_1_fu_168_p1;
wire   [2:0] tmp_3_fu_193_p1;
wire    ap_CS_fsm_state47;
reg   [18:0] ap_NS_fsm;
wire    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_state19_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_state20_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_state21_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_state22_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_state23_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state8_pp0_stage6_iter0;
reg    ap_block_state16_pp0_stage6_iter1;
wire    ap_block_state24_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_pp0_stage7_11001;
wire    ap_block_state28_pp1_stage1_iter0;
reg    ap_block_state36_pp1_stage1_iter1;
reg    ap_block_state44_pp1_stage1_iter2;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp1_stage1_11001;
wire    ap_block_state29_pp1_stage2_iter0;
reg    ap_block_state37_pp1_stage2_iter1;
reg    ap_block_state45_pp1_stage2_iter2;
reg    ap_block_pp1_stage2_subdone;
reg    ap_block_pp1_stage2_11001;
reg    ap_block_pp1_stage3_11001;
wire    ap_block_state31_pp1_stage4_iter0;
reg    ap_block_state39_pp1_stage4_iter1;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp1_stage4_11001;
wire    ap_block_state32_pp1_stage5_iter0;
reg    ap_block_state40_pp1_stage5_iter1;
reg    ap_block_pp1_stage5_subdone;
reg    ap_block_pp1_stage5_11001;
reg    ap_block_state33_pp1_stage6_iter0;
reg    ap_block_state41_pp1_stage6_iter1;
reg    ap_block_pp1_stage6_subdone;
reg    ap_block_pp1_stage6_11001;
reg    ap_block_pp1_stage7_11001;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 grp_new_dct_1d_2_fu_114_ap_start_reg = 1'b0;
#0 grp_new_dct_1d_1_fu_125_ap_start_reg = 1'b0;
end

top_fdct_ctrl_bus_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_BUS_DATA_WIDTH ))
top_fdct_ctrl_bus_s_axi_U(
    .AWVALID(s_axi_ctrl_bus_AWVALID),
    .AWREADY(s_axi_ctrl_bus_AWREADY),
    .AWADDR(s_axi_ctrl_bus_AWADDR),
    .WVALID(s_axi_ctrl_bus_WVALID),
    .WREADY(s_axi_ctrl_bus_WREADY),
    .WDATA(s_axi_ctrl_bus_WDATA),
    .WSTRB(s_axi_ctrl_bus_WSTRB),
    .ARVALID(s_axi_ctrl_bus_ARVALID),
    .ARREADY(s_axi_ctrl_bus_ARREADY),
    .ARADDR(s_axi_ctrl_bus_ARADDR),
    .RVALID(s_axi_ctrl_bus_RVALID),
    .RREADY(s_axi_ctrl_bus_RREADY),
    .RDATA(s_axi_ctrl_bus_RDATA),
    .RRESP(s_axi_ctrl_bus_RRESP),
    .BVALID(s_axi_ctrl_bus_BVALID),
    .BREADY(s_axi_ctrl_bus_BREADY),
    .BRESP(s_axi_ctrl_bus_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_block(in_block),
    .out_block(out_block)
);

top_fdct_mem_bus_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_BUS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_BUS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_BUS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_BUS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_BUS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_BUS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_BUS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_BUS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_BUS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_BUS_CACHE_VALUE ))
top_fdct_mem_bus_m_axi_U(
    .AWVALID(m_axi_mem_bus_AWVALID),
    .AWREADY(m_axi_mem_bus_AWREADY),
    .AWADDR(m_axi_mem_bus_AWADDR),
    .AWID(m_axi_mem_bus_AWID),
    .AWLEN(m_axi_mem_bus_AWLEN),
    .AWSIZE(m_axi_mem_bus_AWSIZE),
    .AWBURST(m_axi_mem_bus_AWBURST),
    .AWLOCK(m_axi_mem_bus_AWLOCK),
    .AWCACHE(m_axi_mem_bus_AWCACHE),
    .AWPROT(m_axi_mem_bus_AWPROT),
    .AWQOS(m_axi_mem_bus_AWQOS),
    .AWREGION(m_axi_mem_bus_AWREGION),
    .AWUSER(m_axi_mem_bus_AWUSER),
    .WVALID(m_axi_mem_bus_WVALID),
    .WREADY(m_axi_mem_bus_WREADY),
    .WDATA(m_axi_mem_bus_WDATA),
    .WSTRB(m_axi_mem_bus_WSTRB),
    .WLAST(m_axi_mem_bus_WLAST),
    .WID(m_axi_mem_bus_WID),
    .WUSER(m_axi_mem_bus_WUSER),
    .ARVALID(m_axi_mem_bus_ARVALID),
    .ARREADY(m_axi_mem_bus_ARREADY),
    .ARADDR(m_axi_mem_bus_ARADDR),
    .ARID(m_axi_mem_bus_ARID),
    .ARLEN(m_axi_mem_bus_ARLEN),
    .ARSIZE(m_axi_mem_bus_ARSIZE),
    .ARBURST(m_axi_mem_bus_ARBURST),
    .ARLOCK(m_axi_mem_bus_ARLOCK),
    .ARCACHE(m_axi_mem_bus_ARCACHE),
    .ARPROT(m_axi_mem_bus_ARPROT),
    .ARQOS(m_axi_mem_bus_ARQOS),
    .ARREGION(m_axi_mem_bus_ARREGION),
    .ARUSER(m_axi_mem_bus_ARUSER),
    .RVALID(m_axi_mem_bus_RVALID),
    .RREADY(m_axi_mem_bus_RREADY),
    .RDATA(m_axi_mem_bus_RDATA),
    .RLAST(m_axi_mem_bus_RLAST),
    .RID(m_axi_mem_bus_RID),
    .RUSER(m_axi_mem_bus_RUSER),
    .RRESP(m_axi_mem_bus_RRESP),
    .BVALID(m_axi_mem_bus_BVALID),
    .BREADY(m_axi_mem_bus_BREADY),
    .BRESP(m_axi_mem_bus_BRESP),
    .BID(m_axi_mem_bus_BID),
    .BUSER(m_axi_mem_bus_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_bus_ARVALID),
    .I_ARREADY(mem_bus_ARREADY),
    .I_ARADDR(grp_new_dct_1d_1_fu_125_m_axi_src_ARADDR),
    .I_ARID(grp_new_dct_1d_1_fu_125_m_axi_src_ARID),
    .I_ARLEN(grp_new_dct_1d_1_fu_125_m_axi_src_ARLEN),
    .I_ARSIZE(grp_new_dct_1d_1_fu_125_m_axi_src_ARSIZE),
    .I_ARLOCK(grp_new_dct_1d_1_fu_125_m_axi_src_ARLOCK),
    .I_ARCACHE(grp_new_dct_1d_1_fu_125_m_axi_src_ARCACHE),
    .I_ARQOS(grp_new_dct_1d_1_fu_125_m_axi_src_ARQOS),
    .I_ARPROT(grp_new_dct_1d_1_fu_125_m_axi_src_ARPROT),
    .I_ARUSER(grp_new_dct_1d_1_fu_125_m_axi_src_ARUSER),
    .I_ARBURST(grp_new_dct_1d_1_fu_125_m_axi_src_ARBURST),
    .I_ARREGION(grp_new_dct_1d_1_fu_125_m_axi_src_ARREGION),
    .I_RVALID(mem_bus_RVALID),
    .I_RREADY(mem_bus_RREADY),
    .I_RDATA(mem_bus_RDATA),
    .I_RID(mem_bus_RID),
    .I_RUSER(mem_bus_RUSER),
    .I_RRESP(mem_bus_RRESP),
    .I_RLAST(mem_bus_RLAST),
    .I_AWVALID(mem_bus_AWVALID),
    .I_AWREADY(mem_bus_AWREADY),
    .I_AWADDR(grp_new_dct_1d_2_fu_114_m_axi_dst_AWADDR),
    .I_AWID(grp_new_dct_1d_2_fu_114_m_axi_dst_AWID),
    .I_AWLEN(grp_new_dct_1d_2_fu_114_m_axi_dst_AWLEN),
    .I_AWSIZE(grp_new_dct_1d_2_fu_114_m_axi_dst_AWSIZE),
    .I_AWLOCK(grp_new_dct_1d_2_fu_114_m_axi_dst_AWLOCK),
    .I_AWCACHE(grp_new_dct_1d_2_fu_114_m_axi_dst_AWCACHE),
    .I_AWQOS(grp_new_dct_1d_2_fu_114_m_axi_dst_AWQOS),
    .I_AWPROT(grp_new_dct_1d_2_fu_114_m_axi_dst_AWPROT),
    .I_AWUSER(grp_new_dct_1d_2_fu_114_m_axi_dst_AWUSER),
    .I_AWBURST(grp_new_dct_1d_2_fu_114_m_axi_dst_AWBURST),
    .I_AWREGION(grp_new_dct_1d_2_fu_114_m_axi_dst_AWREGION),
    .I_WVALID(mem_bus_WVALID),
    .I_WREADY(mem_bus_WREADY),
    .I_WDATA(grp_new_dct_1d_2_fu_114_m_axi_dst_WDATA),
    .I_WID(grp_new_dct_1d_2_fu_114_m_axi_dst_WID),
    .I_WUSER(grp_new_dct_1d_2_fu_114_m_axi_dst_WUSER),
    .I_WLAST(grp_new_dct_1d_2_fu_114_m_axi_dst_WLAST),
    .I_WSTRB(grp_new_dct_1d_2_fu_114_m_axi_dst_WSTRB),
    .I_BVALID(mem_bus_BVALID),
    .I_BREADY(mem_bus_BREADY),
    .I_BRESP(mem_bus_BRESP),
    .I_BID(mem_bus_BID),
    .I_BUSER(mem_bus_BUSER)
);

top_fdct_row_outbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
row_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_outbuf_address0),
    .ce0(row_outbuf_ce0),
    .we0(row_outbuf_we0),
    .d0(grp_new_dct_1d_1_fu_125_dst_d0),
    .q0(row_outbuf_q0),
    .address1(row_outbuf_address1),
    .ce1(row_outbuf_ce1),
    .we1(row_outbuf_we1),
    .d1(grp_new_dct_1d_1_fu_125_dst_d1),
    .q1(row_outbuf_q1)
);

new_dct_1d_2 grp_new_dct_1d_2_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_new_dct_1d_2_fu_114_ap_start),
    .ap_done(grp_new_dct_1d_2_fu_114_ap_done),
    .ap_idle(grp_new_dct_1d_2_fu_114_ap_idle),
    .ap_ready(grp_new_dct_1d_2_fu_114_ap_ready),
    .m_axi_dst_AWVALID(grp_new_dct_1d_2_fu_114_m_axi_dst_AWVALID),
    .m_axi_dst_AWREADY(mem_bus_AWREADY),
    .m_axi_dst_AWADDR(grp_new_dct_1d_2_fu_114_m_axi_dst_AWADDR),
    .m_axi_dst_AWID(grp_new_dct_1d_2_fu_114_m_axi_dst_AWID),
    .m_axi_dst_AWLEN(grp_new_dct_1d_2_fu_114_m_axi_dst_AWLEN),
    .m_axi_dst_AWSIZE(grp_new_dct_1d_2_fu_114_m_axi_dst_AWSIZE),
    .m_axi_dst_AWBURST(grp_new_dct_1d_2_fu_114_m_axi_dst_AWBURST),
    .m_axi_dst_AWLOCK(grp_new_dct_1d_2_fu_114_m_axi_dst_AWLOCK),
    .m_axi_dst_AWCACHE(grp_new_dct_1d_2_fu_114_m_axi_dst_AWCACHE),
    .m_axi_dst_AWPROT(grp_new_dct_1d_2_fu_114_m_axi_dst_AWPROT),
    .m_axi_dst_AWQOS(grp_new_dct_1d_2_fu_114_m_axi_dst_AWQOS),
    .m_axi_dst_AWREGION(grp_new_dct_1d_2_fu_114_m_axi_dst_AWREGION),
    .m_axi_dst_AWUSER(grp_new_dct_1d_2_fu_114_m_axi_dst_AWUSER),
    .m_axi_dst_WVALID(grp_new_dct_1d_2_fu_114_m_axi_dst_WVALID),
    .m_axi_dst_WREADY(mem_bus_WREADY),
    .m_axi_dst_WDATA(grp_new_dct_1d_2_fu_114_m_axi_dst_WDATA),
    .m_axi_dst_WSTRB(grp_new_dct_1d_2_fu_114_m_axi_dst_WSTRB),
    .m_axi_dst_WLAST(grp_new_dct_1d_2_fu_114_m_axi_dst_WLAST),
    .m_axi_dst_WID(grp_new_dct_1d_2_fu_114_m_axi_dst_WID),
    .m_axi_dst_WUSER(grp_new_dct_1d_2_fu_114_m_axi_dst_WUSER),
    .m_axi_dst_ARVALID(grp_new_dct_1d_2_fu_114_m_axi_dst_ARVALID),
    .m_axi_dst_ARREADY(1'b0),
    .m_axi_dst_ARADDR(grp_new_dct_1d_2_fu_114_m_axi_dst_ARADDR),
    .m_axi_dst_ARID(grp_new_dct_1d_2_fu_114_m_axi_dst_ARID),
    .m_axi_dst_ARLEN(grp_new_dct_1d_2_fu_114_m_axi_dst_ARLEN),
    .m_axi_dst_ARSIZE(grp_new_dct_1d_2_fu_114_m_axi_dst_ARSIZE),
    .m_axi_dst_ARBURST(grp_new_dct_1d_2_fu_114_m_axi_dst_ARBURST),
    .m_axi_dst_ARLOCK(grp_new_dct_1d_2_fu_114_m_axi_dst_ARLOCK),
    .m_axi_dst_ARCACHE(grp_new_dct_1d_2_fu_114_m_axi_dst_ARCACHE),
    .m_axi_dst_ARPROT(grp_new_dct_1d_2_fu_114_m_axi_dst_ARPROT),
    .m_axi_dst_ARQOS(grp_new_dct_1d_2_fu_114_m_axi_dst_ARQOS),
    .m_axi_dst_ARREGION(grp_new_dct_1d_2_fu_114_m_axi_dst_ARREGION),
    .m_axi_dst_ARUSER(grp_new_dct_1d_2_fu_114_m_axi_dst_ARUSER),
    .m_axi_dst_RVALID(1'b0),
    .m_axi_dst_RREADY(grp_new_dct_1d_2_fu_114_m_axi_dst_RREADY),
    .m_axi_dst_RDATA(16'd0),
    .m_axi_dst_RLAST(1'b0),
    .m_axi_dst_RID(1'd0),
    .m_axi_dst_RUSER(1'd0),
    .m_axi_dst_RRESP(2'd0),
    .m_axi_dst_BVALID(mem_bus_BVALID),
    .m_axi_dst_BREADY(grp_new_dct_1d_2_fu_114_m_axi_dst_BREADY),
    .m_axi_dst_BRESP(mem_bus_BRESP),
    .m_axi_dst_BID(mem_bus_BID),
    .m_axi_dst_BUSER(mem_bus_BUSER),
    .ap_ce(grp_new_dct_1d_2_fu_114_ap_ce),
    .src_address0(grp_new_dct_1d_2_fu_114_src_address0),
    .src_ce0(grp_new_dct_1d_2_fu_114_src_ce0),
    .src_q0(row_outbuf_q0),
    .src_address1(grp_new_dct_1d_2_fu_114_src_address1),
    .src_ce1(grp_new_dct_1d_2_fu_114_src_ce1),
    .src_q1(row_outbuf_q1),
    .src_offset(grp_new_dct_1d_2_fu_114_src_offset),
    .dst_offset(out_block3_reg_206),
    .off(i_1_i_reg_102),
    .dst_blk_n_AW(grp_new_dct_1d_2_fu_114_dst_blk_n_AW),
    .dst_blk_n_W(grp_new_dct_1d_2_fu_114_dst_blk_n_W),
    .dst_blk_n_B(grp_new_dct_1d_2_fu_114_dst_blk_n_B)
);

new_dct_1d_1 grp_new_dct_1d_1_fu_125(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_new_dct_1d_1_fu_125_ap_start),
    .ap_done(grp_new_dct_1d_1_fu_125_ap_done),
    .ap_idle(grp_new_dct_1d_1_fu_125_ap_idle),
    .ap_ready(grp_new_dct_1d_1_fu_125_ap_ready),
    .m_axi_src_AWVALID(grp_new_dct_1d_1_fu_125_m_axi_src_AWVALID),
    .m_axi_src_AWREADY(1'b0),
    .m_axi_src_AWADDR(grp_new_dct_1d_1_fu_125_m_axi_src_AWADDR),
    .m_axi_src_AWID(grp_new_dct_1d_1_fu_125_m_axi_src_AWID),
    .m_axi_src_AWLEN(grp_new_dct_1d_1_fu_125_m_axi_src_AWLEN),
    .m_axi_src_AWSIZE(grp_new_dct_1d_1_fu_125_m_axi_src_AWSIZE),
    .m_axi_src_AWBURST(grp_new_dct_1d_1_fu_125_m_axi_src_AWBURST),
    .m_axi_src_AWLOCK(grp_new_dct_1d_1_fu_125_m_axi_src_AWLOCK),
    .m_axi_src_AWCACHE(grp_new_dct_1d_1_fu_125_m_axi_src_AWCACHE),
    .m_axi_src_AWPROT(grp_new_dct_1d_1_fu_125_m_axi_src_AWPROT),
    .m_axi_src_AWQOS(grp_new_dct_1d_1_fu_125_m_axi_src_AWQOS),
    .m_axi_src_AWREGION(grp_new_dct_1d_1_fu_125_m_axi_src_AWREGION),
    .m_axi_src_AWUSER(grp_new_dct_1d_1_fu_125_m_axi_src_AWUSER),
    .m_axi_src_WVALID(grp_new_dct_1d_1_fu_125_m_axi_src_WVALID),
    .m_axi_src_WREADY(1'b0),
    .m_axi_src_WDATA(grp_new_dct_1d_1_fu_125_m_axi_src_WDATA),
    .m_axi_src_WSTRB(grp_new_dct_1d_1_fu_125_m_axi_src_WSTRB),
    .m_axi_src_WLAST(grp_new_dct_1d_1_fu_125_m_axi_src_WLAST),
    .m_axi_src_WID(grp_new_dct_1d_1_fu_125_m_axi_src_WID),
    .m_axi_src_WUSER(grp_new_dct_1d_1_fu_125_m_axi_src_WUSER),
    .m_axi_src_ARVALID(grp_new_dct_1d_1_fu_125_m_axi_src_ARVALID),
    .m_axi_src_ARREADY(mem_bus_ARREADY),
    .m_axi_src_ARADDR(grp_new_dct_1d_1_fu_125_m_axi_src_ARADDR),
    .m_axi_src_ARID(grp_new_dct_1d_1_fu_125_m_axi_src_ARID),
    .m_axi_src_ARLEN(grp_new_dct_1d_1_fu_125_m_axi_src_ARLEN),
    .m_axi_src_ARSIZE(grp_new_dct_1d_1_fu_125_m_axi_src_ARSIZE),
    .m_axi_src_ARBURST(grp_new_dct_1d_1_fu_125_m_axi_src_ARBURST),
    .m_axi_src_ARLOCK(grp_new_dct_1d_1_fu_125_m_axi_src_ARLOCK),
    .m_axi_src_ARCACHE(grp_new_dct_1d_1_fu_125_m_axi_src_ARCACHE),
    .m_axi_src_ARPROT(grp_new_dct_1d_1_fu_125_m_axi_src_ARPROT),
    .m_axi_src_ARQOS(grp_new_dct_1d_1_fu_125_m_axi_src_ARQOS),
    .m_axi_src_ARREGION(grp_new_dct_1d_1_fu_125_m_axi_src_ARREGION),
    .m_axi_src_ARUSER(grp_new_dct_1d_1_fu_125_m_axi_src_ARUSER),
    .m_axi_src_RVALID(mem_bus_RVALID),
    .m_axi_src_RREADY(grp_new_dct_1d_1_fu_125_m_axi_src_RREADY),
    .m_axi_src_RDATA(mem_bus_RDATA),
    .m_axi_src_RLAST(mem_bus_RLAST),
    .m_axi_src_RID(mem_bus_RID),
    .m_axi_src_RUSER(mem_bus_RUSER),
    .m_axi_src_RRESP(mem_bus_RRESP),
    .m_axi_src_BVALID(1'b0),
    .m_axi_src_BREADY(grp_new_dct_1d_1_fu_125_m_axi_src_BREADY),
    .m_axi_src_BRESP(2'd0),
    .m_axi_src_BID(1'd0),
    .m_axi_src_BUSER(1'd0),
    .ap_ce(grp_new_dct_1d_1_fu_125_ap_ce),
    .src_offset(in_block1_reg_211),
    .src_offset1(grp_new_dct_1d_1_fu_125_src_offset1),
    .dst_address0(grp_new_dct_1d_1_fu_125_dst_address0),
    .dst_ce0(grp_new_dct_1d_1_fu_125_dst_ce0),
    .dst_we0(grp_new_dct_1d_1_fu_125_dst_we0),
    .dst_d0(grp_new_dct_1d_1_fu_125_dst_d0),
    .dst_address1(grp_new_dct_1d_1_fu_125_dst_address1),
    .dst_ce1(grp_new_dct_1d_1_fu_125_dst_ce1),
    .dst_we1(grp_new_dct_1d_1_fu_125_dst_we1),
    .dst_d1(grp_new_dct_1d_1_fu_125_dst_d1),
    .off(i_0_i_reg_90),
    .src_blk_n_AR(grp_new_dct_1d_1_fu_125_src_blk_n_AR),
    .src_blk_n_R(grp_new_dct_1d_1_fu_125_src_blk_n_R)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state27) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage7_subdone) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage7_subdone) & (1'b1 == ap_CS_fsm_pp1_stage7)))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_new_dct_1d_1_fu_125_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_156_p2 == 1'd0))) begin
            grp_new_dct_1d_1_fu_125_ap_start_reg <= 1'b1;
        end else if ((grp_new_dct_1d_1_fu_125_ap_ready == 1'b1)) begin
            grp_new_dct_1d_1_fu_125_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_new_dct_1d_2_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_fu_181_p2 == 1'd0))) begin
            grp_new_dct_1d_2_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_new_dct_1d_2_fu_114_ap_ready == 1'b1)) begin
            grp_new_dct_1d_2_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_216 == 1'd0))) begin
        i_0_i_reg_90 <= i_reg_220;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_90 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_1_i_reg_102 <= 4'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225 == 1'd0))) begin
        i_1_i_reg_102 <= i_1_reg_229;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        i_1_reg_229 <= i_1_fu_187_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_220 <= i_fu_162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        in_block1_reg_211 <= {{in_block[31:1]}};
        out_block3_reg_206 <= {{out_block[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_5_reg_225 <= tmp_5_fu_181_p2;
        tmp_5_reg_225_pp1_iter1_reg <= tmp_5_reg_225;
        tmp_5_reg_225_pp1_iter2_reg <= tmp_5_reg_225_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_216 <= tmp_fu_156_p2;
        tmp_reg_216_pp0_iter1_reg <= tmp_reg_216;
        tmp_reg_216_pp0_iter2_reg <= tmp_reg_216_pp0_iter1_reg;
    end
end

always @ (*) begin
    if ((tmp_fu_156_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_5_fu_181_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216 == 1'd0))) begin
        ap_phi_mux_i_0_i_phi_fu_94_p4 = i_reg_220;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_94_p4 = i_0_i_reg_90;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225 == 1'd0))) begin
        ap_phi_mux_i_1_i_phi_fu_106_p4 = i_1_reg_229;
    end else begin
        ap_phi_mux_i_1_i_phi_fu_106_p4 = i_1_i_reg_102;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp66) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp70) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp68) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_new_dct_1d_1_fu_125_ap_ce = 1'b1;
    end else begin
        grp_new_dct_1d_1_fu_125_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage5_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001_ignoreCallOp104) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp102) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp109) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001_ignoreCallOp108) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001_ignoreCallOp107) & (1'b1 == ap_CS_fsm_pp1_stage6)))) begin
        grp_new_dct_1d_2_fu_114_ap_ce = 1'b1;
    end else begin
        grp_new_dct_1d_2_fu_114_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        mem_bus_ARVALID = grp_new_dct_1d_1_fu_125_m_axi_src_ARVALID;
    end else begin
        mem_bus_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225 == 1'd0)))) begin
        mem_bus_AWVALID = grp_new_dct_1d_2_fu_114_m_axi_dst_AWVALID;
    end else begin
        mem_bus_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225 == 1'd0)))) begin
        mem_bus_BREADY = grp_new_dct_1d_2_fu_114_m_axi_dst_BREADY;
    end else begin
        mem_bus_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        mem_bus_RREADY = grp_new_dct_1d_1_fu_125_m_axi_src_RREADY;
    end else begin
        mem_bus_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225 == 1'd0)))) begin
        mem_bus_WVALID = grp_new_dct_1d_2_fu_114_m_axi_dst_WVALID;
    end else begin
        mem_bus_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        mem_bus_blk_n_AR = grp_new_dct_1d_1_fu_125_src_blk_n_AR;
    end else begin
        mem_bus_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225 == 1'd0)))) begin
        mem_bus_blk_n_AW = grp_new_dct_1d_2_fu_114_dst_blk_n_AW;
    end else begin
        mem_bus_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225 == 1'd0)))) begin
        mem_bus_blk_n_B = grp_new_dct_1d_2_fu_114_dst_blk_n_B;
    end else begin
        mem_bus_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        mem_bus_blk_n_R = grp_new_dct_1d_1_fu_125_src_blk_n_R;
    end else begin
        mem_bus_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (tmp_5_reg_225 == 1'd0)))) begin
        mem_bus_blk_n_W = grp_new_dct_1d_2_fu_114_dst_blk_n_W;
    end else begin
        mem_bus_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        row_outbuf_address0 = grp_new_dct_1d_1_fu_125_dst_address0;
    end else if ((((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)))) begin
        row_outbuf_address0 = grp_new_dct_1d_2_fu_114_src_address0;
    end else begin
        row_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        row_outbuf_address1 = grp_new_dct_1d_1_fu_125_dst_address1;
    end else if ((((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)))) begin
        row_outbuf_address1 = grp_new_dct_1d_2_fu_114_src_address1;
    end else begin
        row_outbuf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        row_outbuf_ce0 = grp_new_dct_1d_1_fu_125_dst_ce0;
    end else if ((((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)))) begin
        row_outbuf_ce0 = grp_new_dct_1d_2_fu_114_src_ce0;
    end else begin
        row_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        row_outbuf_ce1 = grp_new_dct_1d_1_fu_125_dst_ce1;
    end else if ((((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)))) begin
        row_outbuf_ce1 = grp_new_dct_1d_2_fu_114_src_ce1;
    end else begin
        row_outbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        row_outbuf_we0 = grp_new_dct_1d_1_fu_125_dst_we0;
    end else begin
        row_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (tmp_reg_216_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_216_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        row_outbuf_we1 = grp_new_dct_1d_1_fu_125_dst_we1;
    end else begin
        row_outbuf_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_fu_156_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_fu_156_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((~((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (tmp_5_fu_181_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (tmp_5_fu_181_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((~((1'b0 == ap_block_pp1_stage3_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else if (((1'b0 == ap_block_pp1_stage3_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd18];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp73 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_pp0_stage1_11001_ignoreCallOp66 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage2_11001_ignoreCallOp67 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage3_11001_ignoreCallOp68 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp69 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage5_11001_ignoreCallOp70 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage6_11001_ignoreCallOp71 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp0_stage7_11001_ignoreCallOp72 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_216_pp0_iter1_reg == 1'd0)) | (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_216 == 1'd0)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225 == 1'd0)));
end

assign ap_block_pp1_stage0_11001_ignoreCallOp109 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225 == 1'd0)));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)));
end

assign ap_block_pp1_stage1_11001_ignoreCallOp102 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)));
end

assign ap_block_pp1_stage2_11001_ignoreCallOp103 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)));
end

assign ap_block_pp1_stage3_11001_ignoreCallOp104 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_11001 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_pp1_stage4_11001_ignoreCallOp105 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_subdone = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_11001 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_pp1_stage5_11001_ignoreCallOp106 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_subdone = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)));
end

assign ap_block_pp1_stage6_11001_ignoreCallOp107 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_11001 = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)));
end

assign ap_block_pp1_stage7_11001_ignoreCallOp108 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_subdone = ((((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0)) | (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_5_reg_225 == 1'd0)));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216 == 1'd0));
end

assign ap_block_state10_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage1_iter1 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_state11_pp0_stage1_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage2_iter1 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_state12_pp0_stage2_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage3_iter1 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_state13_pp0_stage3_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage4_iter1 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_state14_pp0_stage4_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage5_iter1 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_state15_pp0_stage5_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp0_stage6_iter1 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_state16_pp0_stage6_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp0_stage7_iter1 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_state17_pp0_stage7_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter2 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216_pp0_iter1_reg == 1'd0));
end

assign ap_block_state18_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage4_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage5_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage6_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage7_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage2_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage3_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage4_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage5_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_pp1_stage6_iter0 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225 == 1'd0));
end

assign ap_block_state33_pp1_stage6_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_pp1_stage7_iter0 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225 == 1'd0));
end

assign ap_block_state34_pp1_stage7_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state35_pp1_stage0_iter1 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225 == 1'd0));
end

assign ap_block_state35_pp1_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_pp1_stage1_iter1 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_state36_pp1_stage1_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state37_pp1_stage2_iter1 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_state37_pp1_stage2_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state38_pp1_stage3_iter1 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_state38_pp1_stage3_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp1_stage4_iter1 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_state39_pp1_stage4_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state40_pp1_stage5_iter1 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_state40_pp1_stage5_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state41_pp1_stage6_iter1 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_state41_pp1_stage6_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state42_pp1_stage7_iter1 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_state42_pp1_stage7_iter1_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state43_pp1_stage0_iter2 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter1_reg == 1'd0));
end

assign ap_block_state43_pp1_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state44_pp1_stage1_iter2 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0));
end

assign ap_block_state44_pp1_stage1_iter2_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state45_pp1_stage2_iter2 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0));
end

assign ap_block_state45_pp1_stage2_iter2_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state46_pp1_stage3_iter2 = (((grp_new_dct_1d_2_fu_114_dst_blk_n_W & grp_new_dct_1d_2_fu_114_dst_blk_n_B & grp_new_dct_1d_2_fu_114_dst_blk_n_AW) == 1'b0) & (tmp_5_reg_225_pp1_iter2_reg == 1'd0));
end

assign ap_block_state46_pp1_stage3_iter2_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216 == 1'd0));
end

assign ap_block_state4_pp0_stage2_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216 == 1'd0));
end

assign ap_block_state5_pp0_stage3_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216 == 1'd0));
end

assign ap_block_state6_pp0_stage4_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216 == 1'd0));
end

assign ap_block_state7_pp0_stage5_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216 == 1'd0));
end

assign ap_block_state8_pp0_stage6_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = (((grp_new_dct_1d_1_fu_125_src_blk_n_R & grp_new_dct_1d_1_fu_125_src_blk_n_AR) == 1'b0) & (tmp_reg_216 == 1'd0));
end

assign ap_block_state9_pp0_stage7_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_new_dct_1d_1_fu_125_ap_start = grp_new_dct_1d_1_fu_125_ap_start_reg;

assign grp_new_dct_1d_1_fu_125_src_offset1 = {{tmp_1_fu_168_p1}, {3'd0}};

assign grp_new_dct_1d_2_fu_114_ap_start = grp_new_dct_1d_2_fu_114_ap_start_reg;

assign grp_new_dct_1d_2_fu_114_src_offset = {{tmp_3_fu_193_p1}, {3'd0}};

assign i_1_fu_187_p2 = (ap_phi_mux_i_1_i_phi_fu_106_p4 + 4'd1);

assign i_fu_162_p2 = (ap_phi_mux_i_0_i_phi_fu_94_p4 + 4'd1);

assign tmp_1_fu_168_p1 = i_0_i_reg_90[2:0];

assign tmp_3_fu_193_p1 = i_1_i_reg_102[2:0];

assign tmp_5_fu_181_p2 = ((ap_phi_mux_i_1_i_phi_fu_106_p4 == 4'd8) ? 1'b1 : 1'b0);

assign tmp_fu_156_p2 = ((ap_phi_mux_i_0_i_phi_fu_94_p4 == 4'd8) ? 1'b1 : 1'b0);

endmodule //top_fdct
