{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620905159217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620905159217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 16:55:59 2021 " "Processing started: Thu May 13 16:55:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620905159217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905159217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Elevator_Controller_Systems -c Elevator_Controller_Systems " "Command: quartus_map --read_settings_files=on --write_settings_files=off Elevator_Controller_Systems -c Elevator_Controller_Systems" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905159217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620905160045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620905160045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Elevator_Controller_Systems.v(59) " "Verilog HDL information at Elevator_Controller_Systems.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Elevator_Controller_Systems.v(202) " "Verilog HDL information at Elevator_Controller_Systems.v(202): always construct contains both blocking and non-blocking assignments" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "controller Elevator_Controller_Systems.v(29) " "Verilog Module Declaration warning at Elevator_Controller_Systems.v(29): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"controller\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 29 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new Elevator_Controller_Systems.v(384) " "Verilog HDL Declaration warning at Elevator_Controller_Systems.v(384): \"new\" is SystemVerilog-2005 keyword" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 384 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_controller_systems.v 8 8 " "Found 8 design units, including 8 entities, in source file elevator_controller_systems.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elevator_Controller_Systems " "Found entity 1: Elevator_Controller_Systems" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620905173272 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620905173272 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620905173272 ""} { "Info" "ISGN_ENTITY_NAME" "4 Elevator_Timer_TMR2 " "Found entity 4: Elevator_Timer_TMR2" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620905173272 ""} { "Info" "ISGN_ENTITY_NAME" "5 Door_delay_TMR1 " "Found entity 5: Door_delay_TMR1" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620905173272 ""} { "Info" "ISGN_ENTITY_NAME" "6 clockDivider " "Found entity 6: clockDivider" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620905173272 ""} { "Info" "ISGN_ENTITY_NAME" "7 debounce " "Found entity 7: debounce" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620905173272 ""} { "Info" "ISGN_ENTITY_NAME" "8 tb_Elevator_Controller_Systems " "Found entity 8: tb_Elevator_Controller_Systems" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620905173272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segout Elevator_Controller_Systems.v(15) " "Verilog HDL Implicit Net warning at Elevator_Controller_Systems.v(15): created implicit net for \"segout\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_tmr2 Elevator_Controller_Systems.v(17) " "Verilog HDL Implicit Net warning at Elevator_Controller_Systems.v(17): created implicit net for \"start_tmr2\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_tmr1 Elevator_Controller_Systems.v(17) " "Verilog HDL Implicit Net warning at Elevator_Controller_Systems.v(17): created implicit net for \"start_tmr1\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "expired2 Elevator_Controller_Systems.v(17) " "Verilog HDL Implicit Net warning at Elevator_Controller_Systems.v(17): created implicit net for \"expired2\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "expired1 Elevator_Controller_Systems.v(17) " "Verilog HDL Implicit Net warning at Elevator_Controller_Systems.v(17): created implicit net for \"expired1\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_out Elevator_Controller_Systems.v(20) " "Verilog HDL Implicit Net warning at Elevator_Controller_Systems.v(20): created implicit net for \"clock_out\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst Elevator_Controller_Systems.v(24) " "Verilog HDL Implicit Net warning at Elevator_Controller_Systems.v(24): created implicit net for \"rst\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Elevator_Controller_Systems " "Elaborating entity \"Elevator_Controller_Systems\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620905173312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:I2 " "Elaborating entity \"datapath\" for hierarchy \"datapath:I2\"" {  } { { "Elevator_Controller_Systems.v" "I2" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:I1 " "Elaborating entity \"controller\" for hierarchy \"controller:I1\"" {  } { { "Elevator_Controller_Systems.v" "I1" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173332 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState Elevator_Controller_Systems.v(59) " "Verilog HDL Always Construct warning at Elevator_Controller_Systems.v(59): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_tmr1 Elevator_Controller_Systems.v(59) " "Verilog HDL Always Construct warning at Elevator_Controller_Systems.v(59): inferring latch(es) for variable \"start_tmr1\", which holds its previous value in one or more paths through the always construct" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rest Elevator_Controller_Systems.v(59) " "Verilog HDL Always Construct warning at Elevator_Controller_Systems.v(59): inferring latch(es) for variable \"rest\", which holds its previous value in one or more paths through the always construct" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_tmr2 Elevator_Controller_Systems.v(59) " "Verilog HDL Always Construct warning at Elevator_Controller_Systems.v(59): inferring latch(es) for variable \"start_tmr2\", which holds its previous value in one or more paths through the always construct" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction Elevator_Controller_Systems.v(59) " "Verilog HDL Always Construct warning at Elevator_Controller_Systems.v(59): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segout Elevator_Controller_Systems.v(225) " "Verilog HDL Always Construct warning at Elevator_Controller_Systems.v(225): inferring latch(es) for variable \"segout\", which holds its previous value in one or more paths through the always construct" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[6\] Elevator_Controller_Systems.v(229) " "Inferred latch for \"segout\[6\]\" at Elevator_Controller_Systems.v(229)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[5\] Elevator_Controller_Systems.v(229) " "Inferred latch for \"segout\[5\]\" at Elevator_Controller_Systems.v(229)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[4\] Elevator_Controller_Systems.v(229) " "Inferred latch for \"segout\[4\]\" at Elevator_Controller_Systems.v(229)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[3\] Elevator_Controller_Systems.v(229) " "Inferred latch for \"segout\[3\]\" at Elevator_Controller_Systems.v(229)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[2\] Elevator_Controller_Systems.v(229) " "Inferred latch for \"segout\[2\]\" at Elevator_Controller_Systems.v(229)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[1\] Elevator_Controller_Systems.v(229) " "Inferred latch for \"segout\[1\]\" at Elevator_Controller_Systems.v(229)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[0\] Elevator_Controller_Systems.v(229) " "Inferred latch for \"segout\[0\]\" at Elevator_Controller_Systems.v(229)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction Elevator_Controller_Systems.v(59) " "Inferred latch for \"direction\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_tmr2 Elevator_Controller_Systems.v(59) " "Inferred latch for \"start_tmr2\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest Elevator_Controller_Systems.v(59) " "Inferred latch for \"rest\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_tmr1 Elevator_Controller_Systems.v(59) " "Inferred latch for \"start_tmr1\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.Floor_04_open Elevator_Controller_Systems.v(59) " "Inferred latch for \"NextState.Floor_04_open\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.Floor_04_closed Elevator_Controller_Systems.v(59) " "Inferred latch for \"NextState.Floor_04_closed\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.Floor_03_open Elevator_Controller_Systems.v(59) " "Inferred latch for \"NextState.Floor_03_open\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.Floor_03_closed Elevator_Controller_Systems.v(59) " "Inferred latch for \"NextState.Floor_03_closed\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.Floor_02_open Elevator_Controller_Systems.v(59) " "Inferred latch for \"NextState.Floor_02_open\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.Floor_02_closed Elevator_Controller_Systems.v(59) " "Inferred latch for \"NextState.Floor_02_closed\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.Floor_01_open Elevator_Controller_Systems.v(59) " "Inferred latch for \"NextState.Floor_01_open\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173342 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.Floor_01_closed Elevator_Controller_Systems.v(59) " "Inferred latch for \"NextState.Floor_01_closed\" at Elevator_Controller_Systems.v(59)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905173352 "|Elevator_Controller_Systems|controller:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Door_delay_TMR1 Door_delay_TMR1:TMR1 " "Elaborating entity \"Door_delay_TMR1\" for hierarchy \"Door_delay_TMR1:TMR1\"" {  } { { "Elevator_Controller_Systems.v" "TMR1" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Elevator_Controller_Systems.v(331) " "Verilog HDL assignment warning at Elevator_Controller_Systems.v(331): truncated value with size 32 to match size of target (4)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620905173362 "|Elevator_Controller_Systems|Door_delay_TMR1:TMR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Elevator_Timer_TMR2 Elevator_Timer_TMR2:TMR2 " "Elaborating entity \"Elevator_Timer_TMR2\" for hierarchy \"Elevator_Timer_TMR2:TMR2\"" {  } { { "Elevator_Controller_Systems.v" "TMR2" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Elevator_Controller_Systems.v(294) " "Verilog HDL assignment warning at Elevator_Controller_Systems.v(294): truncated value with size 32 to match size of target (7)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620905173372 "|Elevator_Controller_Systems|Elevator_Timer_TMR2:TMR2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:D2 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:D2\"" {  } { { "Elevator_Controller_Systems.v" "D2" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905173382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Elevator_Controller_Systems.v(363) " "Verilog HDL assignment warning at Elevator_Controller_Systems.v(363): truncated value with size 32 to match size of target (9)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620905173382 "|Elevator_Controller_Systems|clockDivider:D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Elevator_Controller_Systems.v(368) " "Verilog HDL assignment warning at Elevator_Controller_Systems.v(368): truncated value with size 32 to match size of target (9)" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620905173382 "|Elevator_Controller_Systems|clockDivider:D2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620905173892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:I1\|NextState.Floor_01_closed_1797 " "Latch controller:I1\|NextState.Floor_01_closed_1797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Flr3_up " "Ports D and ENA on the latch are fed by the same signal Flr3_up" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620905173902 ""}  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620905173902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:I1\|NextState.Floor_01_open_1677 " "Latch controller:I1\|NextState.Floor_01_open_1677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Flr2_up " "Ports D and ENA on the latch are fed by the same signal Flr2_up" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620905173902 ""}  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620905173902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:I1\|NextState.Floor_02_closed_1557 " "Latch controller:I1\|NextState.Floor_02_closed_1557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Flr4_down " "Ports D and ENA on the latch are fed by the same signal Flr4_down" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620905173902 ""}  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620905173902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:I1\|NextState.Floor_02_open_1437 " "Latch controller:I1\|NextState.Floor_02_open_1437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Flr1_up " "Ports D and ENA on the latch are fed by the same signal Flr1_up" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620905173902 ""}  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620905173902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:I1\|NextState.Floor_03_closed_1317 " "Latch controller:I1\|NextState.Floor_03_closed_1317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:I1\|CurrentState.Floor_04_closed " "Ports D and ENA on the latch are fed by the same signal controller:I1\|CurrentState.Floor_04_closed" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620905173902 ""}  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620905173902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:I1\|NextState.Floor_03_open_1197 " "Latch controller:I1\|NextState.Floor_03_open_1197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Flr1_up " "Ports D and ENA on the latch are fed by the same signal Flr1_up" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620905173902 ""}  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620905173902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:I1\|NextState.Floor_04_closed_1077 " "Latch controller:I1\|NextState.Floor_04_closed_1077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:I1\|CurrentState.Floor_04_open " "Ports D and ENA on the latch are fed by the same signal controller:I1\|CurrentState.Floor_04_open" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620905173902 ""}  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620905173902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:I1\|NextState.Floor_04_open_957 " "Latch controller:I1\|NextState.Floor_04_open_957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Flr1_up " "Ports D and ENA on the latch are fed by the same signal Flr1_up" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620905173902 ""}  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620905173902 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[5\] GND " "Pin \"sevseg\[5\]\" is stuck at GND" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620905173932 "|Elevator_Controller_Systems|sevseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[4\] GND " "Pin \"sevseg\[4\]\" is stuck at GND" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620905173932 "|Elevator_Controller_Systems|sevseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[3\] GND " "Pin \"sevseg\[3\]\" is stuck at GND" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620905173932 "|Elevator_Controller_Systems|sevseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[2\] GND " "Pin \"sevseg\[2\]\" is stuck at GND" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620905173932 "|Elevator_Controller_Systems|sevseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[1\] GND " "Pin \"sevseg\[1\]\" is stuck at GND" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620905173932 "|Elevator_Controller_Systems|sevseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevseg\[0\] GND " "Pin \"sevseg\[0\]\" is stuck at GND" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620905173932 "|Elevator_Controller_Systems|sevseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rest VCC " "Pin \"rest\" is stuck at VCC" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620905173932 "|Elevator_Controller_Systems|rest"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620905173932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620905174002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620905175692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/output_files/Elevator_Controller_Systems.map.smsg " "Generated suppressed messages file G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/output_files/Elevator_Controller_Systems.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905176104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620905177555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620905177555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "Elevator_Controller_Systems.v" "" { Text "G:/6th Semester/HDL/Mini project/Elevator_Controller_Systems/Elevator_Controller_Systems.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620905178106 "|Elevator_Controller_Systems|A"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620905178106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620905178110 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620905178110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620905178110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620905178110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620905178501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 16:56:18 2021 " "Processing ended: Thu May 13 16:56:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620905178501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620905178501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620905178501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620905178501 ""}
