Generating HDL for page 11.10.13.1 LOGIC GATE RING D-ACC at 6/26/2020 12:29:25 PM
Old test bench file ALD_11_10_13_1_LOGIC_GATE_RING_D_ACC_tb.vhdl 50 lines preserved and 0 declaration lines preserved
Processing extension from block at 4B (Database ID=184956) to 4C (Database ID=185779)
Copied connection to extension input pin A to master block at 4B
Copied connection to extension input pin E to master block at 4B
Copied connection to extension input pin P to master block at 4B
Copied connection from extension output pin B to master block at 4B
Copied mapped pin A from extension 4C to master block at 4B
Copied mapped pin E from extension 4C to master block at 4B
Copied mapped pin F from extension 4C to master block at 4B
Copied mapped pin X from extension 4C to master block at 4B
Moved connection from extension 4C pin B to be from master at 4B
Processing extension from block at 1E (Database ID=185788) to 1F (Database ID=185789)
Copied connection from extension output pin H to master block at 1E
Copied connection from extension output pin H to master block at 1E
Copied connection from extension output pin H to master block at 1E
Moved connection from extension 1F pin H to be from master at 1E
Removed 13 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 24 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1G to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1D06
Generating Statement for block at 2A with output pin(s) of OUT_2A_A
	and inputs of OUT_3B_D
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_A
	and logic function of Lamp
Generating Statement for block at 4B with output pin(s) of OUT_4B_F, OUT_4B_B
	and inputs of PS_LOGIC_RING_ON_ADVANCE_1,PS_LOGIC_GATE_C,PS_LOGIC_RING_OFF_ADVANCE_1,MS_LOGIC_GATE_C,MS_PROGRAM_RESET_3
	and logic function of Trigger
Generating Statement for block at 3B with output pin(s) of OUT_3B_D, OUT_3B_D, OUT_3B_D
	and inputs of OUT_4B_F
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_C, OUT_3C_C
	and inputs of OUT_4B_B
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_1C_C
	and inputs of OUT_3B_D
	and logic function of Special
Generating Statement for block at 1E with output pin(s) of OUT_1E_H, OUT_1E_H
	and inputs of OUT_3C_C
	and logic function of Special
Generating Statement for block at 1G with output pin(s) of OUT_1G_G
	and inputs of MS_LOGIC_GATE_C_1,OUT_1E_H
	and logic function of NAND
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_D
	from gate output OUT_3B_D
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_D
	from gate output OUT_3C_C
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_D_1
	from gate output OUT_1C_C
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_D_1
	from gate output OUT_1E_H
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_C_OR_D
	from gate output OUT_1G_G
