// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aesl_mux_load_4_32_x_HH_
#define _aesl_mux_load_4_32_x_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct aesl_mux_load_4_32_x : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_out< sc_lv<32> > empty_9_Addr_A;
    sc_out< sc_logic > empty_9_EN_A;
    sc_out< sc_lv<4> > empty_9_WEN_A;
    sc_out< sc_lv<32> > empty_9_Din_A;
    sc_in< sc_lv<32> > empty_9_Dout_A;
    sc_out< sc_lv<32> > empty_10_Addr_A;
    sc_out< sc_logic > empty_10_EN_A;
    sc_out< sc_lv<4> > empty_10_WEN_A;
    sc_out< sc_lv<32> > empty_10_Din_A;
    sc_in< sc_lv<32> > empty_10_Dout_A;
    sc_out< sc_lv<32> > empty_11_Addr_A;
    sc_out< sc_logic > empty_11_EN_A;
    sc_out< sc_lv<4> > empty_11_WEN_A;
    sc_out< sc_lv<32> > empty_11_Din_A;
    sc_in< sc_lv<32> > empty_11_Dout_A;
    sc_out< sc_lv<32> > empty_12_Addr_A;
    sc_out< sc_logic > empty_12_EN_A;
    sc_out< sc_lv<4> > empty_12_WEN_A;
    sc_out< sc_lv<32> > empty_12_Din_A;
    sc_in< sc_lv<32> > empty_12_Dout_A;
    sc_in< sc_lv<5> > empty_13;
    sc_in< sc_lv<32> > empty_14;
    sc_in< sc_lv<3> > empty;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    aesl_mux_load_4_32_x(sc_module_name name);
    SC_HAS_PROCESS(aesl_mux_load_4_32_x);

    ~aesl_mux_load_4_32_x();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > sel_tmp_fu_126_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_185;
    sc_signal< sc_lv<1> > sel_tmp2_fu_132_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_190;
    sc_signal< sc_lv<1> > sel_tmp4_fu_138_p2;
    sc_signal< sc_lv<1> > sel_tmp4_reg_195;
    sc_signal< sc_lv<64> > tmp_104_fu_118_p1;
    sc_signal< sc_lv<32> > empty_12_Addr_A_orig;
    sc_signal< sc_lv<32> > empty_9_Addr_A_orig;
    sc_signal< sc_lv<32> > empty_10_Addr_A_orig;
    sc_signal< sc_lv<32> > empty_11_Addr_A_orig;
    sc_signal< sc_lv<35> > tmp_fu_110_p3;
    sc_signal< sc_lv<32> > sel_tmp1_fu_144_p3;
    sc_signal< sc_lv<32> > sel_tmp3_fu_151_p3;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_pipeline_idle_pp0;
    sc_signal< sc_logic > ap_pipeline_start_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_done();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_pipeline_idle_pp0();
    void thread_ap_pipeline_start_pp0();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_empty_10_Addr_A();
    void thread_empty_10_Addr_A_orig();
    void thread_empty_10_Din_A();
    void thread_empty_10_EN_A();
    void thread_empty_10_WEN_A();
    void thread_empty_11_Addr_A();
    void thread_empty_11_Addr_A_orig();
    void thread_empty_11_Din_A();
    void thread_empty_11_EN_A();
    void thread_empty_11_WEN_A();
    void thread_empty_12_Addr_A();
    void thread_empty_12_Addr_A_orig();
    void thread_empty_12_Din_A();
    void thread_empty_12_EN_A();
    void thread_empty_12_WEN_A();
    void thread_empty_9_Addr_A();
    void thread_empty_9_Addr_A_orig();
    void thread_empty_9_Din_A();
    void thread_empty_9_EN_A();
    void thread_empty_9_WEN_A();
    void thread_sel_tmp1_fu_144_p3();
    void thread_sel_tmp2_fu_132_p2();
    void thread_sel_tmp3_fu_151_p3();
    void thread_sel_tmp4_fu_138_p2();
    void thread_sel_tmp_fu_126_p2();
    void thread_tmp_104_fu_118_p1();
    void thread_tmp_fu_110_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
