*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/bbialkowski/VDIC/.dvt/lab03.build
    -F /home/student/bbialkowski/VDIC/lab03/tb/tb.f
*** Done analyzing build configuration [18 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/bbialkowski/VDIC/common/fifomult2024.svp ...
Done /home/student/bbialkowski/VDIC/common/fifomult2024.svp [9 ms, 167 lines, SystemVerilog_2012] ...
Loading (2) /home/student/bbialkowski/VDIC/lab03/tb/fifomult2024_tb_pkg.svh ...
Done /home/student/bbialkowski/VDIC/lab03/tb/fifomult2024_tb_pkg.svh [7 ms, 20 lines, SystemVerilog_2012] ...
Loading (3) /home/student/bbialkowski/VDIC/lab03/tb/fifomult2024_bfm.sv ...
Done /home/student/bbialkowski/VDIC/lab03/tb/fifomult2024_bfm.sv [1 ms, 66 lines, SystemVerilog_2012] ...
Loading (4) /home/student/bbialkowski/VDIC/lab03/tb/tpgen.sv ...
Done /home/student/bbialkowski/VDIC/lab03/tb/tpgen.sv [3 ms, 137 lines, SystemVerilog_2012] ...
Loading (5) /home/student/bbialkowski/VDIC/lab03/tb/coverage.sv ...
Done /home/student/bbialkowski/VDIC/lab03/tb/coverage.sv [2 ms, 106 lines, SystemVerilog_2012] ...
Loading (6) /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv ...
Done /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [5 ms, 207 lines, SystemVerilog_2012] ...
Loading (7) /home/student/bbialkowski/VDIC/lab03/tb/top.sv ...
Done /home/student/bbialkowski/VDIC/lab03/tb/top.sv [2 ms, 29 lines, SystemVerilog_2012] ...
*** Done invocation #1 [23 ms] ***
*** Done parsing [LT 8 ms, PT 23.0 ms] ***
*** Total number of lines [732] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [7 total, 7 unique, 0 optimized] ***
*** Done SystemVerilog build [35 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file

*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [209 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'data_in_B' in sequential logic (use non-blocking assignment)
    at line 105 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'parity_B' in sequential logic (use non-blocking assignment)
    at line 106 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'data_in_valid_cntr' in sequential logic (use non-blocking assignment)
    at line 108 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'data_in_A' in sequential logic (use non-blocking assignment)
    at line 111 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'parity_A' in sequential logic (use non-blocking assignment)
    at line 112 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'data_in_valid_cntr' in sequential logic (use non-blocking assignment)
    at line 113 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'data_in_valid_cntr' in sequential logic (use non-blocking assignment)
    at line 118 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [53 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [53 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 56 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'rst_n' is never used
    at line 57 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_in' is never used
    at line 58 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_in_parity' is never used
    at line 59 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_in_valid' is never used
    at line 60 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'busy_out' is never used
    at line 61 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_out' is never used
    at line 62 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_out_parity' is never used
    at line 63 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_out_valid' is never used
    at line 64 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_in_parity_error' is never used
    at line 65 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 1]

*** Warning: SIGNAL_NOT_RESET: Signal 'data_in_B' is not reset
    at line 105 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: SIGNAL_NOT_RESET: Signal 'parity_B' is not reset
    at line 106 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: SIGNAL_NOT_RESET: Signal 'data_in_A' is not reset
    at line 111 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Warning: SIGNAL_NOT_RESET: Signal 'parity_A' is not reset
    at line 112 in /home/student/bbialkowski/VDIC/lab03/tb/scoreboard.sv [compile index 6]

*** Done mixed mode extension build [608 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [663 ms] ***
