{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637350399524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637350399536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 13:33:19 2021 " "Processing started: Fri Nov 19 13:33:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637350399536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637350399536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Temp0 -c Temp0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Temp0 -c Temp0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637350399536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637350400872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637350400872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timertest0.sv 1 1 " "Found 1 design units, including 1 entities, in source file timertest0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timerTest0 " "Found entity 1: timerTest0" {  } { { "timerTest0.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/timerTest0.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637350421799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637350421799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singletimer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file singletimer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singleTimer0 " "Found entity 1: singleTimer0" {  } { { "singleTimer0.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/singleTimer0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637350421811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637350421811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sequence_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_rom " "Found entity 1: sequence_rom" {  } { { "sequence_rom.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/sequence_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637350421819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637350421819 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "timerTest1.sv(52) " "Verilog HDL Event Control warning at timerTest1.sv(52): Event Control contains a complex event expression" {  } { { "timerTest1.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/timerTest1.sv" 52 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1637350421831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timertest1.sv 1 1 " "Found 1 design units, including 1 entities, in source file timertest1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timerTest1 " "Found entity 1: timerTest1" {  } { { "timerTest1.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/timerTest1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637350421831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637350421831 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "timerTest0 timerTest0.sv(65) " "Verilog HDL Parameter Declaration warning at timerTest0.sv(65): Parameter Declaration in module \"timerTest0\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "timerTest0.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/timerTest0.sv" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1637350421831 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "timerTest0 timerTest0.sv(66) " "Verilog HDL Parameter Declaration warning at timerTest0.sv(66): Parameter Declaration in module \"timerTest0\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "timerTest0.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/timerTest0.sv" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1637350421831 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "start timerTest0.sv(73) " "Verilog HDL error at timerTest0.sv(73): can't index object \"start\" with zero packed or unpacked array dimensions" {  } { { "timerTest0.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/timerTest0.sv" 73 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1637350421831 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "start timerTest0.sv(73) " "Verilog HDL Expression error at timerTest0.sv(73): indexed name specifies too many indices for array \"start\"" {  } { { "timerTest0.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE_385/Temp0/timerTest0.sv" 73 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637350421831 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637350421951 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 19 13:33:41 2021 " "Processing ended: Fri Nov 19 13:33:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637350421951 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637350421951 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637350421951 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637350421951 ""}
