/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2022 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      UMC.  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  SRAM_128
 *      Words:          64
 *      Word Width:     128
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        fast
 *      Delays:		min
 *
 *      Creation Date:  2022-12-29 06:51:05Z
 *      Version:        2001Q4V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-12-29 06:51:05Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2022 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 0.000;
	nom_voltage		: 1.980;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.0202;
	k_temp_cell_rise		: 0.0202;
	k_temp_hold_fall                : 0.0202;
	k_temp_hold_rise                : 0.0202;
	k_temp_min_pulse_width_high     : 0.0202;
	k_temp_min_pulse_width_low      : 0.0202;
	k_temp_min_period               : 0.0202;
	k_temp_rise_propagation         : 0.0202;
	k_temp_fall_propagation         : 0.0202;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.0202;
	k_temp_recovery_rise            : 0.0202;
	k_temp_setup_fall               : 0.0202;
	k_temp_setup_rise               : 0.0202;
	k_volt_cell_fall                : -0.51621;
	k_volt_cell_rise                : -0.51621;
	k_volt_hold_fall                : -0.51621;
	k_volt_hold_rise                : -0.51621;
	k_volt_min_pulse_width_high     : -0.51621;
	k_volt_min_pulse_width_low      : -0.51621;
	k_volt_min_period               : -0.51621;
	k_volt_rise_propagation         : -0.51621;
	k_volt_fall_propagation         : -0.51621;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.51621;
	k_volt_recovery_rise            : -0.51621;
	k_volt_setup_fall               : -0.51621;
	k_volt_setup_rise               : -0.51621;
	operating_conditions(fast) {
		process	 : 1;
		temperature	 : 0.000;
		voltage	 : 1.980;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : fast;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(SRAM_128_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(SRAM_128_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(SRAM_128_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(SRAM_128_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (SRAM_128_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 128;
		bit_from : 127;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_128_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 6;
		bit_from : 5;
		bit_to : 0 ;
		downto : true ;
	}
cell(SRAM_128) {
	area		 : 206458.329;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 6;
		word_width : 128;
	}
	bus(Q)	 {
		bus_type : SRAM_128_DATA;
		direction : output;
		max_capacitance : 2.222;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(SRAM_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.930, 0.980, 1.029, 1.125, 1.316", \
			  "0.939, 0.989, 1.038, 1.134, 1.326", \
			  "0.957, 1.008, 1.057, 1.153, 1.344", \
			  "0.995, 1.045, 1.094, 1.190, 1.382", \
			  "1.018, 1.068, 1.117, 1.213, 1.405" \
			)
			}
			rise_transition(SRAM_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.046, 0.200, 0.359, 0.673, 1.300")
			}
			cell_fall(SRAM_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.930, 0.980, 1.029, 1.125, 1.316", \
			  "0.939, 0.989, 1.038, 1.134, 1.326", \
			  "0.957, 1.008, 1.057, 1.153, 1.344", \
			  "0.995, 1.045, 1.094, 1.190, 1.382", \
			  "1.018, 1.068, 1.117, 1.213, 1.405" \
			)
			}
			fall_transition(SRAM_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.023, 0.112, 0.204, 0.385, 0.747")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(SRAM_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.480, 0.538, 0.538, 0.538, 0.538", \
			  "0.518, 0.535, 0.535, 0.535, 0.535", \
			  "0.530, 0.530, 0.530, 0.530, 0.530", \
			  "0.520, 0.520, 0.520, 0.520, 0.520", \
			  "0.514, 0.514, 0.514, 0.514, 0.514" \
			)
                       }
			rise_transition(SRAM_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.046, 0.200, 0.359, 0.673, 1.300")
			}
			cell_fall(SRAM_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.433, 0.480, 0.529, 0.538, 0.538", \
			  "0.471, 0.518, 0.535, 0.535, 0.535", \
			  "0.530, 0.530, 0.530, 0.530, 0.530", \
			  "0.520, 0.520, 0.520, 0.520, 0.520", \
			  "0.514, 0.514, 0.514, 0.514, 0.514" \
			)
			}
			fall_transition(SRAM_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.023, 0.112, 0.204, 0.385, 0.747")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(SRAM_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.480, 0.538, 0.538, 0.538, 0.538", \
			  "0.518, 0.535, 0.535, 0.535, 0.535", \
			  "0.530, 0.530, 0.530, 0.530, 0.530", \
			  "0.520, 0.520, 0.520, 0.520, 0.520", \
			  "0.514, 0.514, 0.514, 0.514, 0.514" \
			)
                       }
			rise_transition(SRAM_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.046, 0.200, 0.359, 0.673, 1.300")
			}
			cell_fall(SRAM_128_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.433, 0.480, 0.529, 0.538, 0.538", \
			  "0.471, 0.518, 0.535, 0.535, 0.535", \
			  "0.530, 0.530, 0.530, 0.530, 0.530", \
			  "0.520, 0.520, 0.520, 0.520, 0.520", \
			  "0.514, 0.514, 0.514, 0.514, 0.514" \
			)
			}
			fall_transition(SRAM_128_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.023, 0.112, 0.204, 0.385, 0.747")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.351
		clock	: true;
		min_pulse_width_low	: 0.093;
		min_pulse_width_high	: 0.058;
		min_period		: 0.888;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(SRAM_128_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(SRAM_128_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("545.786, 545.786")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(SRAM_128_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("617.164, 617.164")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.018;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.265, 0.261, 0.254, 0.355, 0.423", \
			  "0.255, 0.252, 0.245, 0.346, 0.413", \
			  "0.237, 0.233, 0.226, 0.327, 0.395", \
			  "0.199, 0.196, 0.189, 0.290, 0.357", \
			  "0.176, 0.172, 0.165, 0.267, 0.334" \
			)
			}
			fall_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.265, 0.261, 0.254, 0.355, 0.423", \
			  "0.255, 0.252, 0.245, 0.346, 0.413", \
			  "0.237, 0.233, 0.226, 0.327, 0.395", \
			  "0.199, 0.196, 0.189, 0.290, 0.357", \
			  "0.176, 0.172, 0.165, 0.267, 0.334" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.007, 0.016", \
			  "0.000, 0.000, 0.002, 0.016, 0.025", \
			  "0.010, 0.013, 0.020, 0.035, 0.044", \
			  "0.047, 0.050, 0.058, 0.072, 0.081", \
			  "0.070, 0.074, 0.081, 0.096, 0.105" \
			)
				
			}
			fall_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.007, 0.016", \
			  "0.000, 0.000, 0.002, 0.016, 0.025", \
			  "0.010, 0.013, 0.020, 0.035, 0.044", \
			  "0.047, 0.050, 0.058, 0.072, 0.081", \
			  "0.070, 0.074, 0.081, 0.096, 0.105" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.009;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.361, 0.393, 0.456, 0.583, 0.662", \
			  "0.352, 0.384, 0.447, 0.574, 0.653", \
			  "0.333, 0.365, 0.428, 0.555, 0.634", \
			  "0.296, 0.328, 0.391, 0.518, 0.597", \
			  "0.273, 0.305, 0.368, 0.494, 0.574" \
			)
			}
			fall_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.361, 0.393, 0.456, 0.583, 0.662", \
			  "0.352, 0.384, 0.447, 0.574, 0.653", \
			  "0.333, 0.365, 0.428, 0.555, 0.634", \
			  "0.296, 0.328, 0.391, 0.518, 0.597", \
			  "0.273, 0.305, 0.368, 0.494, 0.574" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.031, 0.000, 0.000, 0.000, 0.000", \
			  "0.055, 0.023, 0.000, 0.000, 0.000" \
			)
			}
			fall_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.031, 0.000, 0.000, 0.000, 0.000", \
			  "0.055, 0.023, 0.000, 0.000, 0.000" \
			)
	}	}	}

	bus(A)  {
		bus_type : SRAM_128_ADDRESS;
		direction : input;
		capacitance : 0.043;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.182, 0.183, 0.233, 0.335, 0.398", \
			  "0.172, 0.173, 0.224, 0.325, 0.389", \
			  "0.154, 0.155, 0.205, 0.307, 0.370", \
			  "0.116, 0.118, 0.168, 0.269, 0.333", \
			  "0.093, 0.094, 0.145, 0.246, 0.309" \
			)
			}
			fall_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.182, 0.183, 0.233, 0.335, 0.398", \
			  "0.172, 0.173, 0.224, 0.325, 0.389", \
			  "0.154, 0.155, 0.205, 0.307, 0.370", \
			  "0.116, 0.118, 0.168, 0.269, 0.333", \
			  "0.093, 0.094, 0.145, 0.246, 0.309" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.043, 0.052, 0.069, 0.103, 0.124", \
			  "0.052, 0.061, 0.078, 0.112, 0.134", \
			  "0.071, 0.080, 0.097, 0.131, 0.152", \
			  "0.108, 0.117, 0.134, 0.168, 0.190", \
			  "0.132, 0.140, 0.157, 0.192, 0.213" \
			)
			}
			fall_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.043, 0.052, 0.069, 0.103, 0.124", \
			  "0.052, 0.061, 0.078, 0.112, 0.134", \
			  "0.071, 0.080, 0.097, 0.131, 0.152", \
			  "0.108, 0.117, 0.134, 0.168, 0.190", \
			  "0.132, 0.140, 0.157, 0.192, 0.213" \
			)
	}	}	}
	bus(D)	 {
		bus_type : SRAM_128_DATA;
		direction : input;
		capacitance : 0.006;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.131, 0.141, 0.242, 0.444, 0.570", \
			  "0.121, 0.132, 0.233, 0.435, 0.561", \
			  "0.103, 0.113, 0.214, 0.416, 0.542", \
			  "0.065, 0.076, 0.177, 0.379, 0.505", \
			  "0.042, 0.052, 0.153, 0.355, 0.482" \
			)
			}
			fall_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.131, 0.141, 0.242, 0.444, 0.570", \
			  "0.121, 0.132, 0.233, 0.435, 0.561", \
			  "0.103, 0.113, 0.214, 0.416, 0.542", \
			  "0.065, 0.076, 0.177, 0.379, 0.505", \
			  "0.042, 0.052, 0.153, 0.355, 0.482" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.037, 0.073", \
			  "0.000, 0.000, 0.000, 0.046, 0.082", \
			  "0.018, 0.000, 0.007, 0.065, 0.101", \
			  "0.056, 0.016, 0.044, 0.102, 0.138", \
			  "0.079, 0.039, 0.068, 0.125, 0.161" \
			)
			}
			fall_constraint(SRAM_128_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.037, 0.073", \
			  "0.000, 0.000, 0.000, 0.046, 0.082", \
			  "0.018, 0.000, 0.007, 0.065, 0.101", \
			  "0.056, 0.016, 0.044, 0.102, 0.138", \
			  "0.079, 0.039, 0.068, 0.125, 0.161" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
