[{"DBLP title": "On Detecting Transition Faults in the Presence of Clock Delay Faults.", "DBLP authors": ["Yoshinobu Higami", "Hiroshi Takahashi", "Shin-ya Kobayashi", "Kewal K. Saluja"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.33", "OA papers": [{"PaperId": "https://openalex.org/W1998923698", "PaperTitle": "On Detecting Transition Faults in the Presence of Clock Delay Faults", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ehime University": 3.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Yoshinobu Higami", "Hiroshi Takahashi", "Shinya Kobayashi", "Kewal K. Saluja"]}]}, {"DBLP title": "Testing of Clock-Domain Crossing Faults in Multi-core System-on-Chip.", "DBLP authors": ["Naghmeh Karimi", "Zhiqiu Kong", "Krishnendu Chakrabarty", "Pallav Gupta", "Srinivas Patil"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.68", "OA papers": [{"PaperId": "https://openalex.org/W2014501931", "PaperTitle": "Testing of Clock-Domain Crossing Faults in Multi-core System-on-Chip", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Duke University": 3.0, "Intel (United States)": 2.0}, "Authors": ["Naghmeh Karimi", "Zhiqiu Kong", "Krishnendu Chakrabarty", "Pallav Gupta", "Srinivas Patil"]}]}, {"DBLP title": "On-Chip Programmable Dual-Capture for Double Data Rate Interface Timing Test.", "DBLP authors": ["Hyunjin Kim", "Jacob A. Abraham"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.31", "OA papers": [{"PaperId": "https://openalex.org/W1987851497", "PaperTitle": "On-Chip Programmable Dual-Capture for Double Data Rate Interface Timing Test", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Hyun-Jin Kim", "Jacob A. Abraham"]}]}, {"DBLP title": "Time Domain Characterization and Test of High Speed Signals Using Incoherent Sub-sampling.", "DBLP authors": ["Debesh Bhatta", "Joshua W. Wells", "Abhijit Chatterjee"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.77", "OA papers": [{"PaperId": "https://openalex.org/W1981305193", "PaperTitle": "Time Domain Characterization and Test of High Speed Signals Using Incoherent Sub-sampling", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Debesh Bhatta", "Joshua J. Wells", "Abhijit Chatterjee"]}]}, {"DBLP title": "Temperature Dependent Test Scheduling for Multi-core System-on-Chip.", "DBLP authors": ["Chunhua Yao", "Kewal K. Saluja", "Parameswaran Ramanathan"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.26", "OA papers": [{"PaperId": "https://openalex.org/W2052772616", "PaperTitle": "Temperature Dependent Test Scheduling for Multi-core System-on-Chip", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Marvell (United States)": 1.0, "University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Chunhua Yao", "Kewal K. Saluja", "Parameswaran Ramanathan"]}]}, {"DBLP title": "Test Scheduling for Multicore SoCs with Dynamic Voltage Scaling and Multiple Voltage Islands.", "DBLP authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Arvind Jain", "Rubin A. Parekhji"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.53", "OA papers": [{"PaperId": "https://openalex.org/W2090685656", "PaperTitle": "Test Scheduling for Multicore SoCs with Dynamic Voltage Scaling and Multiple Voltage Islands", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Ioannina": 1.0, "Duke University": 1.0, "Texas Instruments (India)": 2.0}, "Authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Arvind K. Jain", "Rubin A. Parekhji"]}]}, {"DBLP title": "Selective Test Response Collection for Low-Power Scan Testing with Well-Compressed Test Data.", "DBLP authors": ["Dong Xiang", "Zhen Chen"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.74", "OA papers": [{"PaperId": "https://openalex.org/W1969619861", "PaperTitle": "Selective Test Response Collection for Low-Power Scan Testing with Well-Compressed Test Data", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Dong Xiang", "Zhen Chen"]}]}, {"DBLP title": "Low Power Test-Compression for High Test-Quality and Low Test-Data Volume.", "DBLP authors": ["Vasileios Tenentes", "Xrysovalantis Kavousianos"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.75", "OA papers": [{"PaperId": "https://openalex.org/W1995014858", "PaperTitle": "Low Power Test-Compression for High Test-Quality and Low Test-Data Volume", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Ioannina": 2.0}, "Authors": ["Vasileios Tenentes", "Xrysovalantis Kavousianos"]}]}, {"DBLP title": "Multi-cycle Test with Partial Observation on Scan-Based BIST Structure.", "DBLP authors": ["Yasuo Sato", "Hisato Yamaguchi", "Makoto Matsuzono", "Seiji Kajihara"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.34", "OA papers": [{"PaperId": "https://openalex.org/W1999079003", "PaperTitle": "Multi-cycle Test with Partial Observation on Scan-Based BIST Structure", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Kyushu Institute of Technology": 2.0, "Japan Science and Technology Agency": 2.0}, "Authors": ["Yasuo Sato", "Hisato Yamaguchi", "Mai Matsuzono", "Seiji Kajihara"]}]}, {"DBLP title": "SSTKR: Secure and Testable Scan Design through Test Key Randomization.", "DBLP authors": ["Mohammed Abdul Razzaq", "Virendra Singh", "Adit D. Singh"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.85", "OA papers": [{"PaperId": "https://openalex.org/W1978060422", "PaperTitle": "SSTKR: Secure and Testable Scan Design through Test Key Randomization", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "Auburn University": 1.0}, "Authors": ["Mohammed Jalal Abdul Razzaq", "Virendra Singh", "Adit D. Singh"]}]}, {"DBLP title": "An Innovative Methodology for Scan Chain Insertion and Analysis at RTL.", "DBLP authors": ["Lilia Zaourar", "Yann Kieffer", "Chouki Aktouf"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.20", "OA papers": [{"PaperId": "https://openalex.org/W2098213212", "PaperTitle": "An Innovative Methodology for Scan Chain Insertion and Analysis at RTL", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sorbonne University": 1.0, "Grenoble Institute of Technology": 0.5, "Laboratoire des Sciences pour la Conception, l'Optimisation et la Production": 0.5, "Amplitude Technologies (France)": 1.0}, "Authors": ["Lilia Zaourar", "Yann Kieffer", "Chouki Aktouf"]}]}, {"DBLP title": "Adaptation of Standard RT Level BIST Architectures for System Level Communication Testing.", "DBLP authors": ["Nastaran Nemati", "Zainalabedin Navabi"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.103", "OA papers": [{"PaperId": "https://openalex.org/W2052534034", "PaperTitle": "Adaptation of Standard RT Level BIST Architectures for System Level Communication Testing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Nastaran Nemati", "Zainalabedin Navabi"]}]}, {"DBLP title": "Rewind-Support for Peak Capture Power Reduction in Launch-Off-Shift Testing.", "DBLP authors": ["Ozgur Sinanoglu"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.18", "OA papers": [{"PaperId": "https://openalex.org/W2051987883", "PaperTitle": "Rewind-Support for Peak Capture Power Reduction in Launch-Off-Shift Testing", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Computer Engineering Department, New York University, Abu Dhabi, UAE": 1.0}, "Authors": ["Ozgur Sinanoglu"]}]}, {"DBLP title": "Low Power Decompressor and PRPG with Constant Value Broadcast.", "DBLP authors": ["Michal Filipek", "Yoshiaki Fukui", "Hiroyuki Iwata", "Grzegorz Mrugalski", "Janusz Rajski", "Masahiro Takakura", "Jerzy Tyszer"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.47", "OA papers": [{"PaperId": "https://openalex.org/W2016291259", "PaperTitle": "Low Power Decompressor and PRPG with Constant Value Broadcast", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Mentor Technologies": 6.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Michal Filipek", "Yoshiaki Fukui", "Hiroyuki Iwata", "Grzegorz Mrugalski", "Janusz Rajski", "Masahiro Takakura", "Jerzy Tyszer"]}]}, {"DBLP title": "Effective Launch-to-Capture Power Reduction for LOS Scheme with Adjacent-Probability-Based X-Filling.", "DBLP authors": ["Kohei Miyase", "Y. Uchinodan", "Kazunari Enokimoto", "Yuta Yamato", "Xiaoqing Wen", "Seiji Kajihara", "Fangmei Wu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Arnaud Virazel"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.35", "OA papers": [{"PaperId": "https://openalex.org/W2036707538", "PaperTitle": "Effective Launch-to-Capture Power Reduction for LOS Scheme with Adjacent-Probability-Based X-Filling", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Kyushu Institute of Technology": 5.0, "Nara Institute of Science and Technology": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0}, "Authors": ["Kohei Miyase", "Y. Uchinodan", "K. Enokimoto", "Yuta Yamato", "XiangYang Wen", "Seiji Kajihara", "Felix F. Wu", "Luigi Dilillo", "Alessio Bosio", "Patrick Girard", "Arnaud Virazel"]}]}, {"DBLP title": "Virtual Circuit Model for Low Power Scan Testing in Linear Decompressor-Based Compression Environment.", "DBLP authors": ["Zhen Chen", "Jia Li", "Dong Xiang", "Yu Huang"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.62", "OA papers": [{"PaperId": "https://openalex.org/W2085846124", "PaperTitle": "Virtual Circuit Model for Low Power Scan Testing in Linear Decompressor-Based Compression Environment", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 2.0, "Institute of Microelectronics": 0.5, "Chinese Academy of Sciences": 0.5, "Mentor Technologies": 1.0}, "Authors": ["Zhen Chen", "Jia Li", "Dong Xiang", "Yu Huang"]}]}, {"DBLP title": "Test Pattern Selection for Defect-Aware Test.", "DBLP authors": ["Yoshinobu Higami", "Hiroshi Furutani", "Takao Sakai", "Shuichi Kameyama", "Hiroshi Takahashi"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.24", "OA papers": [{"PaperId": "https://openalex.org/W2095734407", "PaperTitle": "Test Pattern Selection for Defect-Aware Test", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ehime University": 5.0}, "Authors": ["Yoshinobu Higami", "Hiroshi Furutani", "Takao Sakai", "Shuichi Kameyama", "Hiroshi Takahashi"]}]}, {"DBLP title": "Efficient SAT-Based Search for Longest Sensitisable Paths.", "DBLP authors": ["Matthias Sauer", "Jie Jiang", "Alejandro Czutro", "Ilia Polian", "Bernd Becker"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.43", "OA papers": [{"PaperId": "https://openalex.org/W2009778415", "PaperTitle": "Efficient SAT-Based Search for Longest Sensitisable Paths", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Freiburg": 3.0, "University of Passau": 2.0}, "Authors": ["Matthias Sauer", "Jie Jiang", "Alexander Czutro", "Ilia Polian", "Bernd Becker"]}]}, {"DBLP title": "Mapping Transaction Level Faults to Stuck-At Faults in Communication Hardware.", "DBLP authors": ["Fatemeh Javaheri", "Majid Namaki-Shoushtari", "Parastoo Kamranfar", "Zainalabedin Navabi"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.94", "OA papers": [{"PaperId": "https://openalex.org/W2039396363", "PaperTitle": "Mapping Transaction Level Faults to Stuck-At Faults in Communication Hardware", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Tehran": 3.0, "Islamic Azad University, Tehran": 1.0}, "Authors": ["F. Javaheri", "Majid Namaki-Shoushtari", "Parastoo Kamranfar", "Zainalabedin Navabi"]}]}, {"DBLP title": "On Generation of 1-Detect TDF Pattern Set with Significantly Increased SDD Coverage.", "DBLP authors": ["Fang Bao", "Ke Peng", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.10", "OA papers": [{"PaperId": "https://openalex.org/W2003454953", "PaperTitle": "On Generation of 1-Detect TDF Pattern Set with Significantly Increased SDD Coverage", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Connecticut": 2.0, "Freescale Semiconductor, India": 1.0, "Duke University": 1.0}, "Authors": ["Fang Bao", "Ke Peng", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Yield-per-Area Optimization for 6T-SRAMs Using an Integrated Approach to Exploit Spares and ECC to Efficiently Combat High Defect and Soft-Error Rates.", "DBLP authors": ["Jae Chul Cha", "Sandeep K. Gupta"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.71", "OA papers": [{"PaperId": "https://openalex.org/W1965655201", "PaperTitle": "Yield-per-Area Optimization for 6T-SRAMs Using an Integrated Approach to Exploit Spares and ECC to Efficiently Combat High Defect and Soft-Error Rates", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Samsung (South Korea)": 1.0, "University of southern california, CA, USA": 1.0}, "Authors": ["Jae Chul Cha", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "A Hybrid Fault Tolerant Architecture for Robustness Improvement of Digital Circuits.", "DBLP authors": ["D. A. Tran", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Hans-Joachim Wunderlich"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.89", "OA papers": [{"PaperId": "https://openalex.org/W2045845641", "PaperTitle": "A Hybrid Fault Tolerant Architecture for Robustness Improvement of Digital Circuits", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Montpellier": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "Inst. fur Tech. Inf., Stuttgart, Germany": 1.0}, "Authors": ["D. T. Tran", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Heiko Wunderlich"]}]}, {"DBLP title": "A New Architecture to Cross-Fertilize On-Line and Manufacturing Testing.", "DBLP authors": ["Paolo Bernardi", "Matteo Sonza Reorda"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.42", "OA papers": [{"PaperId": "https://openalex.org/W2094295517", "PaperTitle": "A New Architecture to Cross-Fertilize On-Line and Manufacturing Testing", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Paolo Bernardi", "M. Sonza Reorda"]}]}, {"DBLP title": "Online Test Macro Scheduling and Assignment in MPSoC Design.", "DBLP authors": ["Behnam Khodabandeloo", "Seyyed Alireza Hoseini", "Sajjad Taheri", "Mohammad Hashem Haghbayan", "Mahmood Reza Babaei", "Zainalabedin Navabi"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.95", "OA papers": [{"PaperId": "https://openalex.org/W2161627165", "PaperTitle": "Online Test Macro Scheduling and Assignment in MPSoC Design", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Tehran": 6.0}, "Authors": ["B. Khodabandeloo", "S. A. Hoseini", "Shahrad Taheri", "Mohammad-Hashem Haghbayan", "M.R. Babaei", "Zainalabedin Navabi"]}]}, {"DBLP title": "Distributed Comparison Test Driven Multiprocessor Speed-Tuning: Targeting Performance Gains under Extreme Process Variations.", "DBLP authors": ["Jayaram Natarajan", "Joshua W. Wells", "Abhijit Chatterjee", "Adit D. Singh"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.84", "OA papers": [{"PaperId": "https://openalex.org/W2028994551", "PaperTitle": "Distributed Comparison Test Driven Multiprocessor Speed-Tuning: Targeting Performance Gains under Extreme Process Variations", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0, "Auburn University": 1.0}, "Authors": ["Jayaram Natarajan", "Joshua J. Wells", "Abhijit Chatterjee", "Adit D. Singh"]}]}, {"DBLP title": "An Online Mechanism to Verify Datapath Execution Using Existing Resources in Chip Multiprocessors.", "DBLP authors": ["Rance Rodrigues", "Sandip Kundu"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.82", "OA papers": [{"PaperId": "https://openalex.org/W2102040260", "PaperTitle": "An Online Mechanism to Verify Datapath Execution Using Existing Resources in Chip Multiprocessors", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Rance Rodrigues", "Sandip Kundu"]}]}, {"DBLP title": "An Efficient 2-Phase Strategy to Achieve High Branch Coverage.", "DBLP authors": ["Sarvesh Prabhu", "Michael S. Hsiao", "Saparya Krishnamoorthy", "Loganathan Lingappan", "Vijay Gangaram", "Jim Grundy"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.83", "OA papers": [{"PaperId": "https://openalex.org/W2096183906", "PaperTitle": "An Efficient 2-Phase Strategy to Achieve High Branch Coverage", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Virginia Tech": 2.0, "Intel (United States)": 4.0}, "Authors": ["Sarvesh Prabhu", "Michael Hsiao", "Saparya Krishnamoorthy", "Loganathan Lingappan", "Vijay Gangaram", "Jim Grundy"]}]}, {"DBLP title": "Soft Error Recovery Technique for Multiprocessor SOPC.", "DBLP authors": ["Uros Legat", "Anton Biasizzo", "Franc Novak"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.22", "OA papers": [{"PaperId": "https://openalex.org/W1967382492", "PaperTitle": "Soft Error Recovery Technique for Multiprocessor SOPC", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Jo\u017eef Stefan Institute": 3.0}, "Authors": ["Uros Legat", "Anton Biasizzo", "Franc Novak"]}]}, {"DBLP title": "Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC.", "DBLP authors": ["Yuanqing Cheng", "Lei Zhang", "Yinhe Han", "Jun Liu", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.40", "OA papers": [{"PaperId": "https://openalex.org/W2043004448", "PaperTitle": "Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China": 5.0}, "Authors": ["Yuanqing Cheng", "Lei Zhang", "Yinhe Han", "Jun Liu", "Xiaowei Li"]}]}, {"DBLP title": "Identification of Defective TSVs in Pre-Bond Testing of 3D ICs.", "DBLP authors": ["Brandon Noia", "Krishnendu Chakrabarty"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.57", "OA papers": [{"PaperId": "https://openalex.org/W2082046960", "PaperTitle": "Identification of Defective TSVs in Pre-Bond Testing of 3D ICs", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Duke University": 2.0}, "Authors": ["Brandon Noia", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A Unified Interconnects Testing Scheme for 3D Integrated Circuits.", "DBLP authors": ["Chih-Yun Pai", "Ruei-Ting Gu", "Bo-Chuan Cheng", "Liang-Bi Chen", "Katherine Shu-Min Li"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.38", "OA papers": [{"PaperId": "https://openalex.org/W2075403904", "PaperTitle": "A Unified Interconnects Testing Scheme for 3D Integrated Circuits", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Sun Yat-sen University": 4.5, "Industrial Technology Research Institute": 0.5}, "Authors": ["Chih-Yun Pai", "Ruei-Ting Cu", "Bo-Chuan Cheng", "Liang-Bi Chen", "Katherine Shu-Min Li"]}]}, {"DBLP title": "Cost-Effective TSV Grouping for Yield Improvement of 3D-ICs.", "DBLP authors": ["Yi Zhao", "S. Saqib Khursheed", "Bashir M. Al-Hashimi"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.37", "OA papers": [{"PaperId": "https://openalex.org/W2168584827", "PaperTitle": "Cost-Effective TSV Grouping for Yield Improvement of 3D-ICs", "Year": 2011, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Yi Zhao", "Saqib Khursheed", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Improved Fault Diagnosis for Reversible Circuits.", "DBLP authors": ["Hongyan Zhang", "Robert Wille", "Rolf Drechsler"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.29", "OA papers": [{"PaperId": "https://openalex.org/W1977839175", "PaperTitle": "Improved Fault Diagnosis for Reversible Circuits", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Hongyan Zhang", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Embedded Test for Highly Accurate Defect Localization.", "DBLP authors": ["Abdullah Mumtaz", "Michael E. Imhof", "Stefan Holst", "Hans-Joachim Wunderlich"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.60", "OA papers": [{"PaperId": "https://openalex.org/W1998440059", "PaperTitle": "Embedded Test for Highly Accurate Defect Localization", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Stuttgart": 4.0}, "Authors": ["Abdullah Mumtaz", "Michael A. Imhof", "Stefan Holst", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "On Using Design Partitioning to Reduce Diagnosis Memory Footprint.", "DBLP authors": ["Xiaoxin Fan", "Huaxing Tang", "Sudhakar M. Reddy", "Wu-Tung Cheng", "Brady Benware"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.45", "OA papers": [{"PaperId": "https://openalex.org/W2092750859", "PaperTitle": "On Using Design Partitioning to Reduce Diagnosis Memory Footprint", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Iowa": 2.0, "MENTOR GRAPHICS, Wilsonville, OR, USA": 3.0}, "Authors": ["Xiaoxin Fan", "Huaxing Tang", "Sudhakar M. Reddy", "Wu-Tung Cheng", "Brady Benware"]}]}, {"DBLP title": "Exploring Impact of Faults on Branch Predictors' Power for Diagnosis of Faulty Module.", "DBLP authors": ["Gunjan Bhattacharya", "Ilora Maity", "Biplab K. Sikdar", "Baisakhi Das"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.41", "OA papers": [{"PaperId": "https://openalex.org/W2126022966", "PaperTitle": "Exploring Impact of Faults on Branch Predictors' Power for Diagnosis of Faulty Module", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 3.0, "Dept. of Inf. Technol., Gurunanak Inst. of Technol., Kolkata, India": 1.0}, "Authors": ["Gunjan Bhattacharya", "Ilora Maity", "Biplab Sikdar", "Baisakhi Das"]}]}, {"DBLP title": "Post-Silicon Timing Validation Method Using Path Delay Measurements.", "DBLP authors": ["Eun Jung Jang", "Jaeyong Chung", "Anne E. Gattiker", "Sani R. Nassif", "Jacob A. Abraham"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.32", "OA papers": [{"PaperId": "https://openalex.org/W2057004185", "PaperTitle": "Post-Silicon Timing Validation Method Using Path Delay Measurements", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Austin": 3.0, "IBM Research - Austin": 2.0}, "Authors": ["Eun Sun Jang", "Jaeyong Chung", "Anne E. Gattiker", "Sani R. Nassif", "Jacob A. Abraham"]}]}, {"DBLP title": "Backward Reasoning with Formal Properties: A Methodology for Bug Isolation on Simulation Traces.", "DBLP authors": ["Anvesh Komuravelli", "Srobona Mitra", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.54", "OA papers": [{"PaperId": "https://openalex.org/W2114124929", "PaperTitle": "Backward Reasoning with Formal Properties: A Methodology for Bug Isolation on Simulation Traces", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Indian Statistical Institute": 1.0}, "Authors": ["Anvesh Komuravelli", "Srobona Mitra", "Ansuman Banerjee", "Pallab Dasgupta"]}]}, {"DBLP title": "Design of a Test Processor for Asynchronous Chip Test.", "DBLP authors": ["Steffen Zeidler", "Christoph Wolf", "Milos Krstic", "Frank Vater", "Rolf Kraemer"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.17", "OA papers": [{"PaperId": "https://openalex.org/W2020355098", "PaperTitle": "Design of a Test Processor for Asynchronous Chip Test", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Innovations for High Performance Microelectronics": 5.0}, "Authors": ["Steffen Zeidler", "Christoph Wolf", "Milos Krstic", "Frank Vater", "Rolf Kraemer"]}]}, {"DBLP title": "On Generating Vectors for Accurate Post-Silicon Delay Characterization.", "DBLP authors": ["Prasanjeet Das", "Sandeep K. Gupta"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.39", "OA papers": [{"PaperId": "https://openalex.org/W2036326004", "PaperTitle": "On Generating Vectors for Accurate Post-Silicon Delay Characterization", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Southern California": 1.0, "Engineering Systems (United States)": 1.0}, "Authors": ["Prasanjeet Das", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Predicting Scan Compression IP Configurations for Better QoR.", "DBLP authors": ["Jyotirmoy Saikia", "Pramod Notiyath", "Santosh Kulkarni", "Ashok Anbalan", "Rajesh Uppuluri", "Tammy Fernandes", "Parthajit Bhattacharya", "Rohit Kapur"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.30", "OA papers": [{"PaperId": "https://openalex.org/W2026023023", "PaperTitle": "Predicting Scan Compression IP Configurations for Better QoR", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (Switzerland)": 7.0, "Synopsys (United States)": 1.0}, "Authors": ["Jyotirmoy Saikia", "Pramod Notiyath", "Santosh Kulkarni", "Ashok Anbalan", "Rajesh Uppuluri", "Tammy Fernandes", "Parthajit Bhattacharya", "Rohit Kapur"]}]}, {"DBLP title": "Low Test Data Volume Low Power At-Speed Delay Tests Using Clock-Gating.", "DBLP authors": ["Elham K. Moghaddam", "Janusz Rajski", "Sudhakar M. Reddy", "Jakub Janicki"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.46", "OA papers": [{"PaperId": "https://openalex.org/W2022248205", "PaperTitle": "Low Test Data Volume Low Power At-Speed Delay Tests Using Clock-Gating", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Iowa": 2.0, "Mentor Graphics Corporation , Wilsonville, OR, USA": 1.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Elham Moghaddam", "Janusz Rajski", "Sudhakar M. Reddy", "Jakub Janicki"]}]}, {"DBLP title": "Test Compression Based on Lossy Image Encoding.", "DBLP authors": ["Hideyuki Ichihara", "Yuka Iwamoto", "Yuki Yoshikawa", "Tomoo Inoue"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.59", "OA papers": [{"PaperId": "https://openalex.org/W2043872664", "PaperTitle": "Test Compression Based on Lossy Image Encoding", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hiroshima City University": 3.5, "National Institute of Technology, Kure College": 0.5}, "Authors": ["Hideyuki Ichihara", "Yuka Iwamoto", "Yuki Yoshikawa", "Tomoo Inoue"]}]}, {"DBLP title": "Multiscan-based Test Data Compression Using UBI Dictionary and Bitmask.", "DBLP authors": ["Yang Yu", "Gang Xi", "Liyan Qiao"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.69", "OA papers": [{"PaperId": "https://openalex.org/W1993776381", "PaperTitle": "Multiscan-based Test Data Compression Using UBI Dictionary and Bitmask", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Harbin Institute of Technology": 3.0}, "Authors": ["Yang Yu", "Gang Xi", "Liyan Qiao"]}]}, {"DBLP title": "Diagnostic Test of Robust Circuits.", "DBLP authors": ["Alejandro Cook", "Sybille Hellebrand", "Thomas Indlekofer", "Hans-Joachim Wunderlich"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.55", "OA papers": [{"PaperId": "https://openalex.org/W2089697104", "PaperTitle": "Diagnostic Test of Robust Circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Stuttgart": 2.0, "Paderborn University": 2.0}, "Authors": ["Alejandro Cook", "Sybille Hellebrand", "Thomas Indlekofer", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "An Accurate Timing-Aware Diagnosis Algorithm for Multiple Small Delay Defects.", "DBLP authors": ["Po-Juei Chen", "Wei-Li Hsu", "James Chien-Mo Li", "Nan-Hsin Tseng", "Kuo-Yin Chen", "Wei-pin Changchien", "Charles C. C. Liu"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.23", "OA papers": [{"PaperId": "https://openalex.org/W1984478469", "PaperTitle": "An Accurate Timing-Aware Diagnosis Algorithm for Multiple Small Delay Defects", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 3.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 4.0}, "Authors": ["Po-Juei Chen", "Wei-Li Hsu", "James T. Li", "Nan-Hsin Tseng", "Kuo-Yin Chen", "Wei-Pin Changchien", "Charles Y. Liu"]}]}, {"DBLP title": "Diagnosis of Multiple Scan-Chain Faults in the Presence of System Logic Defects.", "DBLP authors": ["Zhen Chen", "Sharad C. Seth", "Dong Xiang", "Bhargab B. Bhattacharya"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.61", "OA papers": [{"PaperId": "https://openalex.org/W1986618195", "PaperTitle": "Diagnosis of Multiple Scan-Chain Faults in the Presence of System Logic Defects", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tsinghua University": 2.0, "University of Nebraska\u2013Lincoln": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Zhen Chen", "Sharad C. Seth", "Dong Xiang", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Diagnosing Multiple Slow Gates for Performance Tuning in the Face of Extreme Process Variations.", "DBLP authors": ["Xi Qian", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.73", "OA papers": [{"PaperId": "https://openalex.org/W1986235851", "PaperTitle": "Diagnosing Multiple Slow Gates for Performance Tuning in the Face of Extreme Process Variations", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Auburn University": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Xi Qian", "Adit D. Singh", "Abhijit Chatterjee"]}]}, {"DBLP title": "A Process Monitor Based Speed Binning and Die Matching Algorithm.", "DBLP authors": ["Sreejit Chakravarty"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.96", "OA papers": [{"PaperId": "https://openalex.org/W2041366709", "PaperTitle": "A Process Monitor Based Speed Binning and Die Matching Algorithm", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"LSI Corporation, Milpitas, CA, USA": 1.0}, "Authors": ["Sreejit Chakravarty"]}]}, {"DBLP title": "Optimized Test Error Detection by Probabilistic Retest Recommendation Models.", "DBLP authors": ["Matthias Kirmse", "Uwe Petersohn", "Elief Paffrath"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.11", "OA papers": [{"PaperId": "https://openalex.org/W2048260684", "PaperTitle": "Optimized Test Error Detection by Probabilistic Retest Recommendation Models", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Dresden": 3.0}, "Authors": ["Matthias Kirmse", "Uwe Petersohn", "Elief Paffrath"]}]}, {"DBLP title": "Adaptive Test Framework for Achieving Target Test Quality at Minimal Cost.", "DBLP authors": ["Baris Arslan", "Alex Orailoglu"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.91", "OA papers": [{"PaperId": "https://openalex.org/W2056093187", "PaperTitle": "Adaptive Test Framework for Achieving Target Test Quality at Minimal Cost", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Baris Arslan", "Alex Orailoglu"]}]}, {"DBLP title": "A Fault Criticality Evaluation Framework of Digital Systems for Error Tolerant Video Applications.", "DBLP authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.72", "OA papers": [{"PaperId": "https://openalex.org/W2056616238", "PaperTitle": "A Fault Criticality Evaluation Framework of Digital Systems for Error Tolerant Video Applications", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China": 3.0}, "Authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Efficient Use of Unused Spare Columns to Improve Memory Error Correcting Rate.", "DBLP authors": ["Umair Ishaq", "Jihun Jung", "Jaehoon Song", "Sungju Park"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.28", "OA papers": [{"PaperId": "https://openalex.org/W2042814481", "PaperTitle": "Efficient Use of Unused Spare Columns to Improve Memory Error Correcting Rate", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hanyang University": 4.0}, "Authors": ["Umair Ishaq", "Jihun Jung", "Jae-Hoon Song", "Sungju Park"]}]}, {"DBLP title": "New Fault Detection Algorithm for Multi-level Cell Flash Memroies.", "DBLP authors": ["Jaewon Cha", "Ilwoong Kim", "Sungho Kang"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.13", "OA papers": [{"PaperId": "https://openalex.org/W2098167309", "PaperTitle": "New Fault Detection Algorithm for Multi-level Cell Flash Memroies", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Jaewon Cha", "Ilwoong Kim", "Sungho Kang"]}]}, {"DBLP title": "A New Test Paradigm for Semiconductor Memories in the Nano-Era.", "DBLP authors": ["Said Hamdioui", "Venkataraman Krishnaswami", "Ijeoma Sandra Irobi", "Zaid Al-Ars"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.87", "OA papers": [{"PaperId": "https://openalex.org/W2125255156", "PaperTitle": "A New Test Paradigm for Semiconductor Memories in the Nano-Era", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 4.0}, "Authors": ["Said Hamdioui", "Venkataraman Krishnaswami", "Ijeoma Sandra Irobi", "Zaid Al-Ars"]}]}, {"DBLP title": "On Defect Oriented Testing for Hybrid CMOS/Memristor Memory.", "DBLP authors": ["Nor Zaidi Haron", "Said Hamdioui"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.66", "OA papers": [{"PaperId": "https://openalex.org/W2059323493", "PaperTitle": "On Defect Oriented Testing for Hybrid CMOS/Memristor Memory", "Year": 2011, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Nor Zaidi Haron", "Said Hamdioui"]}]}, {"DBLP title": "Improving the Accuracy of RF Alternate Test Using Multi-VDD Conditions: Application to Envelope-Based Test of LNAs.", "DBLP authors": ["Manuel J. Barragan Asian", "Rafaella Fiorelli", "Gildas L\u00e9ger", "Adoraci\u00f3n Rueda", "Jos\u00e9 L. Huertas"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.15", "OA papers": [{"PaperId": "https://openalex.org/W2000273829", "PaperTitle": "Improving the Accuracy of RF Alternate Test Using Multi-VDD Conditions: Application to Envelope-Based Test of LNAs", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Seville Institute of Microelectronics": 1.25, "Spanish National Research Council": 1.25, "Centro Nacional de Microelectr\u00f3nica": 1.25, "University of Seville": 1.25}, "Authors": ["Manuel J. Barragan", "Rafaella Fiorelli", "Gildas Leger", "Adoraci\u00f3n Rueda", "Jos\u00e9 Ignacio Huertas"]}]}, {"DBLP title": "On Replacing an RF Test with an Alternative Measurement: Theory and a Case Study.", "DBLP authors": ["Alexios Spyronasios", "Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.44", "OA papers": [{"PaperId": "https://openalex.org/W1978721083", "PaperTitle": "On Replacing an RF Test with an Alternative Measurement: Theory and a Case Study", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Aristotle University of Thessaloniki": 0.3333333333333333, "Grenoble Institute of Technology": 1.8333333333333333, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.8333333333333333}, "Authors": ["A.D. Spyronasios", "Louay Abdallah", "Haralampos-G. Stratigopoulos", "Salvador Mir"]}]}, {"DBLP title": "Test and Diagnosis of Analog Circuits Using Moment Generating Functions.", "DBLP authors": ["Suraj Sindia", "Vishwani D. Agrawal", "Virendra Singh"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.86", "OA papers": [{"PaperId": "https://openalex.org/W2032409150", "PaperTitle": "Test and Diagnosis of Analog Circuits Using Moment Generating Functions", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Alabama": 2.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Suraj Sindia", "Vishwani D. Agrawal", "Virendra Singh"]}]}, {"DBLP title": "Mixed-Signal Fault Equivalence: Search and Evaluation.", "DBLP authors": ["Nuno Guerreiro", "Marcelino B. Santos"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.19", "OA papers": [{"PaperId": "https://openalex.org/W1993596843", "PaperTitle": "Mixed-Signal Fault Equivalence: Search and Evaluation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Lisbon": 0.5, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5}, "Authors": ["Nuno Guerreiro", "Marcelino B. Santos"]}]}, {"DBLP title": "Efficient BDD-based Fault Simulation in Presence of Unknown Values.", "DBLP authors": ["Michael A. Kochte", "Sandip Kundu", "Kohei Miyase", "Xiaoqing Wen", "Hans-Joachim Wunderlich"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.52", "OA papers": [{"PaperId": "https://openalex.org/W2079501290", "PaperTitle": "Efficient BDD-based Fault Simulation in Presence of Unknown Values", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Stuttgart": 2.0, "Dept. Electr. & Comput. Eng., Univ. of Massachusetts at Amherst, Amherst, MA, USA": 1.0, "Kyushu Institute of Technology": 2.0}, "Authors": ["Michael A. Kochte", "Sandip Kundu", "Kohei Miyase", "Xiaoqing Wen", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Analysis of Resistive Bridge Defect Delay Behavior in the Presence of Process Variation.", "DBLP authors": ["Shida Zhong", "S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Sudhakar M. Reddy", "Krishnendu Chakrabarty"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.16", "OA papers": [{"PaperId": "https://openalex.org/W1971601082", "PaperTitle": "Analysis of Resistive Bridge Defect Delay Behavior in the Presence of Process Variation", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Southampton": 3.0, "University of Iowa": 1.0, "Duke University": 1.0}, "Authors": ["Shida Zhong", "Saqib Khursheed", "Bashir M. Al-Hashimi", "Sudhakar M. Reddy", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Automation of 3D-DfT Insertion.", "DBLP authors": ["Sergej Deutsch", "Vivek Chickermane", "Brion L. Keller", "Subhasish Mukherjee", "Mario Konijnenburg", "Erik Jan Marinissen", "Sandeep Kumar Goel"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.58", "OA papers": [{"PaperId": "https://openalex.org/W2046694142", "PaperTitle": "Automation of 3D-DfT Insertion", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Cadence Design Systems (Germany)": 1.0, "Cadence Design Systems (United States)": 2.0, "Cadence Design Systems (India)": 1.0, "Imec the Netherlands": 1.0, "Imec": 1.0, "Taiwan Semiconductor Manufacturing Company (United States)": 1.0}, "Authors": ["Sergej Deutsch", "Vivek Chickermane", "Brion Keller", "Subhasish Mukherjee", "Mario Konijnenburg", "Erik Jan Marinissen", "Sandeep Kumar Goel"]}]}, {"DBLP title": "MarciaTesta: An Automatic Generator of Test Programs for Microprocessors' Data Caches.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Marco Indaco", "Daniele Rolfo", "Paolo Prinetto"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.78", "OA papers": [{"PaperId": "https://openalex.org/W2104788297", "PaperTitle": "MarciaTesta: An Automatic Generator of Test Programs for Microprocessors' Data Caches", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 3.0, "Consorzio Interuniversitario Nazionale per l'Informatica": 2.0}, "Authors": ["Stefano Di Carlo", "Giulio Gambardella", "Marco Indaco", "Daniele Rolfo", "Paolo Prinetto"]}]}, {"DBLP title": "Testing for Parasitic Memory Effect in SRAMs.", "DBLP authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui", "Claude Thibeault"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.76", "OA papers": [{"PaperId": "https://openalex.org/W2116279992", "PaperTitle": "Testing for Parasitic Memory Effect in SRAMs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Delft University of Technology": 3.0, "\u00c9cole de Technologie Sup\u00e9rieure": 0.5, "University of Quebec": 0.5}, "Authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui", "Claude Thibeault"]}]}, {"DBLP title": "Transient Noise Failures in SRAM Cells: Dynamic Noise Margin Metric.", "DBLP authors": ["Elena I. Vatajelu", "\u00c1lvaro G\u00f3mez-Pau", "Michel Renovell", "Joan Figueras"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.64", "OA papers": [{"PaperId": "https://openalex.org/W2012302930", "PaperTitle": "Transient Noise Failures in SRAM Cells: Dynamic Noise Margin Metric", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "LIRMM, Univ. Montpellier II, Montpellier, France": 1.0}, "Authors": ["Elena I. Vatajelu", "Alvaro Gomez-Pau", "Michel Renovell", "Joan Figueras"]}]}, {"DBLP title": "Fault Diagnosis in Memory BIST Environment with Non-march Tests.", "DBLP authors": ["Grzegorz Mrugalski", "Artur Pogiel", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Pawel Urbanek"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.48", "OA papers": [{"PaperId": "https://openalex.org/W1964914804", "PaperTitle": "Fault Diagnosis in Memory BIST Environment with Non-march Tests", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Mentor Technologies": 4.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Grzegorz Mrugalski", "Artur Pogiel", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Pawel Urbanek"]}]}, {"DBLP title": "Characterizing Pattern Dependent Delay Effects in DDR Memory Interfaces.", "DBLP authors": ["Atul Gupta", "Ajay Kumar", "Manas Chhabra"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.14", "OA papers": [{"PaperId": "https://openalex.org/W2104124906", "PaperTitle": "Characterizing Pattern Dependent Delay Effects in DDR Memory Interfaces", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Freescale Semicond. India Ltd., Noida, India": 3.0}, "Authors": ["Atul Gupta", "Ashok Kumar", "Manas Chhabra"]}]}, {"DBLP title": "Breaking the Test Application Time Barriers in Compression: Adaptive Scan-Cyclical (AS-C).", "DBLP authors": ["Anshuman Chandra", "Jyotirmoy Saikia", "Rohit Kapur"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.70", "OA papers": [{"PaperId": "https://openalex.org/W2034129730", "PaperTitle": "Breaking the Test Application Time Barriers in Compression: Adaptive Scan-Cyclical (AS-C)", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Anshuman Chandra", "Jyotirmoy Saikia", "Rohit Kapur"]}]}, {"DBLP title": "Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM-based FPGAs.", "DBLP authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li", "Gengxin Hua", "Hongjin Liu", "Bo Liu"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.25", "OA papers": [{"PaperId": "https://openalex.org/W2014919515", "PaperTitle": "Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM-based FPGAs", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese Academy of Sciences": 1.5, "University of Alberta": 1.0, "Institute of Computing Technology": 0.5, "Harbin Engineering University": 2.0}, "Authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li", "Hua Gengxin", "Hongjin Liu", "Bo Liu"]}]}, {"DBLP title": "A Single-Configuration Method for Application-Dependent Testing of SRAM-based FPGA Interconnects.", "DBLP authors": ["Haider A. F. Almurib", "T. Nandha Kumar", "Fabrizio Lombardi"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.12", "OA papers": [{"PaperId": "https://openalex.org/W2064130332", "PaperTitle": "A Single-Configuration Method for Application-Dependent Testing of SRAM-based FPGA Interconnects", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Nottingham Malaysia Campus": 2.0, "Northeastern University": 1.0}, "Authors": ["Haider A. F. Almurib", "T. K. Satish Kumar", "Fabrizio Lombardi"]}]}, {"DBLP title": "Multi-visit TAMs to Reduce the Post-Bond Test Length of 2.5D-SICs with a Passive Silicon Interposer Base.", "DBLP authors": ["Chun-Chuan Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.36", "OA papers": [{"PaperId": "https://openalex.org/W2007244685", "PaperTitle": "Multi-visit TAMs to Reduce the Post-Bond Test Length of 2.5D-SICs with a Passive Silicon Interposer Base", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"[imec vzw, Leuven, Belgium]": 2.0, "Taiwan Semiconductor Manufacturing Company (United States)": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Chun-Chieh Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"]}]}, {"DBLP title": "High Level Verification and Its Use at Pos-Silicon Debugging and Patching.", "DBLP authors": ["Masahiro Fujita"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.51", "OA papers": [{"PaperId": "https://openalex.org/W1983158716", "PaperTitle": "High Level Verification and Its Use at Pos-Silicon Debugging and Patching", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Tokyo": 1.0}, "Authors": ["Masahiro Fujita"]}]}, {"DBLP title": "3D Specific Systems: Design and CAD.", "DBLP authors": ["Paul D. Franzon", "W. Rhett Davis", "Thorlindur Thorolfsson", "Samson Melamed"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.99", "OA papers": [{"PaperId": "https://openalex.org/W2057705761", "PaperTitle": "3D Specific Systems: Design and CAD", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"North Carolina State University": 4.0}, "Authors": ["Paul D. Franzon", "William J. Davis", "Thor Thorolfsson", "Samson Melamed"]}]}, {"DBLP title": "Testing and Design-for-Testability Techniques for 3D Integrated Circuits.", "DBLP authors": ["Brandon Noia", "Krishnendu Chakrabarty"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.67", "OA papers": [{"PaperId": "https://openalex.org/W2023223749", "PaperTitle": "Testing and Design-for-Testability Techniques for 3D Integrated Circuits", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Duke University": 2.0}, "Authors": ["Brandon Noia", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Yield Improvement and Test Cost Optimization for 3D Stacked ICs.", "DBLP authors": ["Said Hamdioui", "Mottaqiallah Taouil"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.88", "OA papers": [{"PaperId": "https://openalex.org/W1972808197", "PaperTitle": "Yield Improvement and Test Cost Optimization for 3D Stacked ICs", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Said Hamdioui", "Mottaqiallah Taouil"]}]}, {"DBLP title": "Integrated Design & Test: Conquering the Conflicting Requirements of Low-Power, Variation-Tolerance and Test Cost.", "DBLP authors": ["Ashish Goel", "Swaroop Ghosh", "Mesut Meterelliyoz", "Jeff Parkhurst", "Kaushik Roy"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.100", "OA papers": [{"PaperId": "https://openalex.org/W2118550761", "PaperTitle": "Integrated Design &#x0026; Test: Conquering the Conflicting Requirements of Low-Power, Variation-Tolerance and Test Cost", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 4.5, "Intel (United States)": 0.5}, "Authors": ["Ashish Goel", "Swaroop Ghosh", "Mesut Meterelliyoz", "Jeff Parkhurst", "Kaushik Roy"]}]}, {"DBLP title": "Dependable VLSI Program in Japan: Program Overview and the Current Status of Dependable VLSI Platform Project.", "DBLP authors": ["Hidetoshi Onodera"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.56", "OA papers": [{"PaperId": "https://openalex.org/W2018284423", "PaperTitle": "Dependable VLSI Program in Japan: Program Overview and the Current Status of Dependable VLSI Platform Project", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyoto University": 1.0}, "Authors": ["Hidetoshi Onodera"]}]}, {"DBLP title": "Power Aware Shift and Capture ATPG Methodology for Low Power Designs.", "DBLP authors": ["Shray Khullar", "Swapnil Bahl"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.65", "OA papers": [{"PaperId": "https://openalex.org/W2073472413", "PaperTitle": "Power Aware Shift and Capture ATPG Methodology for Low Power Designs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"STMicroelectronics (India)": 2.0}, "Authors": ["Shray Khullar", "Swapnil Bahl"]}]}, {"DBLP title": "Power-Aware Test Pattern Generation for At-Speed LOS Testing.", "DBLP authors": ["Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Kohei Miyase", "Xiaoqing Wen"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.50", "OA papers": [{"PaperId": "https://openalex.org/W2049632515", "PaperTitle": "Power-Aware Test Pattern Generation for At-Speed LOS Testing", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Montpellier": 2.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.5, "Kyushu Institute of Technology": 2.0}, "Authors": ["Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "A. Todri", "Arnaud Virazel", "Kohei Miyase", "XiangYang Wen"]}]}, {"DBLP title": "Power Aware Embedded Test.", "DBLP authors": ["Xijiang Lin", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Benoit Nadeau-Dostie", "Janusz Rajski", "Jerzy Tyszer"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.49", "OA papers": [{"PaperId": "https://openalex.org/W2090728180", "PaperTitle": "Power Aware Embedded Test", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Mentor Graphics Corporation , Wilsonville, OR, USA": 5.0, "Poznah Univ. of Technol., Poznah, Poland": 1.0}, "Authors": ["Xijiang Lin", "Elham Moghaddam", "Nilanjan Mukherjee", "Benoit Nadeau-Dostie", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Testability of Cryptographic Hardware and Detection of Hardware Trojans.", "DBLP authors": ["Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.27", "OA papers": [{"PaperId": "https://openalex.org/W2044615400", "PaperTitle": "Testability of Cryptographic Hardware and Detection of Hardware Trojans", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"]}]}, {"DBLP title": "Test Scheduling in an IEEE P1687 Environment with Resource and Power Constraints.", "DBLP authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Golnaz Asani", "Gunnar Carlsson", "Erik Larsson"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.80", "OA papers": [{"PaperId": "https://openalex.org/W1969237463", "PaperTitle": "Test Scheduling in an IEEE P1687 Environment with Resource and Power Constraints", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Link\u00f6ping University": 4.0, "Ericsson (Sweden)": 1.0}, "Authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Golnaz Asani", "Gunnar E. Carlsson", "Erik G. Larsson"]}]}, {"DBLP title": "Automatic SoC Level Test Path Synthesis Based on Partial Functional Models.", "DBLP authors": ["Anton Tsertov", "Raimund Ubar", "Artur Jutman", "Sergei Devadze"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.79", "OA papers": [{"PaperId": "https://openalex.org/W2129944780", "PaperTitle": "Automatic SoC Level Test Path Synthesis Based on Partial Functional Models", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tallinn University of Technology": 2.0, "Testonica Lab. OU, Tallinn, Estonia": 2.0}, "Authors": ["Anton Tsertov", "Raimund Ubar", "Artur Jutman", "Sergei Devadze"]}]}, {"DBLP title": "A Boundary Scan Circuit with Time-to-Digital Converter for Delay Testing.", "DBLP authors": ["Hiroyuki Yotsuyanagi", "Hiroyuki Makimoto", "Masaki Hashizume"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.63", "OA papers": [{"PaperId": "https://openalex.org/W2171981129", "PaperTitle": "A Boundary Scan Circuit with Time-to-Digital Converter for Delay Testing", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tokushima University": 3.0}, "Authors": ["Hiroyuki Yotsuyanagi", "Hiroyuki Makimoto", "Masaki Hashizume"]}]}, {"DBLP title": "Burst-Mode Transmission and Data Recovery for Multi-GHz Optical Packet Switching Network Testing.", "DBLP authors": ["Carl Gray", "David C. Keezer", "Howard Wang", "Keren Bergman"], "year": 2011, "doi": "https://doi.org/10.1109/ATS.2011.81", "OA papers": [{"PaperId": "https://openalex.org/W2033676346", "PaperTitle": "Burst-Mode Transmission and Data Recovery for Multi-GHz Optical Packet Switching Network Testing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0, "Columbia University": 2.0}, "Authors": ["C. Gray", "David Keezer", "Haiyan Wang", "Keren Bergman"]}]}]