# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -coverage -i top -L /package/eda/mg/questa10.6b/questasim/uvm-1.2 -voptargs="+acc" "+UVM_NO_RELNOTES" -do "run -all" 
# Start time: 10:56:24 on Jan 23,2025
# ** Note: (vsim-2179) An older version (version 10) DPI tfdb file is being read.
#    Time: 0 ns  Iteration: 0  Unknown: <UNKNOWN>
# Loading /tmp/keithaj@ececomp1.ecn.purdue.edu_dpi_3103947/linux_x86_64_gcc-7.4.0/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2.uvm_pkg(fast)
# Loading work.core_types_pkg(fast)
# Loading work.alu_pipeline_sv_unit(fast)
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.alu_pipeline_if(fast__2)
# Loading work.alu_pipeline(fast)
# Loading work.alu_pipeline_if(fast)
# Compiling /tmp/keithaj@ececomp1.ecn.purdue.edu_dpi_3103947/linux_x86_64_gcc-7.4.0/exportwrapper.c
# Loading /tmp/keithaj@ececomp1.ecn.purdue.edu_dpi_3103947/linux_x86_64_gcc-7.4.0/vsim_auto_compile.so
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2/linux_x86_64/uvm_dpi.so
# run -all
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test alu_pipeline_test...
# UVM_INFO testbench/scoreboard.sv(75) @ 208: uvm_test_top.env.scb [COMPARE] Test Case : ALP_0 - ready_out: PASSED
# UVM_INFO testbench/scoreboard.sv(81) @ 208: uvm_test_top.env.scb [COMPARE] Test Case : ALP_0 - WB_valid_out: PASSED
# UVM_INFO testbench/scoreboard.sv(87) @ 208: uvm_test_top.env.scb [COMPARE] Test Case : ALP_0 - WB_data_out: PASSED
# UVM_INFO testbench/scoreboard.sv(93) @ 208: uvm_test_top.env.scb [COMPARE] Test Case : ALP_0 - WB_PR_out: PASSED
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_objection.svh(1271) @ 328: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 328: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARE]     4
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# 
# ** Note: $finish    : /package/eda/mg/questa2021.4/questasim/linux_x86_64/../verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 328 ns  Iteration: 68  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /package/eda/mg/questa2021.4/questasim/linux_x86_64/../verilog_src/uvm-1.2/src/base/uvm_root.svh line 517
add wave -position insertpoint sim:/top/DUT/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/shay/a/keithaj/LOROF/LOROF/uvm/alu_pipeline/wave.do
do /home/shay/a/keithaj/LOROF/LOROF/uvm/alu_pipeline/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/shay/a/keithaj/LOROF/LOROF/uvm/alu_pipeline/wave.do
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2.uvm_pkg(fast)
# Loading work.core_types_pkg(fast)
# Loading work.alu_pipeline_sv_unit(fast)
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.alu_pipeline_if(fast__2)
# Loading work.alu_pipeline(fast)
# Loading work.alu_pipeline_if(fast)
# Loading /tmp/keithaj@ececomp1.ecn.purdue.edu_dpi_3103947/linux_x86_64_gcc-7.4.0/vsim_auto_compile.so
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2/linux_x86_64/uvm_dpi.so
run -a
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test alu_pipeline_test...
# UVM_INFO testbench/scoreboard.sv(75) @ 208: uvm_test_top.env.scb [COMPARE] Test Case : ALP_0 - ready_out: PASSED
# UVM_INFO testbench/scoreboard.sv(81) @ 208: uvm_test_top.env.scb [COMPARE] Test Case : ALP_0 - WB_valid_out: PASSED
# UVM_INFO testbench/scoreboard.sv(87) @ 208: uvm_test_top.env.scb [COMPARE] Test Case : ALP_0 - WB_data_out: PASSED
# UVM_INFO testbench/scoreboard.sv(93) @ 208: uvm_test_top.env.scb [COMPARE] Test Case : ALP_0 - WB_PR_out: PASSED
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_objection.svh(1271) @ 328: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 328: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARE]     4
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# 
# ** Note: $finish    : /package/eda/mg/questa2021.4/questasim/linux_x86_64/../verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 328 ns  Iteration: 68  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /package/eda/mg/questa2021.4/questasim/linux_x86_64/../verilog_src/uvm-1.2/src/base/uvm_root.svh line 517
# End time: 11:26:06 on Jan 23,2025, Elapsed time: 0:29:42
# Errors: 0, Warnings: 0
