// Seed: 762367967
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input wand id_13,
    output supply1 id_14,
    output wor id_15,
    input supply1 id_16,
    output tri0 id_17,
    output tri id_18,
    input tri id_19,
    output wand id_20,
    input wire id_21,
    output tri1 id_22,
    input tri0 id_23,
    input wire id_24,
    input tri id_25,
    output tri0 id_26,
    input tri id_27,
    input uwire id_28,
    output tri1 id_29,
    input supply1 id_30,
    output tri0 id_31,
    inout wor id_32,
    input wire id_33,
    output wand id_34,
    input tri0 id_35,
    input wand id_36,
    output tri0 id_37,
    output uwire id_38,
    input tri id_39,
    input wor id_40,
    input wor id_41,
    output tri0 id_42,
    input wire id_43,
    input wire id_44,
    input wire id_45,
    input wire id_46
);
  assign id_17 = 1;
  and (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_16,
      id_19,
      id_21,
      id_23,
      id_24,
      id_25,
      id_27,
      id_28,
      id_3,
      id_30,
      id_32,
      id_33,
      id_35,
      id_36,
      id_39,
      id_4,
      id_40,
      id_41,
      id_43,
      id_44,
      id_45,
      id_46,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
