#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  8 18:48:43 2019
# Process ID: 20492
# Current directory: C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.runs/synth_1
# Command line: vivado.exe -log ifetch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ifetch.tcl
# Log file: C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.runs/synth_1/ifetch.vds
# Journal file: C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ifetch.tcl -notrace
Command: synth_design -top ifetch -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17960 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.938 ; gain = 100.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/ifetch.v:16]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/mux.v:16]
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/mux.v:16]
INFO: [Synth 8-6157] synthesizing module 'pc_mod' [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/pc_mod.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pc_mod' (2#1) [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/pc_mod.v:17]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/imem.v:15]
INFO: [Synth 8-6155] done synthesizing module 'imem' (3#1) [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/imem.v:15]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/if_id.v:16]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (4#1) [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/if_id.v:16]
INFO: [Synth 8-6157] synthesizing module 'incr' [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/incr.v:15]
INFO: [Synth 8-6155] done synthesizing module 'incr' (5#1) [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/incr.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ifetch' (6#1) [C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.srcs/sources_1/new/ifetch.v:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.539 ; gain = 157.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.539 ; gain = 157.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.539 ; gain = 157.195
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "MEM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.539 ; gain = 157.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module incr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT2   |     1|
|3     |LUT3   |    35|
|4     |LUT5   |     1|
|5     |LUT6   |     2|
|6     |IBUF   |    33|
|7     |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------+------+
|      |Instance       |Module |Cells |
+------+---------------+-------+------+
|1     |top            |       |   140|
|2     |  incrementer1 |incr   |     7|
|3     |  mux_1        |mux    |    35|
+------+---------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.773 ; gain = 1022.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.773 ; gain = 1022.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.773 ; gain = 1022.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1283.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1283.773 ; gain = 1035.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.773 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yousef Jarrar/Documents/GitHub/CSE401/Labs/CSE401_Lab_Project-master/CSE401_Lab_Project.runs/synth_1/ifetch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ifetch_utilization_synth.rpt -pb ifetch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 18:49:03 2019...
