5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd fork1.vcd -o fork1.cdd -v fork1.v
3 0 $root $root NA 0 0
3 0 main main fork1.v 1 43
2 1 7 3000d 1 3e 21002 0 0 1 2 2 2
2 2 7 3000d 2 3b 3100a 0 0 1 2 1102 wait_for_a
2 3 8 a0014 1 3e 20002 0 0 1 2 2 4
2 4 8 a0014 2 3b 3100a 0 0 1 2 1102 wait_for_b
2 5 9 8000b 2 3f 20002 0 0 1 2 2
1 a 3 30004 1 0 0 0 1 1 102
1 b 3 30007 1 0 0 0 1 1 102
4 2 0 0
4 4 0 0
4 5 0 0
4 3 5 5
4 1 3 3
3 3 main.wait_for_a main.wait_for_a fork1.v 25 32
2 6 28 8000b 1 0 20004 0 0 1 4 0
2 7 28 40004 0 1 400 0 0 c
2 8 28 4000b 1 37 11006 6 7
2 9 29 e000e 2 1 c 0 0 a
2 10 29 6000c 0 2a 20000 0 0 1 2 2
2 11 29 6000e 3 27 2000a 9 10 1 2 2
2 12 30 8000b 1 0 20008 0 0 1 4 1
2 13 30 40004 0 1 400 0 0 c
2 14 30 4000b 1 37 a 12 13
1 c 26 830006 1 0 0 0 1 1 102
4 14 0 0
4 11 14 0
4 8 11 11
3 3 main.wait_for_b main.wait_for_b fork1.v 34 41
2 15 37 8000b 1 0 20004 0 0 1 4 0
2 16 37 40004 0 1 400 0 0 c
2 17 37 4000b 1 37 11006 15 16
2 18 38 e000e 2 1 c 0 0 b
2 19 38 6000c 0 2a 20000 0 0 1 2 2
2 20 38 6000e 3 27 2000a 18 19 1 2 2
2 21 39 8000b 1 0 20008 0 0 1 4 1
2 22 39 40004 0 1 400 0 0 c
2 23 39 4000b 1 37 a 21 22
1 c 35 830006 1 0 0 0 1 1 102
4 23 0 0
4 20 23 0
4 17 20 20
