
<html><head><title>Wreal Concatenation Expressions</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668943" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Wreal Concatenation Expressions" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Real Number Modeling, Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668943" />
<meta name="NextFile" content="L2R_and_R2L_Connect_Modules.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Writing_Portable_Verilog-AMS_Wreal_Models_for_Use_in_SV.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Wreal Concatenation Expressions" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Writing_Portable_Verilog-AMS_Wreal_Models_for_Use_in_SV.html" title="Writing_Portable_Verilog-AMS_Wreal_Models_for_Use_in_SV">Writing_Portable_Verilog-AMS_W ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="L2R_and_R2L_Connect_Modules.html" title="L2R_and_R2L_Connect_Modules">L2R_and_R2L_Connect_Modules</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Wreal Concatenation Expressions</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="WrealConcatenationExpressions-wrealconcats"></span><span class="confluence-anchor-link" id="WrealConcatenationExpressions-1063763"></span>The AMS Designer simulator supports the following wreal concatenation expressions:</p>
<ul><li>Concatenation expressions involving wreals in port maps</li></ul><ul><li>Connections of concatenation expressions, which contain wreal nets to wreal or logic wire ports using R2L connect modules</li></ul><ul><li>Selective coercion of nets used in concatenation expressions that contain nets to wreal</li></ul>
<p>The following use cases are not supported:</p>
<ul><li>The use of concatenation expressions involving wreals to assign to a wreal array is not supported.<br />For example, use the following:<code> <br />wreal d[0:1];<br />wreal a, b;<br />assign d[0] = a; //legal assignment <br />assign d[1] = b; //legal assignment<br /><br /> </code>instead of the following:<br /><code> wreal d[0:1];<br />wreal a, b;<br />assign d = {a, b}; //illegal assignment </code></li></ul><ul><li>
<p>Explicit declaration of wreal in non-collapsible concatenation is not allowed and results in an error.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>A port connection is collapsible if the upper and lower connections are nets. For connections of selects of packed or unpacked net arrays, the selects must have constant indices to be collapsible. Amongst other things, the presence of variables or constant expressions on either side of the connections makes the port connections non-collapsible.</p>
</div>
</div>

<p>A non-collapsible concatenation expression contains one or more non-collapsible nets including reg, expression, parameter, and constant objects. The non-collapsible nets are not coerced and coercion does not proceed through such concatenated expressions. R2L IEs are inserted between these expressions/nets and wreal ports.<br /><br />Example of a non-collapsible concatenation expression:<br /><code> wire w1, w2;<br />reg val1, val2;<br />parameter integ g, h;<br /></code><code><br />{1&#39;b1, 1&#39;b0}, //constants<br />{val1, val2}, //regs<br />{g, h}, //parameters<br />{cos(1), 1+1}, //expressions<br />{w1, wrealZState}, //constants<br />{w1, w2, val1}, //regs </code></p>
</li></ul><ul><li>Concatenation expressions that contain wreal nets and non-collapsible expressions, such as constants and variables, are not supported.</li></ul><ul><li>Connection of concatenation expressions that contain wreal nets to non-collapsible expressions, such as&#160;<a href="Glossary.html#Glossary-1034860">SV</a>&#160;variable ports, Verilog reg ports, and constants, are not supported.</li></ul><ul><li>The following nets used in concatenation expressions are not coerced to wreal:</li></ul><ul><ul><li>Nets containing non-collapsible elements</li></ul></ul><ul><ul><li>If a concatenation expression containing nets is the upper or lower expression of a port, and if the other expression is non-collapsible</li></ul></ul><h5 id="WrealConcatenationExpressions-RelatedTopics">Related Topics</h5><ul><li><a href="Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html">Wreal Connections with Concatenated Nettypes to Array of Instances</a></li><li><a href="Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports.html">Wreal Connections with Concatenated Wires and Nettype Ports</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Writing_Portable_Verilog-AMS_Wreal_Models_for_Use_in_SV.html" id="prev" title="Writing_Portable_Verilog-AMS_Wreal_Models_for_Use_in_SV">Writing_Portable_Verilog-AMS_W ...</a></em></b><b><em><a href="L2R_and_R2L_Connect_Modules.html" id="nex" title="L2R_and_R2L_Connect_Modules">L2R_and_R2L_Connect_Modules</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>