Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/University/13971/SD/P8/top_testBench_isim_beh.exe -prj D:/University/13971/SD/P8/top_testBench_beh.prj work.top_testBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/University/13971/SD/P8/ipcore_dir/BlockRam.vhd" into library work
Parsing VHDL file "D:/University/13971/SD/P8/top.vhd" into library work
Parsing VHDL file "D:/University/13971/SD/P8/top_testBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture blockram_a of entity BlockRam [blockram_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity top_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable D:/University/13971/SD/P8/top_testBench_isim_beh.exe
Fuse Memory Usage: 37172 KB
Fuse CPU Usage: 593 ms
