proc_root	,	V_26
private_data	,	V_7
data	,	V_8
snd_fw_transaction	,	F_2
__be32	,	T_1
"firmware"	,	L_6
hw	,	V_12
snd_info_set_text_ops	,	F_8
mode	,	V_27
TCODE_READ_QUADLET_REQUEST	,	V_15
TSCM_OFFSET_FIRMWARE_HW	,	V_20
snd_info_entry	,	V_1
fpga	,	V_10
snd_tscm	,	V_5
reg	,	V_9
root	,	V_21
snd_info_create_card_entry	,	F_7
"FPGA:     %d (0x%08x)\n"	,	L_2
buffer	,	V_4
TSCM_OFFSET_FIRMWARE_FPGA	,	V_18
snd_info_free_entry	,	F_10
snd_tscm_proc_init	,	F_11
"firewire"	,	L_5
snd_info_buffer	,	V_3
arm	,	V_11
"Hardware: %d (0x%08x)\n"	,	L_4
tscm	,	V_6
TSCM_ADDR_BASE	,	V_16
op	,	F_6
b	,	V_24
TSCM_OFFSET_FIRMWARE_ARM	,	V_19
S_IFDIR	,	V_28
err	,	V_13
S_IRUGO	,	V_29
e	,	V_23
proc_read_firmware	,	F_1
TSCM_OFFSET_FIRMWARE_REGISTER	,	V_17
be32_to_cpu	,	F_3
S_IXUGO	,	V_30
entry	,	V_2
unit	,	V_14
add_node	,	F_5
snd_info_register	,	F_9
snd_iprintf	,	F_4
"ARM:      %d (0x%08x)\n"	,	L_3
name	,	V_22
"Register: %d (0x%08x)\n"	,	L_1
card	,	V_25
