TimeQuest Timing Analyzer report for MIPS
Mon Jul 03 16:33:58 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivisorFrequencia:inst4|inst2'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'DivisorFrequencia:inst4|inst2'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'DivisorFrequencia:inst4|inst2'
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Hold: 'DivisorFrequencia:inst4|inst2'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clock                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                         ;
; DivisorFrequencia:inst4|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrequencia:inst4|inst2 } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 42.73 MHz ; 42.73 MHz       ; DivisorFrequencia:inst4|inst2 ;      ;
; 62.62 MHz ; 62.62 MHz       ; clock                         ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -27.371 ; -21591.204    ;
; clock                         ; -14.969 ; -657.301      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.522 ; -4.462        ;
; DivisorFrequencia:inst4|inst2 ; 0.144  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -27.371 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 28.154     ;
; -27.371 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 28.154     ;
; -27.371 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 28.154     ;
; -27.371 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 28.154     ;
; -27.371 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 28.154     ;
; -27.371 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 28.154     ;
; -27.371 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 28.154     ;
; -27.371 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 28.154     ;
; -27.331 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.241      ; 28.108     ;
; -27.331 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.241      ; 28.108     ;
; -27.331 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.241      ; 28.108     ;
; -27.331 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.241      ; 28.108     ;
; -27.331 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.241      ; 28.108     ;
; -27.331 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.241      ; 28.108     ;
; -27.331 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.241      ; 28.108     ;
; -27.331 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.241      ; 28.108     ;
; -27.249 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 28.027     ;
; -27.249 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 28.027     ;
; -27.249 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 28.027     ;
; -27.249 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 28.027     ;
; -27.249 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 28.027     ;
; -27.249 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 28.027     ;
; -27.249 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 28.027     ;
; -27.249 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 28.027     ;
; -27.046 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.249      ; 27.831     ;
; -27.046 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.249      ; 27.831     ;
; -27.046 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.249      ; 27.831     ;
; -27.046 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.249      ; 27.831     ;
; -27.046 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.249      ; 27.831     ;
; -27.046 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.249      ; 27.831     ;
; -27.046 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.249      ; 27.831     ;
; -27.046 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.249      ; 27.831     ;
; -27.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.797     ;
; -27.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.797     ;
; -27.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.797     ;
; -27.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.797     ;
; -27.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.797     ;
; -27.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.797     ;
; -27.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.797     ;
; -27.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.797     ;
; -27.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.793     ;
; -27.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.793     ;
; -27.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.793     ;
; -27.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.793     ;
; -27.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.793     ;
; -27.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.793     ;
; -27.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.793     ;
; -27.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.246      ; 27.793     ;
; -27.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.243      ; 27.785     ;
; -27.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.243      ; 27.785     ;
; -27.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.243      ; 27.785     ;
; -27.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.243      ; 27.785     ;
; -27.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.243      ; 27.785     ;
; -27.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.243      ; 27.785     ;
; -27.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.243      ; 27.785     ;
; -27.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.243      ; 27.785     ;
; -27.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.238      ; 27.779     ;
; -27.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.238      ; 27.779     ;
; -27.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.238      ; 27.779     ;
; -27.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.238      ; 27.779     ;
; -27.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.238      ; 27.779     ;
; -27.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.238      ; 27.779     ;
; -27.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.238      ; 27.779     ;
; -27.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.238      ; 27.779     ;
; -27.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 27.780     ;
; -27.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 27.780     ;
; -27.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 27.780     ;
; -27.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 27.780     ;
; -27.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 27.780     ;
; -27.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 27.780     ;
; -27.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 27.780     ;
; -27.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.242      ; 27.780     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.749     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.749     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.749     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.749     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.749     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.749     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.749     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.749     ;
; -26.963 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.245      ; 27.744     ;
; -26.963 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.245      ; 27.744     ;
; -26.963 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.245      ; 27.744     ;
; -26.963 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.245      ; 27.744     ;
; -26.963 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.245      ; 27.744     ;
; -26.963 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.245      ; 27.744     ;
; -26.963 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.245      ; 27.744     ;
; -26.963 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.245      ; 27.744     ;
; -26.954 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.737     ;
; -26.954 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.737     ;
; -26.954 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.737     ;
; -26.954 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.737     ;
; -26.954 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.737     ;
; -26.954 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.737     ;
; -26.954 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.737     ;
; -26.954 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.247      ; 27.737     ;
; -26.945 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.240      ; 27.721     ;
; -26.945 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.240      ; 27.721     ;
; -26.945 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.240      ; 27.721     ;
; -26.945 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.240      ; 27.721     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.914     ;
; -14.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.914     ;
; -14.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.914     ;
; -14.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.914     ;
; -14.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.914     ;
; -14.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.914     ;
; -14.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.914     ;
; -14.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.914     ;
; -14.644 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.591     ;
; -14.644 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.591     ;
; -14.644 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.591     ;
; -14.644 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.591     ;
; -14.644 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.591     ;
; -14.644 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.591     ;
; -14.644 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.591     ;
; -14.644 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.591     ;
; -14.631 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.598     ;
; -14.631 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.598     ;
; -14.631 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.598     ;
; -14.631 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.598     ;
; -14.631 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.598     ;
; -14.631 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.598     ;
; -14.631 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.598     ;
; -14.631 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.598     ;
; -14.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.506     ;
; -14.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.506     ;
; -14.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.506     ;
; -14.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.506     ;
; -14.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.506     ;
; -14.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.506     ;
; -14.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.506     ;
; -14.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.506     ;
; -14.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.450     ;
; -14.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.450     ;
; -14.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.450     ;
; -14.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.450     ;
; -14.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.450     ;
; -14.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.450     ;
; -14.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.450     ;
; -14.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 15.450     ;
; -14.306 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.275     ;
; -14.306 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.275     ;
; -14.306 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.275     ;
; -14.306 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.275     ;
; -14.306 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.275     ;
; -14.306 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.275     ;
; -14.306 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.275     ;
; -14.306 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.275     ;
; -14.302 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.247     ;
; -14.302 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.247     ;
; -14.302 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.247     ;
; -14.302 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.247     ;
; -14.302 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.247     ;
; -14.302 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.247     ;
; -14.302 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.247     ;
; -14.302 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 15.247     ;
; -14.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.183     ;
; -14.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.183     ;
; -14.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.183     ;
; -14.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.183     ;
; -14.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.183     ;
; -14.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.183     ;
; -14.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.183     ;
; -14.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 15.183     ;
; -14.158 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.127     ;
; -14.158 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.127     ;
; -14.158 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.127     ;
; -14.158 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.127     ;
; -14.158 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.127     ;
; -14.158 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.127     ;
; -14.158 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.127     ;
; -14.158 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.127     ;
; -13.982 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.949     ;
; -13.982 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.949     ;
; -13.982 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.949     ;
; -13.982 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.949     ;
; -13.982 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.949     ;
; -13.982 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.949     ;
; -13.982 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.949     ;
; -13.982 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.949     ;
; -13.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.924     ;
; -13.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.924     ;
; -13.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.924     ;
; -13.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.924     ;
; -13.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.924     ;
; -13.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.924     ;
; -13.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.924     ;
; -13.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.924     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.868     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.868     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.868     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.868     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.868     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.868     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.868     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.868     ;
; -13.916 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.883     ;
; -13.916 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.883     ;
; -13.916 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.883     ;
; -13.916 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.883     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.522 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.663      ; 0.657      ;
; -2.022 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.663      ; 0.657      ;
; -1.116 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.726      ; 2.094      ;
; -0.824 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.748      ; 2.408      ;
; -0.616 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.726      ; 2.094      ;
; -0.324 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.748      ; 2.408      ;
; 0.391  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.524  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 1.503  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.246     ; 0.991      ;
; 1.744  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.244     ; 1.234      ;
; 1.749  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.242     ; 1.241      ;
; 1.752  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.248     ; 1.238      ;
; 1.770  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.242     ; 1.262      ;
; 1.777  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.242     ; 1.269      ;
; 1.777  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.246     ; 1.265      ;
; 1.819  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.247     ; 1.306      ;
; 1.821  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.247     ; 1.308      ;
; 1.832  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.249     ; 1.317      ;
; 1.833  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.249     ; 1.318      ;
; 2.028  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.248     ; 1.514      ;
; 2.049  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.244     ; 1.539      ;
; 2.066  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.244     ; 1.556      ;
; 2.072  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.244     ; 1.562      ;
; 2.075  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.246     ; 1.563      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a17~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a18~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a19~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a20~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a21~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a22~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a23~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg8  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a26~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg9  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a27~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a28~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a29~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a30~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a31~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a1~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a2~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a3~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a4~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a5~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a6~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a7~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a8~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a9~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg14  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a14~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg15  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a15~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a24~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg17  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a25~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 3.300  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.243     ; 2.791      ;
; 3.307  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|03                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.241     ; 2.800      ;
; 3.324  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|05                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.241     ; 2.817      ;
; 3.382  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.240     ; 2.876      ;
; 3.422  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.248     ; 2.908      ;
; 3.450  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.263     ; 2.921      ;
; 3.464  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|07                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.232     ; 2.966      ;
; 3.477  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.268     ; 2.943      ;
; 3.497  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.236     ; 2.995      ;
; 3.516  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.234     ; 3.016      ;
; 3.530  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.267     ; 2.997      ;
; 3.535  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|20                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.256     ; 3.013      ;
; 3.546  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 3.061      ;
; 3.548  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.232     ; 3.050      ;
; 3.558  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|02                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.240     ; 3.052      ;
; 3.577  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.241     ; 3.070      ;
; 3.583  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|22                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.256     ; 3.061      ;
; 3.583  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|05                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.240     ; 3.077      ;
; 3.585  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.253     ; 3.066      ;
; 3.611  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 3.126      ;
; 3.612  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|03                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 3.127      ;
; 3.624  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 3.155      ;
; 3.634  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 3.165      ;
; 3.658  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.253     ; 3.139      ;
; 3.666  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.239     ; 3.161      ;
; 3.681  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.253     ; 3.162      ;
; 3.683  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.241     ; 3.176      ;
; 3.690  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.243     ; 3.181      ;
; 3.692  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.227     ; 3.199      ;
; 3.692  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|03                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.240     ; 3.186      ;
; 3.701  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.248     ; 3.187      ;
; 3.703  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.261     ; 3.176      ;
; 3.704  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.253     ; 3.185      ;
; 3.710  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|13                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.240     ; 3.204      ;
; 3.710  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.239     ; 3.205      ;
; 3.720  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg15                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.240     ; 3.214      ;
; 3.723  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.243     ; 3.214      ;
; 3.723  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.240     ; 3.217      ;
; 3.727  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg14                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.246     ; 3.215      ;
; 3.727  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|03                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.240     ; 3.221      ;
; 3.730  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.253     ; 3.211      ;
; 3.750  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.239     ; 3.245      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                              ;
+-------+----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.144 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.950      ; 3.610      ;
; 0.498 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.979      ; 3.993      ;
; 0.499 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.979      ; 3.994      ;
; 0.637 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.965      ; 4.118      ;
; 0.643 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.959      ; 4.118      ;
; 0.644 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.950      ; 3.610      ;
; 0.687 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.962      ; 4.165      ;
; 0.690 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6] ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.956      ;
; 0.694 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.956      ; 4.166      ;
; 0.694 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.956      ; 4.166      ;
; 0.694 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.956      ; 4.166      ;
; 0.698 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.178      ;
; 0.698 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.178      ;
; 0.720 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.984      ; 4.220      ;
; 0.720 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.984      ; 4.220      ;
; 0.720 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.984      ; 4.220      ;
; 0.720 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.984      ; 4.220      ;
; 0.775 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.959      ; 4.250      ;
; 0.775 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.959      ; 4.250      ;
; 0.775 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.959      ; 4.250      ;
; 0.775 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.959      ; 4.250      ;
; 0.827 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.984      ; 4.327      ;
; 0.827 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.984      ; 4.327      ;
; 0.827 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.984      ; 4.327      ;
; 0.849 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.977      ; 4.342      ;
; 0.859 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.966      ; 4.341      ;
; 0.862 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.977      ; 4.355      ;
; 0.886 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.986      ; 4.388      ;
; 0.924 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.950      ; 4.390      ;
; 0.926 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.965      ; 4.407      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.968 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.462      ;
; 0.976 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.456      ;
; 0.976 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.456      ;
; 0.976 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.456      ;
; 0.984 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.962      ; 4.462      ;
; 0.984 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.962      ; 4.462      ;
; 0.984 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.962      ; 4.462      ;
; 0.984 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.962      ; 4.462      ;
; 0.984 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.962      ; 4.462      ;
; 0.984 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.962      ; 4.462      ;
; 0.998 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.979      ; 3.993      ;
; 0.999 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.979      ; 3.994      ;
; 1.005 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.499      ;
; 1.005 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.499      ;
; 1.005 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.499      ;
; 1.005 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.499      ;
; 1.005 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.499      ;
; 1.005 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.499      ;
; 1.005 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.499      ;
; 1.005 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.499      ;
; 1.008 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.967      ; 4.491      ;
; 1.008 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.967      ; 4.491      ;
; 1.008 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.967      ; 4.491      ;
; 1.009 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.992      ; 4.517      ;
; 1.009 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.992      ; 4.517      ;
; 1.009 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.992      ; 4.517      ;
; 1.009 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.992      ; 4.517      ;
; 1.015 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.509      ;
; 1.015 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.509      ;
; 1.015 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.509      ;
; 1.015 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.509      ;
; 1.015 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.509      ;
; 1.015 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.509      ;
; 1.015 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.509      ;
; 1.015 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.509      ;
; 1.019 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.962      ; 4.497      ;
; 1.028 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.988      ; 4.532      ;
; 1.028 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.988      ; 4.532      ;
; 1.028 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.988      ; 4.532      ;
; 1.037 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.531      ;
; 1.037 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.531      ;
; 1.037 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.531      ;
; 1.037 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.531      ;
; 1.037 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.531      ;
; 1.037 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.978      ; 4.531      ;
; 1.043 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.991      ; 4.550      ;
; 1.047 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.527      ;
; 1.047 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.527      ;
; 1.047 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.527      ;
; 1.047 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.527      ;
; 1.047 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.527      ;
; 1.047 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.964      ; 4.527      ;
; 1.048 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.993      ; 4.557      ;
; 1.048 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.993      ; 4.557      ;
; 1.060 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.973      ; 4.549      ;
; 1.060 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.973      ; 4.549      ;
; 1.077 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.966      ; 4.559      ;
; 1.077 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.966      ; 4.559      ;
; 1.077 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.966      ; 4.559      ;
; 1.077 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.966      ; 4.559      ;
; 1.077 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.966      ; 4.559      ;
; 1.077 ; DivisorFrequencia:inst4|inst2                      ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.966      ; 4.559      ;
+-------+----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg3  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.119  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.791 ; 10.791 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.258 ; 10.258 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.379  ; 8.379  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.004 ; 10.004 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.515  ; 9.515  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 10.335 ; 10.335 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.089  ; 9.089  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.754  ; 8.754  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.988  ; 8.988  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.939  ; 8.939  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.737  ; 9.737  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 9.686  ; 9.686  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.481  ; 8.481  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.255  ; 9.255  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 9.260  ; 9.260  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.575  ; 8.575  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 10.791 ; 10.791 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.311  ; 8.311  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.124  ; 8.124  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.630  ; 8.630  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 9.968  ; 9.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 7.639  ; 7.639  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.876  ; 7.876  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.831  ; 7.831  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.515  ; 8.515  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.396  ; 8.396  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.109  ; 8.109  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.873  ; 7.873  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.308  ; 7.308  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.040  ; 8.040  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.560  ; 7.560  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.665  ; 7.665  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.966  ; 7.966  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.936  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.568  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 31.049 ; 31.049 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 30.500 ; 30.500 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 30.196 ; 30.196 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 29.706 ; 29.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 30.419 ; 30.419 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 30.435 ; 30.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 30.377 ; 30.377 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 30.992 ; 30.992 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 30.048 ; 30.048 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 31.049 ; 31.049 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 30.410 ; 30.410 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 29.946 ; 29.946 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 29.914 ; 29.914 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 30.122 ; 30.122 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 29.518 ; 29.518 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 30.042 ; 30.042 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 30.255 ; 30.255 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 30.196 ; 30.196 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 29.568 ; 29.568 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 30.522 ; 30.522 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 30.472 ; 30.472 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 30.927 ; 30.927 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.739 ; 29.739 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 30.442 ; 30.442 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 29.958 ; 29.958 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.989 ; 29.989 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.742 ; 29.742 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 30.087 ; 30.087 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 29.270 ; 29.270 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 29.646 ; 29.646 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 29.051 ; 29.051 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 30.181 ; 30.181 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 29.224 ; 29.224 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.119  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 4.936  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.568  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.560 ; 14.560 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.585 ; 12.585 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.560 ; 14.560 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.773 ; 12.773 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.585 ; 12.585 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.648 ; 12.648 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.057 ; 11.057 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.927 ; 11.927 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 12.648 ; 12.648 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.600 ; 11.600 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.334 ; 11.334 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.963 ; 10.963 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.264 ; 11.264 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.510 ; 11.510 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.395 ; 10.395 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.250 ; 12.250 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 10.685 ; 10.685 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 10.767 ; 10.767 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.643 ; 10.643 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.850 ; 11.850 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.640 ; 10.640 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.029 ; 12.029 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.255 ; 11.255 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 10.969 ; 10.969 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.510 ; 11.510 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.648 ; 10.648 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 12.012 ; 12.012 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 12.220 ; 12.220 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.781 ; 11.781 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.292 ; 11.292 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 13.951 ; 13.951 ; Fall       ; clock                         ;
; JR               ; clock                         ; 12.998 ; 12.998 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 12.963 ; 12.963 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 14.315 ; 14.315 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.492 ; 13.492 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.619 ; 14.619 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.508 ; 14.508 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 14.619 ; 14.619 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 13.787 ; 13.787 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.560 ; 14.560 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 14.767 ; 14.767 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.668 ; 12.668 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.282 ; 11.282 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.888 ; 11.888 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 12.668 ; 12.668 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 12.002 ; 12.002 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.658 ; 12.658 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.057 ; 11.057 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.917 ; 11.917 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 12.658 ; 12.658 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.600 ; 11.600 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.304 ; 11.304 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.933 ; 10.933 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.563 ; 11.563 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.747 ; 11.747 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.385 ; 10.385 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.240 ; 12.240 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 10.695 ; 10.695 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 35.518 ; 35.518 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.969 ; 34.969 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 34.665 ; 34.665 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 34.175 ; 34.175 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 34.888 ; 34.888 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 34.904 ; 34.904 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 34.846 ; 34.846 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 35.461 ; 35.461 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 34.517 ; 34.517 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 35.518 ; 35.518 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 34.879 ; 34.879 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 34.415 ; 34.415 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 34.383 ; 34.383 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 34.591 ; 34.591 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 33.987 ; 33.987 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 34.511 ; 34.511 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 34.724 ; 34.724 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 34.665 ; 34.665 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 34.037 ; 34.037 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 34.991 ; 34.991 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 34.941 ; 34.941 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 35.396 ; 35.396 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 34.208 ; 34.208 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 34.911 ; 34.911 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 34.427 ; 34.427 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 34.458 ; 34.458 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 34.211 ; 34.211 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 34.556 ; 34.556 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.739 ; 33.739 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 34.115 ; 34.115 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 33.520 ; 33.520 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.650 ; 34.650 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 33.693 ; 33.693 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.190 ; 12.190 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 12.190 ; 12.190 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.781 ; 11.781 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.505 ; 11.505 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.272 ; 11.272 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.250 ; 12.250 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.438 ; 11.438 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.250 ; 12.250 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.580 ; 11.580 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 10.695 ; 10.695 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 12.019 ; 12.019 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 12.019 ; 12.019 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.255 ; 11.255 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.989 ; 10.989 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.648 ; 10.648 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.860 ; 11.860 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 10.757 ; 10.757 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.623 ; 10.623 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.860 ; 11.860 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.660 ; 10.660 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 12.011 ; 12.011 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.304 ; 11.304 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.963 ; 10.963 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 12.011 ; 12.011 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.119  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 7.308  ; 7.308  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.258 ; 10.258 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.379  ; 8.379  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.004 ; 10.004 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.515  ; 9.515  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 10.335 ; 10.335 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.089  ; 9.089  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.754  ; 8.754  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.988  ; 8.988  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.939  ; 8.939  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.737  ; 9.737  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 9.686  ; 9.686  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.481  ; 8.481  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.255  ; 9.255  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 9.260  ; 9.260  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.575  ; 8.575  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 10.791 ; 10.791 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.311  ; 8.311  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.124  ; 8.124  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.630  ; 8.630  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 9.968  ; 9.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 7.639  ; 7.639  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.876  ; 7.876  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.831  ; 7.831  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.515  ; 8.515  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.396  ; 8.396  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.109  ; 8.109  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.873  ; 7.873  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.308  ; 7.308  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.040  ; 8.040  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.560  ; 7.560  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.665  ; 7.665  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.966  ; 7.966  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.936  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.568  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 8.458  ; 8.458  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 11.636 ; 11.636 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 9.135  ; 9.135  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 8.900  ; 8.900  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 10.686 ; 10.686 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 10.340 ; 10.340 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 10.215 ; 10.215 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 9.872  ; 9.872  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 11.274 ; 11.274 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 10.300 ; 10.300 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 9.440  ; 9.440  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 10.623 ; 10.623 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 10.973 ; 10.973 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 10.452 ; 10.452 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 10.634 ; 10.634 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 9.297  ; 9.297  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 9.648  ; 9.648  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 9.576  ; 9.576  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 9.720  ; 9.720  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 9.593  ; 9.593  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 11.304 ; 11.304 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 10.304 ; 10.304 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 9.420  ; 9.420  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 9.964  ; 9.964  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 9.915  ; 9.915  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 9.553  ; 9.553  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 9.429  ; 9.429  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 9.511  ; 9.511  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 8.824  ; 8.824  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 8.842  ; 8.842  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 8.458  ; 8.458  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 9.333  ; 9.333  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 9.303  ; 9.303  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.119  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 4.936  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.568  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 12.069 ; 12.069 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.069 ; 12.069 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 12.816 ; 12.816 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.185 ; 12.185 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.069 ; 12.069 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 10.395 ; 10.395 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.057 ; 11.057 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.927 ; 11.927 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 12.648 ; 12.648 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.600 ; 11.600 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.334 ; 11.334 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.963 ; 10.963 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.264 ; 11.264 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.510 ; 11.510 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.395 ; 10.395 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.250 ; 12.250 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 10.685 ; 10.685 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 10.767 ; 10.767 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.643 ; 10.643 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.850 ; 11.850 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.640 ; 10.640 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.029 ; 12.029 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.255 ; 11.255 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 10.969 ; 10.969 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.510 ; 11.510 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.648 ; 10.648 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 12.012 ; 12.012 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 12.220 ; 12.220 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.781 ; 11.781 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.292 ; 11.292 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 12.499 ; 12.499 ; Fall       ; clock                         ;
; JR               ; clock                         ; 11.370 ; 11.370 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 12.046 ; 12.046 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 12.864 ; 12.864 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 12.034 ; 12.034 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 12.325 ; 12.325 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 12.365 ; 12.365 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 13.807 ; 13.807 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.325 ; 12.325 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 12.816 ; 12.816 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 12.416 ; 12.416 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 11.282 ; 11.282 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.282 ; 11.282 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.888 ; 11.888 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 12.668 ; 12.668 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 12.002 ; 12.002 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 10.385 ; 10.385 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.057 ; 11.057 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.917 ; 11.917 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 12.658 ; 12.658 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.600 ; 11.600 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.304 ; 11.304 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.933 ; 10.933 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.563 ; 11.563 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.747 ; 11.747 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.385 ; 10.385 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.240 ; 12.240 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 10.695 ; 10.695 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 11.862 ; 11.862 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 15.085 ; 15.085 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 15.399 ; 15.399 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 11.862 ; 11.862 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 14.473 ; 14.473 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 14.651 ; 14.651 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 15.380 ; 15.380 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 13.487 ; 13.487 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 14.754 ; 14.754 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 14.172 ; 14.172 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 14.644 ; 14.644 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 12.392 ; 12.392 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 14.416 ; 14.416 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 14.550 ; 14.550 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 14.942 ; 14.942 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 12.119 ; 12.119 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 15.793 ; 15.793 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 14.295 ; 14.295 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 13.594 ; 13.594 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 13.723 ; 13.723 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 15.158 ; 15.158 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 14.502 ; 14.502 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 13.398 ; 13.398 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 13.264 ; 13.264 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 13.723 ; 13.723 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 13.815 ; 13.815 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 14.084 ; 14.084 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 14.256 ; 14.256 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 14.161 ; 14.161 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 14.851 ; 14.851 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 13.723 ; 13.723 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 14.168 ; 14.168 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 14.847 ; 14.847 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 11.272 ; 11.272 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 12.190 ; 12.190 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.781 ; 11.781 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.505 ; 11.505 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.272 ; 11.272 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 10.695 ; 10.695 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.438 ; 11.438 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.250 ; 12.250 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.580 ; 11.580 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 10.695 ; 10.695 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 10.648 ; 10.648 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 12.019 ; 12.019 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.255 ; 11.255 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.989 ; 10.989 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.648 ; 10.648 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 10.623 ; 10.623 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 10.757 ; 10.757 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.623 ; 10.623 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.860 ; 11.860 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.660 ; 10.660 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 10.963 ; 10.963 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.304 ; 11.304 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.963 ; 10.963 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 12.011 ; 12.011 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -12.188 ; -9823.913     ;
; clock                         ; -6.634  ; -311.266      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -1.549 ; -3.374        ;
; DivisorFrequencia:inst4|inst2 ; -0.240 ; -0.907        ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -12.188 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.794     ;
; -12.188 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.794     ;
; -12.188 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.794     ;
; -12.188 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.794     ;
; -12.188 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.794     ;
; -12.188 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.794     ;
; -12.188 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.794     ;
; -12.188 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.794     ;
; -12.162 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.068      ; 12.762     ;
; -12.162 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.068      ; 12.762     ;
; -12.162 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.068      ; 12.762     ;
; -12.162 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.068      ; 12.762     ;
; -12.162 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.068      ; 12.762     ;
; -12.162 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.068      ; 12.762     ;
; -12.162 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.068      ; 12.762     ;
; -12.162 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.068      ; 12.762     ;
; -12.160 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.761     ;
; -12.160 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.761     ;
; -12.160 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.761     ;
; -12.160 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.761     ;
; -12.160 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.761     ;
; -12.160 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.761     ;
; -12.160 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.761     ;
; -12.160 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.761     ;
; -12.069 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.670     ;
; -12.069 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.670     ;
; -12.069 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.670     ;
; -12.069 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.670     ;
; -12.069 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.670     ;
; -12.069 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.670     ;
; -12.069 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.670     ;
; -12.069 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.670     ;
; -12.051 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.656     ;
; -12.051 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.656     ;
; -12.051 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.656     ;
; -12.051 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.656     ;
; -12.051 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.656     ;
; -12.051 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.656     ;
; -12.051 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.656     ;
; -12.051 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.656     ;
; -12.049 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.654     ;
; -12.049 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.654     ;
; -12.049 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.654     ;
; -12.049 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.654     ;
; -12.049 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.654     ;
; -12.049 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.654     ;
; -12.049 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.654     ;
; -12.049 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.073      ; 12.654     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.064      ; 12.632     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.064      ; 12.632     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.064      ; 12.632     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.064      ; 12.632     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.064      ; 12.632     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.064      ; 12.632     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.064      ; 12.632     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.064      ; 12.632     ;
; -12.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.623     ;
; -12.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.623     ;
; -12.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.623     ;
; -12.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.623     ;
; -12.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.623     ;
; -12.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.623     ;
; -12.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.623     ;
; -12.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.623     ;
; -12.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.067      ; 12.614     ;
; -12.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.067      ; 12.614     ;
; -12.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.067      ; 12.614     ;
; -12.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.067      ; 12.614     ;
; -12.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.067      ; 12.614     ;
; -12.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.067      ; 12.614     ;
; -12.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.067      ; 12.614     ;
; -12.015 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.067      ; 12.614     ;
; -12.012 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.618     ;
; -12.012 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.618     ;
; -12.012 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.618     ;
; -12.012 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.618     ;
; -12.012 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.618     ;
; -12.012 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.618     ;
; -12.012 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.618     ;
; -12.012 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.074      ; 12.618     ;
; -12.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.072      ; 12.615     ;
; -12.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.072      ; 12.615     ;
; -12.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.072      ; 12.615     ;
; -12.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.072      ; 12.615     ;
; -12.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.072      ; 12.615     ;
; -12.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.072      ; 12.615     ;
; -12.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.072      ; 12.615     ;
; -12.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.072      ; 12.615     ;
; -12.004 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.076      ; 12.612     ;
; -12.004 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.076      ; 12.612     ;
; -12.004 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.076      ; 12.612     ;
; -12.004 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.076      ; 12.612     ;
; -12.004 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.076      ; 12.612     ;
; -12.004 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.076      ; 12.612     ;
; -12.004 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.076      ; 12.612     ;
; -12.004 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.076      ; 12.612     ;
; -11.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.597     ;
; -11.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.597     ;
; -11.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.597     ;
; -11.996 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.069      ; 12.597     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.634 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.614      ;
; -6.634 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.614      ;
; -6.634 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.614      ;
; -6.634 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.614      ;
; -6.634 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.614      ;
; -6.634 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.614      ;
; -6.634 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.614      ;
; -6.634 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.614      ;
; -6.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.457      ;
; -6.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.457      ;
; -6.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.457      ;
; -6.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.457      ;
; -6.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.457      ;
; -6.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.457      ;
; -6.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.457      ;
; -6.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.457      ;
; -6.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.463      ;
; -6.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.463      ;
; -6.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.463      ;
; -6.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.463      ;
; -6.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.463      ;
; -6.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.463      ;
; -6.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.463      ;
; -6.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.463      ;
; -6.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.432      ;
; -6.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.432      ;
; -6.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.432      ;
; -6.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.432      ;
; -6.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.432      ;
; -6.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.432      ;
; -6.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.432      ;
; -6.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.432      ;
; -6.430 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.431      ;
; -6.430 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.431      ;
; -6.430 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.431      ;
; -6.430 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.431      ;
; -6.430 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.431      ;
; -6.430 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.431      ;
; -6.430 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.431      ;
; -6.430 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.431      ;
; -6.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.331      ;
; -6.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.331      ;
; -6.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.331      ;
; -6.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.331      ;
; -6.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.331      ;
; -6.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.331      ;
; -6.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.331      ;
; -6.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.331      ;
; -6.293 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.275      ;
; -6.293 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.275      ;
; -6.293 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.275      ;
; -6.293 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.275      ;
; -6.293 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.275      ;
; -6.293 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.275      ;
; -6.293 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.275      ;
; -6.293 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.275      ;
; -6.278 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.281      ;
; -6.278 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.281      ;
; -6.278 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.281      ;
; -6.278 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.281      ;
; -6.278 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.281      ;
; -6.278 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.281      ;
; -6.278 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.281      ;
; -6.278 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.281      ;
; -6.246 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.249      ;
; -6.246 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.249      ;
; -6.246 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.249      ;
; -6.246 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.249      ;
; -6.246 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.249      ;
; -6.246 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.249      ;
; -6.246 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.249      ;
; -6.246 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.249      ;
; -6.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.189      ;
; -6.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.189      ;
; -6.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.189      ;
; -6.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.189      ;
; -6.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.189      ;
; -6.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.189      ;
; -6.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.189      ;
; -6.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 7.189      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.197 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.198      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.549 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.623      ; 0.367      ;
; -1.049 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.623      ; 0.367      ;
; -0.975 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.692      ; 0.996      ;
; -0.850 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.713      ; 1.142      ;
; -0.475 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.692      ; 0.996      ;
; -0.350 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.713      ; 1.142      ;
; 0.215  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.930  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.073     ; 0.495      ;
; 1.043  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.071     ; 0.610      ;
; 1.044  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 0.613      ;
; 1.051  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.075     ; 0.614      ;
; 1.056  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 0.625      ;
; 1.060  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 0.629      ;
; 1.061  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.073     ; 0.626      ;
; 1.081  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.074     ; 0.645      ;
; 1.082  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.074     ; 0.646      ;
; 1.091  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.076     ; 0.653      ;
; 1.092  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.076     ; 0.654      ;
; 1.171  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.075     ; 0.734      ;
; 1.182  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.071     ; 0.749      ;
; 1.191  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.071     ; 0.758      ;
; 1.198  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.070     ; 0.766      ;
; 1.204  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.072     ; 0.770      ;
; 1.652  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.070     ; 1.220      ;
; 1.727  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.075     ; 1.290      ;
; 1.730  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.088     ; 1.280      ;
; 1.738  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|03 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 1.307      ;
; 1.755  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.064     ; 1.329      ;
; 1.759  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.329      ;
; 1.766  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 1.335      ;
; 1.784  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.051     ; 1.371      ;
; 1.807  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.079     ; 1.366      ;
; 1.810  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|07 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.061     ; 1.387      ;
; 1.815  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.070     ; 1.383      ;
; 1.825  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.093     ; 1.370      ;
; 1.830  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.094     ; 1.374      ;
; 1.834  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.082     ; 1.390      ;
; 1.844  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|02 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.414      ;
; 1.849  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.086     ; 1.401      ;
; 1.851  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.421      ;
; 1.852  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.082     ; 1.408      ;
; 1.856  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.065     ; 1.429      ;
; 1.856  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg15                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.066     ; 1.428      ;
; 1.857  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.071     ; 1.424      ;
; 1.861  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.080     ; 1.419      ;
; 1.865  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.050     ; 1.453      ;
; 1.866  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.468      ;
; 1.867  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.061     ; 1.444      ;
; 1.868  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.438      ;
; 1.868  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|03 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.050     ; 1.456      ;
; 1.878  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg17                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.064     ; 1.452      ;
; 1.881  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.088     ; 1.431      ;
; 1.882  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.079     ; 1.441      ;
; 1.884  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.080     ; 1.442      ;
; 1.888  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.055     ; 1.471      ;
; 1.890  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 1.459      ;
; 1.892  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.071     ; 1.459      ;
; 1.894  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.496      ;
; 1.896  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|03 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.466      ;
; 1.903  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.070     ; 1.471      ;
; 1.906  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.073     ; 1.471      ;
; 1.906  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.075     ; 1.469      ;
; 1.908  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.080     ; 1.466      ;
; 1.908  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|03 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.478      ;
; 1.910  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.084     ; 1.464      ;
; 1.914  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.484      ;
; 1.915  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.485      ;
; 1.915  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 1.484      ;
; 1.918  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.071     ; 1.485      ;
; 1.918  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.073     ; 1.483      ;
; 1.921  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.080     ; 1.479      ;
; 1.922  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 1.491      ;
; 1.929  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg14                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.073     ; 1.494      ;
; 1.929  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.070     ; 1.497      ;
; 1.935  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.094     ; 1.479      ;
; 1.936  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.085     ; 1.489      ;
; 1.940  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.042     ; 1.536      ;
; 1.940  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.068     ; 1.510      ;
; 1.941  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.045     ; 1.534      ;
; 1.943  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.080     ; 1.501      ;
; 1.944  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.075     ; 1.507      ;
; 1.945  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 1.514      ;
; 1.949  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.054     ; 1.533      ;
; 1.950  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.072     ; 1.516      ;
; 1.952  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg14                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.063     ; 1.527      ;
; 1.953  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.080     ; 1.511      ;
; 1.956  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.089     ; 1.505      ;
; 1.965  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 1.534      ;
; 1.967  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.045     ; 1.560      ;
; 1.972  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.086     ; 1.524      ;
; 1.976  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.069     ; 1.545      ;
; 1.982  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|03 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.048     ; 1.572      ;
; 1.988  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.061     ; 1.565      ;
; 1.989  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.061     ; 1.566      ;
; 1.990  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.048     ; 1.580      ;
; 1.997  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.074     ; 1.561      ;
; 2.000  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.065     ; 1.573      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.240 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.747      ; 1.800      ;
; -0.140 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 1.924      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 1.925      ;
; -0.082 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.776      ; 1.987      ;
; -0.082 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.776      ; 1.987      ;
; -0.082 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.776      ; 1.987      ;
; -0.082 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.776      ; 1.987      ;
; -0.018 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.762      ; 2.037      ;
; -0.015 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.756      ; 2.034      ;
; -0.009 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.754      ; 2.038      ;
; -0.009 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.754      ; 2.038      ;
; -0.009 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.754      ; 2.038      ;
; 0.018  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.777      ; 2.088      ;
; 0.019  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.759      ; 2.071      ;
; 0.020  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.747      ; 2.060      ;
; 0.027  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.760      ; 2.080      ;
; 0.027  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.760      ; 2.080      ;
; 0.037  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.756      ; 2.086      ;
; 0.037  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.756      ; 2.086      ;
; 0.037  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.756      ; 2.086      ;
; 0.037  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.756      ; 2.086      ;
; 0.051  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.776      ; 2.120      ;
; 0.051  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.776      ; 2.120      ;
; 0.051  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.776      ; 2.120      ;
; 0.054  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.131      ;
; 0.054  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.131      ;
; 0.054  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.131      ;
; 0.054  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.131      ;
; 0.073  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.770      ; 2.136      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.077  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.141      ;
; 0.078  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.142      ;
; 0.078  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.142      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.143      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.143      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.143      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.760      ; 2.132      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.143      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.143      ;
; 0.079  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.143      ;
; 0.089  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.153      ;
; 0.089  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.153      ;
; 0.089  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.153      ;
; 0.089  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.153      ;
; 0.089  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.153      ;
; 0.089  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.153      ;
; 0.097  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.161      ;
; 0.097  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.161      ;
; 0.097  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.161      ;
; 0.097  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.161      ;
; 0.097  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.161      ;
; 0.097  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.161      ;
; 0.097  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.161      ;
; 0.097  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.161      ;
; 0.102  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.770      ; 2.165      ;
; 0.105  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.780      ; 2.178      ;
; 0.105  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.780      ; 2.178      ;
; 0.105  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.780      ; 2.178      ;
; 0.107  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.184      ;
; 0.107  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.184      ;
; 0.113  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.771      ; 2.177      ;
; 0.124  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.780      ; 2.197      ;
; 0.124  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.780      ; 2.197      ;
; 0.124  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.780      ; 2.197      ;
; 0.124  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.780      ; 2.197      ;
; 0.126  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.203      ;
; 0.126  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.203      ;
; 0.132  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.762      ; 2.187      ;
; 0.145  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.782      ; 2.220      ;
; 0.145  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.782      ; 2.220      ;
; 0.145  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.782      ; 2.220      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.227      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.763      ; 2.206      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.227      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.227      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.227      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.763      ; 2.206      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.227      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.227      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.227      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.763      ; 2.206      ;
; 0.150  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.784      ; 2.227      ;
; 0.153  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.761      ; 2.207      ;
; 0.153  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.761      ; 2.207      ;
; 0.153  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.761      ; 2.207      ;
; 0.158  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.783      ; 2.234      ;
; 0.160  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.759      ; 2.212      ;
; 0.160  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.759      ; 2.212      ;
; 0.160  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.759      ; 2.212      ;
; 0.160  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.759      ; 2.212      ;
; 0.160  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.759      ; 2.212      ;
; 0.160  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.759      ; 2.212      ;
; 0.163  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.760      ; 2.216      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_datain_reg3  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.641  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 5.792  ; 5.792  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.441  ; 5.441  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.678  ; 4.678  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.486  ; 5.486  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.239  ; 5.239  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.487  ; 5.487  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.022  ; 5.022  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.859  ; 4.859  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.970  ; 4.970  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.844  ; 4.844  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.213  ; 5.213  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 5.337  ; 5.337  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.704  ; 4.704  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 5.009  ; 5.009  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 5.001  ; 5.001  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.672  ; 4.672  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 5.792  ; 5.792  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.558  ; 4.558  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.490  ; 4.490  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.700  ; 4.700  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 5.332  ; 5.332  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.252  ; 4.252  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.339  ; 4.339  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.327  ; 4.327  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.692  ; 4.692  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.621  ; 4.621  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.452  ; 4.452  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.341  ; 4.341  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.052  ; 4.052  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.404  ; 4.404  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.192  ; 4.192  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.240  ; 4.240  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.391  ; 4.391  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.507  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.354  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 14.358 ; 14.358 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 13.935 ; 13.935 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 13.835 ; 13.835 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 13.581 ; 13.581 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 13.979 ; 13.979 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 13.881 ; 13.881 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 13.937 ; 13.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 14.148 ; 14.148 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 13.787 ; 13.787 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 14.358 ; 14.358 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 13.911 ; 13.911 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 13.721 ; 13.721 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 13.700 ; 13.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 13.783 ; 13.783 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 13.538 ; 13.538 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 13.761 ; 13.761 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 13.885 ; 13.885 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 13.828 ; 13.828 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 13.551 ; 13.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 13.963 ; 13.963 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 14.008 ; 14.008 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 14.165 ; 14.165 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 13.629 ; 13.629 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 13.953 ; 13.953 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 13.731 ; 13.731 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 13.706 ; 13.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 13.632 ; 13.632 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 13.719 ; 13.719 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 13.420 ; 13.420 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 13.577 ; 13.577 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 13.333 ; 13.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 13.832 ; 13.832 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 13.420 ; 13.420 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.641  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.507  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 2.354  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.919  ; 7.919  ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.071  ; 7.071  ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.919  ; 7.919  ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.211  ; 7.211  ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.071  ; 7.071  ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 7.117  ; 7.117  ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.447  ; 6.447  ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.897  ; 6.897  ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 7.117  ; 7.117  ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.911  ; 6.911  ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.662  ; 6.662  ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.473  ; 6.473  ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.378  ; 6.378  ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.333  ; 6.333  ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.414  ; 6.414  ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.588  ; 6.588  ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.100  ; 6.100  ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.913  ; 6.913  ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.581  ; 6.581  ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.168  ; 6.168  ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.554  ; 6.554  ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.419  ; 6.419  ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.259  ; 6.259  ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.213  ; 6.213  ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.843  ; 6.843  ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.111  ; 6.111  ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.859  ; 6.859  ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.479  ; 6.479  ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.294  ; 6.294  ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.658  ; 6.658  ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.221  ; 6.221  ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.668  ; 6.668  ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.815  ; 6.815  ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.944  ; 6.944  ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.742  ; 6.742  ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.515  ; 6.515  ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.485  ; 6.485  ; Fall       ; clock                         ;
; JAL              ; clock                         ; 7.766  ; 7.766  ; Fall       ; clock                         ;
; JR               ; clock                         ; 7.278  ; 7.278  ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 7.253  ; 7.253  ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.900  ; 7.900  ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.512  ; 7.512  ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 8.011  ; 8.011  ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.953  ; 7.953  ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 8.011  ; 8.011  ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 7.616  ; 7.616  ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.919  ; 7.919  ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 8.035  ; 8.035  ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 7.137  ; 7.137  ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.552  ; 6.552  ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.868  ; 6.868  ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 7.137  ; 7.137  ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.891  ; 6.891  ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.652  ; 6.652  ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 7.127  ; 7.127  ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.447  ; 6.447  ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.887  ; 6.887  ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 7.127  ; 7.127  ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.911  ; 6.911  ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.662  ; 6.662  ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.443  ; 6.443  ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.378  ; 6.378  ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.303  ; 6.303  ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.554  ; 6.554  ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.688  ; 6.688  ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.090  ; 6.090  ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.903  ; 6.903  ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.581  ; 6.581  ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.178  ; 6.178  ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.554  ; 6.554  ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 17.044 ; 17.044 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 16.621 ; 16.621 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 16.521 ; 16.521 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 16.267 ; 16.267 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 16.665 ; 16.665 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 16.567 ; 16.567 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 16.623 ; 16.623 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 16.834 ; 16.834 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 16.473 ; 16.473 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 17.044 ; 17.044 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 16.597 ; 16.597 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 16.407 ; 16.407 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 16.386 ; 16.386 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 16.469 ; 16.469 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 16.224 ; 16.224 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 16.447 ; 16.447 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 16.571 ; 16.571 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 16.514 ; 16.514 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 16.237 ; 16.237 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 16.649 ; 16.649 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 16.694 ; 16.694 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 16.851 ; 16.851 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 16.315 ; 16.315 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 16.639 ; 16.639 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 16.417 ; 16.417 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 16.392 ; 16.392 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 16.318 ; 16.318 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 16.405 ; 16.405 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 16.106 ; 16.106 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 16.263 ; 16.263 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 16.019 ; 16.019 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 16.518 ; 16.518 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 16.106 ; 16.106 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.914  ; 6.914  ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.668  ; 6.668  ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.825  ; 6.825  ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.914  ; 6.914  ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.742  ; 6.742  ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.675  ; 6.675  ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.465  ; 6.465  ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.913  ; 6.913  ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.588  ; 6.588  ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.913  ; 6.913  ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.571  ; 6.571  ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.178  ; 6.178  ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.544  ; 6.544  ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.849  ; 6.849  ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.849  ; 6.849  ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.479  ; 6.479  ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.314  ; 6.314  ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.628  ; 6.628  ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.221  ; 6.221  ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.853  ; 6.853  ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.419  ; 6.419  ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.249  ; 6.249  ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.193  ; 6.193  ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.853  ; 6.853  ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.131  ; 6.131  ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.827  ; 6.827  ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.443  ; 6.443  ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.378  ; 6.378  ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.333  ; 6.333  ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.404  ; 6.404  ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.827  ; 6.827  ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.641 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.052 ; 4.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.441 ; 5.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.678 ; 4.678 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.486 ; 5.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.239 ; 5.239 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.487 ; 5.487 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.022 ; 5.022 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.859 ; 4.859 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.970 ; 4.970 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.844 ; 4.844 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.213 ; 5.213 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 5.337 ; 5.337 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.704 ; 4.704 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 5.009 ; 5.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 5.001 ; 5.001 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.672 ; 4.672 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 5.792 ; 5.792 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.558 ; 4.558 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.490 ; 4.490 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.700 ; 4.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 5.332 ; 5.332 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.252 ; 4.252 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.339 ; 4.339 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.327 ; 4.327 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.692 ; 4.692 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.621 ; 4.621 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.452 ; 4.452 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.341 ; 4.341 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.052 ; 4.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.404 ; 4.404 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.192 ; 4.192 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.240 ; 4.240 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.391 ; 4.391 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.507 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.354 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.566 ; 4.566 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 5.992 ; 5.992 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.879 ; 4.879 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 4.761 ; 4.761 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.603 ; 5.603 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.326 ; 5.326 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.391 ; 5.391 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.177 ; 5.177 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.821 ; 5.821 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.536 ; 5.536 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.016 ; 5.016 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.543 ; 5.543 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.687 ; 5.687 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 5.494 ; 5.494 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.541 ; 5.541 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 4.980 ; 4.980 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.136 ; 5.136 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.077 ; 5.077 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.173 ; 5.173 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 5.069 ; 5.069 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.883 ; 5.883 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.388 ; 5.388 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 4.996 ; 4.996 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.250 ; 5.250 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.208 ; 5.208 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.046 ; 5.046 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 4.997 ; 4.997 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 4.985 ; 4.985 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.723 ; 4.723 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 4.730 ; 4.730 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 4.566 ; 4.566 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 4.964 ; 4.964 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.974 ; 4.974 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.641 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.507 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.354 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 6.832 ; 6.832 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 6.832 ; 6.832 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.159 ; 7.159 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.969 ; 6.969 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 6.832 ; 6.832 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.100 ; 6.100 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.447 ; 6.447 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 7.117 ; 7.117 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.911 ; 6.911 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.662 ; 6.662 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.473 ; 6.473 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.378 ; 6.378 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.588 ; 6.588 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.100 ; 6.100 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.913 ; 6.913 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.168 ; 6.168 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.554 ; 6.554 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.259 ; 6.259 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.213 ; 6.213 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.843 ; 6.843 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.111 ; 6.111 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.859 ; 6.859 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.479 ; 6.479 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.294 ; 6.294 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.658 ; 6.658 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.221 ; 6.221 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.668 ; 6.668 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.815 ; 6.815 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.944 ; 6.944 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.742 ; 6.742 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.515 ; 6.515 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.485 ; 6.485 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 7.086 ; 7.086 ; Fall       ; clock                         ;
; JR               ; clock                         ; 6.512 ; 6.512 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 6.816 ; 6.816 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.220 ; 7.220 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.832 ; 6.832 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.910 ; 6.910 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 6.983 ; 6.983 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.622 ; 7.622 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.910 ; 6.910 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.159 ; 7.159 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 6.959 ; 6.959 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.552 ; 6.552 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.552 ; 6.552 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.868 ; 6.868 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 7.137 ; 7.137 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.891 ; 6.891 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.652 ; 6.652 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.090 ; 6.090 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.447 ; 6.447 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.887 ; 6.887 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 7.127 ; 7.127 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.911 ; 6.911 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.662 ; 6.662 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.378 ; 6.378 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.303 ; 6.303 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.554 ; 6.554 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.688 ; 6.688 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.090 ; 6.090 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.903 ; 6.903 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.178 ; 6.178 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.554 ; 6.554 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.673 ; 6.673 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 8.112 ; 8.112 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.277 ; 8.277 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 6.673 ; 6.673 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.928 ; 7.928 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.866 ; 7.866 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 8.341 ; 8.341 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.434 ; 7.434 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 8.013 ; 8.013 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.916 ; 7.916 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.912 ; 7.912 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 6.963 ; 6.963 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 7.875 ; 7.875 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.969 ; 7.969 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 8.106 ; 8.106 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 6.828 ; 6.828 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 8.514 ; 8.514 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.854 ; 7.854 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.502 ; 7.502 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.554 ; 7.554 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 8.263 ; 8.263 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.945 ; 7.945 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.400 ; 7.400 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.412 ; 7.412 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 7.552 ; 7.552 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.638 ; 7.638 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.728 ; 7.728 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.757 ; 7.757 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.737 ; 7.737 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 8.063 ; 8.063 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.561 ; 7.561 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.763 ; 7.763 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 8.035 ; 8.035 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.465 ; 6.465 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.668 ; 6.668 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.825 ; 6.825 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.914 ; 6.914 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.742 ; 6.742 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.675 ; 6.675 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.465 ; 6.465 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.178 ; 6.178 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.588 ; 6.588 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.913 ; 6.913 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.571 ; 6.571 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.178 ; 6.178 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.544 ; 6.544 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.221 ; 6.221 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.849 ; 6.849 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.479 ; 6.479 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.628 ; 6.628 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.221 ; 6.221 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.131 ; 6.131 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.249 ; 6.249 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.193 ; 6.193 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.853 ; 6.853 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.131 ; 6.131 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.378 ; 6.378 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.404 ; 6.404 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.827 ; 6.827 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+--------------------------------+------------+--------+----------+---------+---------------------+
; Clock                          ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -27.371    ; -2.522 ; N/A      ; N/A     ; -2.000              ;
;  DivisorFrequencia:inst4|inst2 ; -27.371    ; -0.240 ; N/A      ; N/A     ; -0.500              ;
;  clock                         ; -14.969    ; -2.522 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                ; -22248.505 ; -4.462 ; 0.0      ; 0.0     ; -1401.758           ;
;  DivisorFrequencia:inst4|inst2 ; -21591.204 ; -0.907 ; N/A      ; N/A     ; -1024.000           ;
;  clock                         ; -657.301   ; -4.462 ; N/A      ; N/A     ; -377.758            ;
+--------------------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.119  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.791 ; 10.791 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.258 ; 10.258 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.379  ; 8.379  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.004 ; 10.004 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.515  ; 9.515  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 10.335 ; 10.335 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.089  ; 9.089  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.754  ; 8.754  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.988  ; 8.988  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.939  ; 8.939  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.737  ; 9.737  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 9.686  ; 9.686  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.481  ; 8.481  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.255  ; 9.255  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 9.260  ; 9.260  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.575  ; 8.575  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 10.791 ; 10.791 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.311  ; 8.311  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.124  ; 8.124  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.630  ; 8.630  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 9.968  ; 9.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 7.639  ; 7.639  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.876  ; 7.876  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.831  ; 7.831  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.515  ; 8.515  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.396  ; 8.396  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.109  ; 8.109  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.873  ; 7.873  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.308  ; 7.308  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.040  ; 8.040  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.560  ; 7.560  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.665  ; 7.665  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.966  ; 7.966  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.936  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.568  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 31.049 ; 31.049 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 30.500 ; 30.500 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 30.196 ; 30.196 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 29.706 ; 29.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 30.419 ; 30.419 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 30.435 ; 30.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 30.377 ; 30.377 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 30.992 ; 30.992 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 30.048 ; 30.048 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 31.049 ; 31.049 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 30.410 ; 30.410 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 29.946 ; 29.946 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 29.914 ; 29.914 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 30.122 ; 30.122 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 29.518 ; 29.518 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 30.042 ; 30.042 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 30.255 ; 30.255 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 30.196 ; 30.196 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 29.568 ; 29.568 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 30.522 ; 30.522 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 30.472 ; 30.472 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 30.927 ; 30.927 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.739 ; 29.739 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 30.442 ; 30.442 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 29.958 ; 29.958 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.989 ; 29.989 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.742 ; 29.742 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 30.087 ; 30.087 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 29.270 ; 29.270 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 29.646 ; 29.646 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 29.051 ; 29.051 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 30.181 ; 30.181 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 29.224 ; 29.224 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.119  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 4.936  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.568  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.560 ; 14.560 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.585 ; 12.585 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.560 ; 14.560 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.773 ; 12.773 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.585 ; 12.585 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.648 ; 12.648 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.057 ; 11.057 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.927 ; 11.927 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 12.648 ; 12.648 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.600 ; 11.600 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.334 ; 11.334 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.963 ; 10.963 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.264 ; 11.264 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.510 ; 11.510 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.395 ; 10.395 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.250 ; 12.250 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 10.685 ; 10.685 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 10.767 ; 10.767 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.643 ; 10.643 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.850 ; 11.850 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.640 ; 10.640 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.029 ; 12.029 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.255 ; 11.255 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 10.969 ; 10.969 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.510 ; 11.510 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.648 ; 10.648 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 12.012 ; 12.012 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 12.220 ; 12.220 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.781 ; 11.781 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.292 ; 11.292 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 13.951 ; 13.951 ; Fall       ; clock                         ;
; JR               ; clock                         ; 12.998 ; 12.998 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 12.963 ; 12.963 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 14.315 ; 14.315 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.492 ; 13.492 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.619 ; 14.619 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.508 ; 14.508 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 14.619 ; 14.619 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 13.787 ; 13.787 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.560 ; 14.560 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 14.767 ; 14.767 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.668 ; 12.668 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.282 ; 11.282 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.888 ; 11.888 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 12.668 ; 12.668 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 12.002 ; 12.002 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.658 ; 12.658 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.057 ; 11.057 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.917 ; 11.917 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 12.658 ; 12.658 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.600 ; 11.600 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.304 ; 11.304 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.933 ; 10.933 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.563 ; 11.563 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.747 ; 11.747 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.385 ; 10.385 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.240 ; 12.240 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.590 ; 11.590 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 10.695 ; 10.695 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 35.518 ; 35.518 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.969 ; 34.969 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 34.665 ; 34.665 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 34.175 ; 34.175 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 34.888 ; 34.888 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 34.904 ; 34.904 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 34.846 ; 34.846 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 35.461 ; 35.461 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 34.517 ; 34.517 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 35.518 ; 35.518 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 34.879 ; 34.879 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 34.415 ; 34.415 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 34.383 ; 34.383 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 34.591 ; 34.591 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 33.987 ; 33.987 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 34.511 ; 34.511 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 34.724 ; 34.724 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 34.665 ; 34.665 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 34.037 ; 34.037 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 34.991 ; 34.991 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 34.941 ; 34.941 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 35.396 ; 35.396 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 34.208 ; 34.208 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 34.911 ; 34.911 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 34.427 ; 34.427 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 34.458 ; 34.458 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 34.211 ; 34.211 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 34.556 ; 34.556 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.739 ; 33.739 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 34.115 ; 34.115 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 33.520 ; 33.520 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.650 ; 34.650 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 33.693 ; 33.693 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.190 ; 12.190 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 12.022 ; 12.022 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 12.190 ; 12.190 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.781 ; 11.781 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.505 ; 11.505 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.272 ; 11.272 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.250 ; 12.250 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.438 ; 11.438 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.250 ; 12.250 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.580 ; 11.580 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 10.695 ; 10.695 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 12.019 ; 12.019 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 12.019 ; 12.019 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.255 ; 11.255 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.989 ; 10.989 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.648 ; 10.648 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.860 ; 11.860 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 10.757 ; 10.757 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.623 ; 10.623 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.860 ; 11.860 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.660 ; 10.660 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 12.011 ; 12.011 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.304 ; 11.304 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.021 ; 11.021 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.963 ; 10.963 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 12.011 ; 12.011 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.641 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.052 ; 4.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.441 ; 5.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.678 ; 4.678 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.486 ; 5.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.239 ; 5.239 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.487 ; 5.487 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.022 ; 5.022 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.859 ; 4.859 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.970 ; 4.970 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.844 ; 4.844 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.213 ; 5.213 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 5.337 ; 5.337 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.704 ; 4.704 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 5.009 ; 5.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 5.001 ; 5.001 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.672 ; 4.672 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 5.792 ; 5.792 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.558 ; 4.558 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.490 ; 4.490 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.700 ; 4.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 5.332 ; 5.332 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.252 ; 4.252 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.339 ; 4.339 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.327 ; 4.327 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.692 ; 4.692 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.621 ; 4.621 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.452 ; 4.452 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.341 ; 4.341 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.052 ; 4.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.404 ; 4.404 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.192 ; 4.192 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.240 ; 4.240 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.391 ; 4.391 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.507 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.354 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.566 ; 4.566 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 5.992 ; 5.992 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.879 ; 4.879 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 4.761 ; 4.761 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.603 ; 5.603 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.326 ; 5.326 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.391 ; 5.391 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.177 ; 5.177 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.821 ; 5.821 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.536 ; 5.536 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.016 ; 5.016 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.543 ; 5.543 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.687 ; 5.687 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 5.494 ; 5.494 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.541 ; 5.541 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 4.980 ; 4.980 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.136 ; 5.136 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.077 ; 5.077 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.173 ; 5.173 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 5.069 ; 5.069 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.883 ; 5.883 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.388 ; 5.388 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 4.996 ; 4.996 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.250 ; 5.250 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.208 ; 5.208 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.046 ; 5.046 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 4.997 ; 4.997 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 4.985 ; 4.985 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.723 ; 4.723 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 4.730 ; 4.730 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 4.566 ; 4.566 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 4.964 ; 4.964 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.974 ; 4.974 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.641 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.507 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.354 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 6.832 ; 6.832 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 6.832 ; 6.832 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.159 ; 7.159 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.969 ; 6.969 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 6.832 ; 6.832 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.100 ; 6.100 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.447 ; 6.447 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 7.117 ; 7.117 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.911 ; 6.911 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.662 ; 6.662 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.473 ; 6.473 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.378 ; 6.378 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.588 ; 6.588 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.100 ; 6.100 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.913 ; 6.913 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.168 ; 6.168 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.554 ; 6.554 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.259 ; 6.259 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.213 ; 6.213 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.843 ; 6.843 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.111 ; 6.111 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.859 ; 6.859 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.479 ; 6.479 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.294 ; 6.294 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.658 ; 6.658 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.221 ; 6.221 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.668 ; 6.668 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.815 ; 6.815 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.944 ; 6.944 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.742 ; 6.742 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.515 ; 6.515 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.485 ; 6.485 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 7.086 ; 7.086 ; Fall       ; clock                         ;
; JR               ; clock                         ; 6.512 ; 6.512 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 6.816 ; 6.816 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.220 ; 7.220 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.832 ; 6.832 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.910 ; 6.910 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 6.983 ; 6.983 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.622 ; 7.622 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.910 ; 6.910 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.159 ; 7.159 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 6.959 ; 6.959 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.552 ; 6.552 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.552 ; 6.552 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.868 ; 6.868 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 7.137 ; 7.137 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.891 ; 6.891 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.652 ; 6.652 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.090 ; 6.090 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.447 ; 6.447 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.887 ; 6.887 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 7.127 ; 7.127 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.911 ; 6.911 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.662 ; 6.662 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.378 ; 6.378 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.303 ; 6.303 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.554 ; 6.554 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.688 ; 6.688 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.090 ; 6.090 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.903 ; 6.903 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.178 ; 6.178 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.554 ; 6.554 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.673 ; 6.673 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 8.112 ; 8.112 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.277 ; 8.277 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 6.673 ; 6.673 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.928 ; 7.928 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.866 ; 7.866 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 8.341 ; 8.341 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.434 ; 7.434 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 8.013 ; 8.013 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.916 ; 7.916 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.912 ; 7.912 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 6.963 ; 6.963 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 7.875 ; 7.875 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.969 ; 7.969 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 8.106 ; 8.106 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 6.828 ; 6.828 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 8.514 ; 8.514 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.854 ; 7.854 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.502 ; 7.502 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.554 ; 7.554 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 8.263 ; 8.263 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.945 ; 7.945 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.400 ; 7.400 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.412 ; 7.412 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 7.552 ; 7.552 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.638 ; 7.638 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.728 ; 7.728 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.757 ; 7.757 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.737 ; 7.737 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 8.063 ; 8.063 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.561 ; 7.561 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.763 ; 7.763 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 8.035 ; 8.035 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.465 ; 6.465 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.668 ; 6.668 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.825 ; 6.825 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.914 ; 6.914 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.742 ; 6.742 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.675 ; 6.675 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.465 ; 6.465 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.178 ; 6.178 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.588 ; 6.588 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.913 ; 6.913 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.571 ; 6.571 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.178 ; 6.178 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.544 ; 6.544 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.221 ; 6.221 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.849 ; 6.849 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.479 ; 6.479 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.628 ; 6.628 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.221 ; 6.221 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.131 ; 6.131 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.249 ; 6.249 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.193 ; 6.193 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.853 ; 6.853 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.131 ; 6.131 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.443 ; 6.443 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.378 ; 6.378 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.404 ; 6.404 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.827 ; 6.827 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths  ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0         ; 0        ; 794412   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0         ; 8947     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 215472320 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2585038  ; 992       ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                             ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths  ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0         ; 0        ; 794412   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0         ; 8947     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 215472320 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2585038  ; 992       ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1024  ; 1024  ;
; Unconstrained Output Ports      ; 159   ; 159   ;
; Unconstrained Output Port Paths ; 33627 ; 33627 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 03 16:33:54 2017
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name DivisorFrequencia:inst4|inst2 DivisorFrequencia:inst4|inst2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.371    -21591.204 DivisorFrequencia:inst4|inst2 
    Info (332119):   -14.969      -657.301 clock 
Info (332146): Worst-case hold slack is -2.522
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.522        -4.462 clock 
    Info (332119):     0.144         0.000 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.188     -9823.913 DivisorFrequencia:inst4|inst2 
    Info (332119):    -6.634      -311.266 clock 
Info (332146): Worst-case hold slack is -1.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.549        -3.374 clock 
    Info (332119):    -0.240        -0.907 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Mon Jul 03 16:33:57 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


