[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245551,   8234,   8231,   8227,   8222,   8219,   8211,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208, 
Branch mispredictions:            29,     21,     20,     19,     17,     17,     14,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 28d9dd81b7336b4312a2e2f945354c68
Expected result: [28, d9, dd, 81, b7, 33, 6b, 43, 12, a2, e2, f9, 45, 35, 4c, 68]
