#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21783c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2182280 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x216a270 .functor NOT 1, L_0x21bd820, C4<0>, C4<0>, C4<0>;
L_0x21bd530 .functor XOR 2, L_0x21bd340, L_0x21bd490, C4<00>, C4<00>;
L_0x21bd710 .functor XOR 2, L_0x21bd530, L_0x21bd640, C4<00>, C4<00>;
v0x21bb080_0 .net *"_ivl_10", 1 0, L_0x21bd640;  1 drivers
v0x21bb180_0 .net *"_ivl_12", 1 0, L_0x21bd710;  1 drivers
v0x21bb260_0 .net *"_ivl_2", 1 0, L_0x21bd280;  1 drivers
v0x21bb320_0 .net *"_ivl_4", 1 0, L_0x21bd340;  1 drivers
v0x21bb400_0 .net *"_ivl_6", 1 0, L_0x21bd490;  1 drivers
v0x21bb530_0 .net *"_ivl_8", 1 0, L_0x21bd530;  1 drivers
v0x21bb610_0 .net "a", 0 0, v0x21b9e50_0;  1 drivers
v0x21bb6b0_0 .net "b", 0 0, v0x21b9ef0_0;  1 drivers
v0x21bb750_0 .net "c", 0 0, v0x21b9f90_0;  1 drivers
v0x21bb880_0 .var "clk", 0 0;
v0x21bb920_0 .net "d", 0 0, v0x21ba0d0_0;  1 drivers
v0x21bb9c0_0 .net "out_pos_dut", 0 0, v0x21bac10_0;  1 drivers
v0x21bba60_0 .net "out_pos_ref", 0 0, L_0x21bd0d0;  1 drivers
v0x21bbb00_0 .net "out_sop_dut", 0 0, v0x21bad00_0;  1 drivers
v0x21bbba0_0 .net "out_sop_ref", 0 0, L_0x2194240;  1 drivers
v0x21bbc70_0 .var/2u "stats1", 223 0;
v0x21bbd10_0 .var/2u "strobe", 0 0;
v0x21bbec0_0 .net "tb_match", 0 0, L_0x21bd820;  1 drivers
v0x21bbf90_0 .net "tb_mismatch", 0 0, L_0x216a270;  1 drivers
v0x21bc030_0 .net "wavedrom_enable", 0 0, v0x21ba3a0_0;  1 drivers
v0x21bc100_0 .net "wavedrom_title", 511 0, v0x21ba440_0;  1 drivers
L_0x21bd280 .concat [ 1 1 0 0], L_0x21bd0d0, L_0x2194240;
L_0x21bd340 .concat [ 1 1 0 0], L_0x21bd0d0, L_0x2194240;
L_0x21bd490 .concat [ 1 1 0 0], v0x21bac10_0, v0x21bad00_0;
L_0x21bd640 .concat [ 1 1 0 0], L_0x21bd0d0, L_0x2194240;
L_0x21bd820 .cmp/eeq 2, L_0x21bd280, L_0x21bd710;
S_0x2182410 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2182280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x216a650 .functor AND 1, v0x21b9f90_0, v0x21ba0d0_0, C4<1>, C4<1>;
L_0x216aa30 .functor NOT 1, v0x21b9e50_0, C4<0>, C4<0>, C4<0>;
L_0x216ae10 .functor NOT 1, v0x21b9ef0_0, C4<0>, C4<0>, C4<0>;
L_0x216b090 .functor AND 1, L_0x216aa30, L_0x216ae10, C4<1>, C4<1>;
L_0x2182f60 .functor AND 1, L_0x216b090, v0x21b9f90_0, C4<1>, C4<1>;
L_0x2194240 .functor OR 1, L_0x216a650, L_0x2182f60, C4<0>, C4<0>;
L_0x21bc550 .functor NOT 1, v0x21b9ef0_0, C4<0>, C4<0>, C4<0>;
L_0x21bc5c0 .functor OR 1, L_0x21bc550, v0x21ba0d0_0, C4<0>, C4<0>;
L_0x21bc6d0 .functor AND 1, v0x21b9f90_0, L_0x21bc5c0, C4<1>, C4<1>;
L_0x21bc790 .functor NOT 1, v0x21b9e50_0, C4<0>, C4<0>, C4<0>;
L_0x21bc860 .functor OR 1, L_0x21bc790, v0x21b9ef0_0, C4<0>, C4<0>;
L_0x21bc8d0 .functor AND 1, L_0x21bc6d0, L_0x21bc860, C4<1>, C4<1>;
L_0x21bca50 .functor NOT 1, v0x21b9ef0_0, C4<0>, C4<0>, C4<0>;
L_0x21bcac0 .functor OR 1, L_0x21bca50, v0x21ba0d0_0, C4<0>, C4<0>;
L_0x21bc9e0 .functor AND 1, v0x21b9f90_0, L_0x21bcac0, C4<1>, C4<1>;
L_0x21bcc50 .functor NOT 1, v0x21b9e50_0, C4<0>, C4<0>, C4<0>;
L_0x21bcd50 .functor OR 1, L_0x21bcc50, v0x21ba0d0_0, C4<0>, C4<0>;
L_0x21bce10 .functor AND 1, L_0x21bc9e0, L_0x21bcd50, C4<1>, C4<1>;
L_0x21bcfc0 .functor XNOR 1, L_0x21bc8d0, L_0x21bce10, C4<0>, C4<0>;
v0x2169ba0_0 .net *"_ivl_0", 0 0, L_0x216a650;  1 drivers
v0x2169fa0_0 .net *"_ivl_12", 0 0, L_0x21bc550;  1 drivers
v0x216a380_0 .net *"_ivl_14", 0 0, L_0x21bc5c0;  1 drivers
v0x216a760_0 .net *"_ivl_16", 0 0, L_0x21bc6d0;  1 drivers
v0x216ab40_0 .net *"_ivl_18", 0 0, L_0x21bc790;  1 drivers
v0x216af20_0 .net *"_ivl_2", 0 0, L_0x216aa30;  1 drivers
v0x216b1a0_0 .net *"_ivl_20", 0 0, L_0x21bc860;  1 drivers
v0x21b83c0_0 .net *"_ivl_24", 0 0, L_0x21bca50;  1 drivers
v0x21b84a0_0 .net *"_ivl_26", 0 0, L_0x21bcac0;  1 drivers
v0x21b8580_0 .net *"_ivl_28", 0 0, L_0x21bc9e0;  1 drivers
v0x21b8660_0 .net *"_ivl_30", 0 0, L_0x21bcc50;  1 drivers
v0x21b8740_0 .net *"_ivl_32", 0 0, L_0x21bcd50;  1 drivers
v0x21b8820_0 .net *"_ivl_36", 0 0, L_0x21bcfc0;  1 drivers
L_0x7fb48b0ff018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21b88e0_0 .net *"_ivl_38", 0 0, L_0x7fb48b0ff018;  1 drivers
v0x21b89c0_0 .net *"_ivl_4", 0 0, L_0x216ae10;  1 drivers
v0x21b8aa0_0 .net *"_ivl_6", 0 0, L_0x216b090;  1 drivers
v0x21b8b80_0 .net *"_ivl_8", 0 0, L_0x2182f60;  1 drivers
v0x21b8c60_0 .net "a", 0 0, v0x21b9e50_0;  alias, 1 drivers
v0x21b8d20_0 .net "b", 0 0, v0x21b9ef0_0;  alias, 1 drivers
v0x21b8de0_0 .net "c", 0 0, v0x21b9f90_0;  alias, 1 drivers
v0x21b8ea0_0 .net "d", 0 0, v0x21ba0d0_0;  alias, 1 drivers
v0x21b8f60_0 .net "out_pos", 0 0, L_0x21bd0d0;  alias, 1 drivers
v0x21b9020_0 .net "out_sop", 0 0, L_0x2194240;  alias, 1 drivers
v0x21b90e0_0 .net "pos0", 0 0, L_0x21bc8d0;  1 drivers
v0x21b91a0_0 .net "pos1", 0 0, L_0x21bce10;  1 drivers
L_0x21bd0d0 .functor MUXZ 1, L_0x7fb48b0ff018, L_0x21bc8d0, L_0x21bcfc0, C4<>;
S_0x21b9320 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2182280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21b9e50_0 .var "a", 0 0;
v0x21b9ef0_0 .var "b", 0 0;
v0x21b9f90_0 .var "c", 0 0;
v0x21ba030_0 .net "clk", 0 0, v0x21bb880_0;  1 drivers
v0x21ba0d0_0 .var "d", 0 0;
v0x21ba1c0_0 .var/2u "fail", 0 0;
v0x21ba260_0 .var/2u "fail1", 0 0;
v0x21ba300_0 .net "tb_match", 0 0, L_0x21bd820;  alias, 1 drivers
v0x21ba3a0_0 .var "wavedrom_enable", 0 0;
v0x21ba440_0 .var "wavedrom_title", 511 0;
E_0x2176ae0/0 .event negedge, v0x21ba030_0;
E_0x2176ae0/1 .event posedge, v0x21ba030_0;
E_0x2176ae0 .event/or E_0x2176ae0/0, E_0x2176ae0/1;
S_0x21b9650 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21b9320;
 .timescale -12 -12;
v0x21b9890_0 .var/2s "i", 31 0;
E_0x2176980 .event posedge, v0x21ba030_0;
S_0x21b9990 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21b9320;
 .timescale -12 -12;
v0x21b9b90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21b9c70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21b9320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21ba620 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2182280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x21ba810_0 .net "a", 0 0, v0x21b9e50_0;  alias, 1 drivers
v0x21ba920_0 .net "b", 0 0, v0x21b9ef0_0;  alias, 1 drivers
v0x21baa30_0 .net "c", 0 0, v0x21b9f90_0;  alias, 1 drivers
v0x21bab20_0 .net "d", 0 0, v0x21ba0d0_0;  alias, 1 drivers
v0x21bac10_0 .var "out_pos", 0 0;
v0x21bad00_0 .var "out_sop", 0 0;
E_0x219a6f0 .event anyedge, v0x21b8c60_0, v0x21b8d20_0, v0x21b8de0_0, v0x21b8ea0_0;
S_0x21bae60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2182280;
 .timescale -12 -12;
E_0x215f9f0 .event anyedge, v0x21bbd10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21bbd10_0;
    %nor/r;
    %assign/vec4 v0x21bbd10_0, 0;
    %wait E_0x215f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21b9320;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ba1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ba260_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21b9320;
T_4 ;
    %wait E_0x2176ae0;
    %load/vec4 v0x21ba300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ba1c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21b9320;
T_5 ;
    %wait E_0x2176980;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %wait E_0x2176980;
    %load/vec4 v0x21ba1c0_0;
    %store/vec4 v0x21ba260_0, 0, 1;
    %fork t_1, S_0x21b9650;
    %jmp t_0;
    .scope S_0x21b9650;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21b9890_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21b9890_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2176980;
    %load/vec4 v0x21b9890_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b9890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21b9890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21b9320;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2176ae0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21ba0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b9ef0_0, 0;
    %assign/vec4 v0x21b9e50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21ba1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21ba260_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x21ba620;
T_6 ;
    %wait E_0x219a6f0;
    %load/vec4 v0x21ba810_0;
    %load/vec4 v0x21ba920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21baa30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21bab20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bac10_0, 0, 1;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2182280;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bb880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bbd10_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x2182280;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x21bb880_0;
    %inv;
    %store/vec4 v0x21bb880_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x2182280;
T_9 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21ba030_0, v0x21bbf90_0, v0x21bb610_0, v0x21bb6b0_0, v0x21bb750_0, v0x21bb920_0, v0x21bbba0_0, v0x21bbb00_0, v0x21bba60_0, v0x21bb9c0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x2182280;
T_10 ;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_10.1 ;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_10.3 ;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x2182280;
T_11 ;
    %wait E_0x2176ae0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21bbc70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21bbc70_0, 4, 32;
    %load/vec4 v0x21bbec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21bbc70_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21bbc70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21bbc70_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x21bbba0_0;
    %load/vec4 v0x21bbba0_0;
    %load/vec4 v0x21bbb00_0;
    %xor;
    %load/vec4 v0x21bbba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21bbc70_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21bbc70_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x21bba60_0;
    %load/vec4 v0x21bba60_0;
    %load/vec4 v0x21bb9c0_0;
    %xor;
    %load/vec4 v0x21bba60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21bbc70_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x21bbc70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21bbc70_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter9/response4/top_module.sv";
