{
    "code": "module TopModule (\n    input logic clk,\n    input logic d,\n    output logic q\n);\n\n    logic q_pos, q_neg;\n\n    always @(posedge clk) begin\n        q_pos <= d;\n    end\n\n    always @(negedge clk) begin\n        q_neg <= d;\n    end\n\n    assign q = (clk) ? q_pos : q_neg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}