INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/add3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add3bits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/p1_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/serial_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/sh_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sh_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
ERROR: [VRFC 10-1471] type error near sel ; current type sh_reg_sel; expected type std_logic [D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/adder.vhd:49]
ERROR: [VRFC 10-1471] type error near sel ; current type sh_reg_sel; expected type std_logic [D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/adder.vhd:53]
ERROR: [VRFC 10-1471] type error near sel ; current type sh_reg_sel; expected type std_logic [D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/adder.vhd:56]
ERROR: [VRFC 10-3782] unit 'struc' ignored due to previous errors [D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/adder.vhd:14]
INFO: [VRFC 10-3070] VHDL file 'D:/xlinx-projects/adder_project/adder_project.srcs/sources_1/new/adder.vhd' ignored due to errors
