

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6'
================================================================
* Date:           Thu Oct 30 21:33:38 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.785 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      292|      292|  2.920 us|  2.920 us|  292|  292|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU_CONV2_VITIS_LOOP_360_6  |      290|      290|         3|          1|          1|   289|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 7 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten108 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln350_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln350"   --->   Operation 9 'read' 'add_ln350_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten108"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_5"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body105"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten108_load = load i9 %indvar_flatten108" [src/srcnn.cpp:359]   --->   Operation 14 'load' 'indvar_flatten108_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%icmp_ln359 = icmp_eq  i9 %indvar_flatten108_load, i9 289" [src/srcnn.cpp:359]   --->   Operation 15 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln359_1 = add i9 %indvar_flatten108_load, i9 1" [src/srcnn.cpp:359]   --->   Operation 16 'add' 'add_ln359_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void %for.inc122, void %for.inc125.exitStub" [src/srcnn.cpp:359]   --->   Operation 17 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:360]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_5_load = load i5 %i_5" [src/srcnn.cpp:359]   --->   Operation 19 'load' 'i_5_load' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln359 = add i5 %i_5_load, i5 1" [src/srcnn.cpp:359]   --->   Operation 20 'add' 'add_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln360 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:360]   --->   Operation 21 'icmp' 'icmp_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.41ns)   --->   "%select_ln359 = select i1 %icmp_ln360, i5 0, i5 %j_load" [src/srcnn.cpp:359]   --->   Operation 22 'select' 'select_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln359_1 = select i1 %icmp_ln360, i5 %add_ln359, i5 %i_5_load" [src/srcnn.cpp:359]   --->   Operation 23 'select' 'select_ln359_1' <Predicate = (!icmp_ln359)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i5 %select_ln359_1" [src/srcnn.cpp:362]   --->   Operation 24 'zext' 'zext_ln362' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln362 = add i10 %add_ln350_read, i10 %zext_ln362" [src/srcnn.cpp:362]   --->   Operation 25 'add' 'add_ln362' <Predicate = (!icmp_ln359)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln362_1 = zext i10 %add_ln362" [src/srcnn.cpp:362]   --->   Operation 26 'zext' 'zext_ln362_1' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 27 'getelementptr' 'layer2_output_tile_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 28 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 29 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 30 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 31 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 32 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 33 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 34 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 35 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 36 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 37 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 38 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 39 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 40 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 41 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 42 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln362_1" [src/srcnn.cpp:362]   --->   Operation 43 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/srcnn.cpp:362]   --->   Operation 44 'load' 'layer2_output_tile_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/srcnn.cpp:362]   --->   Operation 45 'load' 'layer2_output_tile_1_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/srcnn.cpp:362]   --->   Operation 46 'load' 'layer2_output_tile_2_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/srcnn.cpp:362]   --->   Operation 47 'load' 'layer2_output_tile_3_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/srcnn.cpp:362]   --->   Operation 48 'load' 'layer2_output_tile_4_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/srcnn.cpp:362]   --->   Operation 49 'load' 'layer2_output_tile_5_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/srcnn.cpp:362]   --->   Operation 50 'load' 'layer2_output_tile_6_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/srcnn.cpp:362]   --->   Operation 51 'load' 'layer2_output_tile_7_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/srcnn.cpp:362]   --->   Operation 52 'load' 'layer2_output_tile_8_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/srcnn.cpp:362]   --->   Operation 53 'load' 'layer2_output_tile_9_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/srcnn.cpp:362]   --->   Operation 54 'load' 'layer2_output_tile_10_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/srcnn.cpp:362]   --->   Operation 55 'load' 'layer2_output_tile_11_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/srcnn.cpp:362]   --->   Operation 56 'load' 'layer2_output_tile_12_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/srcnn.cpp:362]   --->   Operation 57 'load' 'layer2_output_tile_13_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/srcnn.cpp:362]   --->   Operation 58 'load' 'layer2_output_tile_14_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/srcnn.cpp:362]   --->   Operation 59 'load' 'layer2_output_tile_15_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/srcnn.cpp:362]   --->   Operation 60 'load' 'layer2_output_tile_16_load' <Predicate = (!icmp_ln359)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln360 = add i5 %select_ln359, i5 1" [src/srcnn.cpp:360]   --->   Operation 61 'add' 'add_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln360 = store i9 %add_ln359_1, i9 %indvar_flatten108" [src/srcnn.cpp:360]   --->   Operation 62 'store' 'store_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln360 = store i5 %select_ln359_1, i5 %i_5" [src/srcnn.cpp:360]   --->   Operation 63 'store' 'store_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln360 = store i5 %add_ln360, i5 %j" [src/srcnn.cpp:360]   --->   Operation 64 'store' 'store_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln360 = br void %for.body105" [src/srcnn.cpp:360]   --->   Operation 65 'br' 'br_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/srcnn.cpp:362]   --->   Operation 66 'load' 'layer2_output_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/srcnn.cpp:362]   --->   Operation 67 'load' 'layer2_output_tile_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/srcnn.cpp:362]   --->   Operation 68 'load' 'layer2_output_tile_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/srcnn.cpp:362]   --->   Operation 69 'load' 'layer2_output_tile_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/srcnn.cpp:362]   --->   Operation 70 'load' 'layer2_output_tile_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/srcnn.cpp:362]   --->   Operation 71 'load' 'layer2_output_tile_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/srcnn.cpp:362]   --->   Operation 72 'load' 'layer2_output_tile_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/srcnn.cpp:362]   --->   Operation 73 'load' 'layer2_output_tile_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/srcnn.cpp:362]   --->   Operation 74 'load' 'layer2_output_tile_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/srcnn.cpp:362]   --->   Operation 75 'load' 'layer2_output_tile_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/srcnn.cpp:362]   --->   Operation 76 'load' 'layer2_output_tile_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/srcnn.cpp:362]   --->   Operation 77 'load' 'layer2_output_tile_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/srcnn.cpp:362]   --->   Operation 78 'load' 'layer2_output_tile_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/srcnn.cpp:362]   --->   Operation 79 'load' 'layer2_output_tile_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/srcnn.cpp:362]   --->   Operation 80 'load' 'layer2_output_tile_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/srcnn.cpp:362]   --->   Operation 81 'load' 'layer2_output_tile_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/srcnn.cpp:362]   --->   Operation 82 'load' 'layer2_output_tile_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 83 [1/1] (0.76ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %layer2_output_tile_load, i32 %layer2_output_tile_1_load, i32 %layer2_output_tile_2_load, i32 %layer2_output_tile_3_load, i32 %layer2_output_tile_4_load, i32 %layer2_output_tile_5_load, i32 %layer2_output_tile_6_load, i32 %layer2_output_tile_7_load, i32 %layer2_output_tile_8_load, i32 %layer2_output_tile_9_load, i32 %layer2_output_tile_10_load, i32 %layer2_output_tile_11_load, i32 %layer2_output_tile_12_load, i32 %layer2_output_tile_13_load, i32 %layer2_output_tile_14_load, i32 %layer2_output_tile_15_load, i32 %layer2_output_tile_16_load, i5 %select_ln359" [src/srcnn.cpp:362]   --->   Operation 83 'mux' 'tmp_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln362 = bitcast i32 %tmp_26" [src/srcnn.cpp:362]   --->   Operation 84 'bitcast' 'bitcast_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln362, i32 23, i32 30" [src/srcnn.cpp:362]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln362 = trunc i32 %bitcast_ln362" [src/srcnn.cpp:362]   --->   Operation 86 'trunc' 'trunc_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.76ns)   --->   "%icmp_ln362 = icmp_ne  i8 %tmp_1, i8 255" [src/srcnn.cpp:362]   --->   Operation 87 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.92ns)   --->   "%icmp_ln362_1 = icmp_eq  i23 %trunc_ln362, i23 0" [src/srcnn.cpp:362]   --->   Operation 88 'icmp' 'icmp_ln362_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %tmp_26, i32 0" [src/srcnn.cpp:362]   --->   Operation 89 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln359)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RELU_CONV2_VITIS_LOOP_360_6_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln361 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:361]   --->   Operation 92 'specpipeline' 'specpipeline_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln360 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/srcnn.cpp:360]   --->   Operation 93 'specloopname' 'specloopname_ln360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln362)   --->   "%or_ln362 = or i1 %icmp_ln362_1, i1 %icmp_ln362" [src/srcnn.cpp:362]   --->   Operation 94 'or' 'or_ln362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %tmp_26, i32 0" [src/srcnn.cpp:362]   --->   Operation 95 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln362 = and i1 %or_ln362, i1 %tmp_2" [src/srcnn.cpp:362]   --->   Operation 96 'and' 'and_ln362' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %and_ln362, void %for.inc119, void %if.then" [src/srcnn.cpp:362]   --->   Operation 97 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.74ns)   --->   "%switch_ln363 = switch i5 %select_ln359, void %arrayidx1114.case.16, i5 0, void %arrayidx1114.case.0, i5 1, void %arrayidx1114.case.1, i5 2, void %arrayidx1114.case.2, i5 3, void %arrayidx1114.case.3, i5 4, void %arrayidx1114.case.4, i5 5, void %arrayidx1114.case.5, i5 6, void %arrayidx1114.case.6, i5 7, void %arrayidx1114.case.7, i5 8, void %arrayidx1114.case.8, i5 9, void %arrayidx1114.case.9, i5 10, void %arrayidx1114.case.10, i5 11, void %arrayidx1114.case.11, i5 12, void %arrayidx1114.case.12, i5 13, void %arrayidx1114.case.13, i5 14, void %arrayidx1114.case.14, i5 15, void %arrayidx1114.case.15" [src/srcnn.cpp:363]   --->   Operation 98 'switch' 'switch_ln363' <Predicate = (and_ln362)> <Delay = 0.74>
ST_3 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_15_addr" [src/srcnn.cpp:363]   --->   Operation 99 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 100 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 15)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_14_addr" [src/srcnn.cpp:363]   --->   Operation 101 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 102 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 14)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_13_addr" [src/srcnn.cpp:363]   --->   Operation 103 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 104 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 13)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_12_addr" [src/srcnn.cpp:363]   --->   Operation 105 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 106 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 12)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_11_addr" [src/srcnn.cpp:363]   --->   Operation 107 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 108 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 11)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_10_addr" [src/srcnn.cpp:363]   --->   Operation 109 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 110 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 10)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_9_addr" [src/srcnn.cpp:363]   --->   Operation 111 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 112 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 9)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_8_addr" [src/srcnn.cpp:363]   --->   Operation 113 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 114 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 8)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_7_addr" [src/srcnn.cpp:363]   --->   Operation 115 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 116 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 7)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_6_addr" [src/srcnn.cpp:363]   --->   Operation 117 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 118 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 6)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_5_addr" [src/srcnn.cpp:363]   --->   Operation 119 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 120 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 5)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_4_addr" [src/srcnn.cpp:363]   --->   Operation 121 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 122 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 4)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_3_addr" [src/srcnn.cpp:363]   --->   Operation 123 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 124 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 3)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_2_addr" [src/srcnn.cpp:363]   --->   Operation 125 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 126 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 2)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_1_addr" [src/srcnn.cpp:363]   --->   Operation 127 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 128 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 1)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_addr" [src/srcnn.cpp:363]   --->   Operation 129 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 130 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 == 0)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln363 = store i32 0, i10 %layer2_output_tile_16_addr" [src/srcnn.cpp:363]   --->   Operation 131 'store' 'store_ln363' <Predicate = (and_ln362 & select_ln359 != 0 & select_ln359 != 1 & select_ln359 != 2 & select_ln359 != 3 & select_ln359 != 4 & select_ln359 != 5 & select_ln359 != 6 & select_ln359 != 7 & select_ln359 != 8 & select_ln359 != 9 & select_ln359 != 10 & select_ln359 != 11 & select_ln359 != 12 & select_ln359 != 13 & select_ln359 != 14 & select_ln359 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln363 = br void %arrayidx1114.exit" [src/srcnn.cpp:363]   --->   Operation 132 'br' 'br_ln363' <Predicate = (and_ln362 & select_ln359 != 0 & select_ln359 != 1 & select_ln359 != 2 & select_ln359 != 3 & select_ln359 != 4 & select_ln359 != 5 & select_ln359 != 6 & select_ln359 != 7 & select_ln359 != 8 & select_ln359 != 9 & select_ln359 != 10 & select_ln359 != 11 & select_ln359 != 12 & select_ln359 != 13 & select_ln359 != 14 & select_ln359 != 15)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln364 = br void %for.inc119" [src/srcnn.cpp:364]   --->   Operation 133 'br' 'br_ln364' <Predicate = (and_ln362)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln350]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 0100]
i_5                        (alloca           ) [ 0100]
indvar_flatten108          (alloca           ) [ 0100]
add_ln350_read             (read             ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
indvar_flatten108_load     (load             ) [ 0000]
icmp_ln359                 (icmp             ) [ 0110]
add_ln359_1                (add              ) [ 0000]
br_ln359                   (br               ) [ 0000]
j_load                     (load             ) [ 0000]
i_5_load                   (load             ) [ 0000]
add_ln359                  (add              ) [ 0000]
icmp_ln360                 (icmp             ) [ 0000]
select_ln359               (select           ) [ 0111]
select_ln359_1             (select           ) [ 0000]
zext_ln362                 (zext             ) [ 0000]
add_ln362                  (add              ) [ 0000]
zext_ln362_1               (zext             ) [ 0000]
layer2_output_tile_addr    (getelementptr    ) [ 0111]
layer2_output_tile_1_addr  (getelementptr    ) [ 0111]
layer2_output_tile_2_addr  (getelementptr    ) [ 0111]
layer2_output_tile_3_addr  (getelementptr    ) [ 0111]
layer2_output_tile_4_addr  (getelementptr    ) [ 0111]
layer2_output_tile_5_addr  (getelementptr    ) [ 0111]
layer2_output_tile_6_addr  (getelementptr    ) [ 0111]
layer2_output_tile_7_addr  (getelementptr    ) [ 0111]
layer2_output_tile_8_addr  (getelementptr    ) [ 0111]
layer2_output_tile_9_addr  (getelementptr    ) [ 0111]
layer2_output_tile_10_addr (getelementptr    ) [ 0111]
layer2_output_tile_11_addr (getelementptr    ) [ 0111]
layer2_output_tile_12_addr (getelementptr    ) [ 0111]
layer2_output_tile_13_addr (getelementptr    ) [ 0111]
layer2_output_tile_14_addr (getelementptr    ) [ 0111]
layer2_output_tile_15_addr (getelementptr    ) [ 0111]
layer2_output_tile_16_addr (getelementptr    ) [ 0111]
add_ln360                  (add              ) [ 0000]
store_ln360                (store            ) [ 0000]
store_ln360                (store            ) [ 0000]
store_ln360                (store            ) [ 0000]
br_ln360                   (br               ) [ 0000]
layer2_output_tile_load    (load             ) [ 0000]
layer2_output_tile_1_load  (load             ) [ 0000]
layer2_output_tile_2_load  (load             ) [ 0000]
layer2_output_tile_3_load  (load             ) [ 0000]
layer2_output_tile_4_load  (load             ) [ 0000]
layer2_output_tile_5_load  (load             ) [ 0000]
layer2_output_tile_6_load  (load             ) [ 0000]
layer2_output_tile_7_load  (load             ) [ 0000]
layer2_output_tile_8_load  (load             ) [ 0000]
layer2_output_tile_9_load  (load             ) [ 0000]
layer2_output_tile_10_load (load             ) [ 0000]
layer2_output_tile_11_load (load             ) [ 0000]
layer2_output_tile_12_load (load             ) [ 0000]
layer2_output_tile_13_load (load             ) [ 0000]
layer2_output_tile_14_load (load             ) [ 0000]
layer2_output_tile_15_load (load             ) [ 0000]
layer2_output_tile_16_load (load             ) [ 0000]
tmp_26                     (mux              ) [ 0101]
bitcast_ln362              (bitcast          ) [ 0000]
tmp_1                      (partselect       ) [ 0000]
trunc_ln362                (trunc            ) [ 0000]
icmp_ln362                 (icmp             ) [ 0101]
icmp_ln362_1               (icmp             ) [ 0101]
specloopname_ln0           (specloopname     ) [ 0000]
speclooptripcount_ln0      (speclooptripcount) [ 0000]
specpipeline_ln361         (specpipeline     ) [ 0000]
specloopname_ln360         (specloopname     ) [ 0000]
or_ln362                   (or               ) [ 0000]
tmp_2                      (fcmp             ) [ 0000]
and_ln362                  (and              ) [ 0101]
br_ln362                   (br               ) [ 0000]
switch_ln363               (switch           ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
store_ln363                (store            ) [ 0000]
br_ln363                   (br               ) [ 0000]
br_ln364                   (br               ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln350">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln350"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_output_tile">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_output_tile_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_output_tile_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_output_tile_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_output_tile_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_output_tile_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_output_tile_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_tile_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_tile_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_output_tile_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer2_output_tile_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer2_output_tile_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer2_output_tile_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer2_output_tile_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer2_output_tile_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer2_output_tile_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer2_output_tile_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_16"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.17f32.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RELU_CONV2_VITIS_LOOP_360_6_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="j_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten108_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten108/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln350_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln350_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="layer2_output_tile_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="layer2_output_tile_1_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_1_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="layer2_output_tile_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_2_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="layer2_output_tile_3_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_3_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="layer2_output_tile_4_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_4_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="layer2_output_tile_5_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_5_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="layer2_output_tile_6_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_6_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="layer2_output_tile_7_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_7_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="layer2_output_tile_8_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_8_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="layer2_output_tile_9_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_9_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer2_output_tile_10_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_10_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="layer2_output_tile_11_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_11_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="layer2_output_tile_12_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_12_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="layer2_output_tile_13_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="10" slack="0"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_13_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="layer2_output_tile_14_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_14_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="layer2_output_tile_15_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_15_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="layer2_output_tile_16_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_16_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="2"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="0"/>
<pin id="254" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="255" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="257" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="2"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="0"/>
<pin id="264" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="265" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="267" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_1_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="2"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="0"/>
<pin id="274" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="275" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_2_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="2"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="0" slack="0"/>
<pin id="284" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="285" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="287" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_3_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="2"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="0"/>
<pin id="294" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="295" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="297" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_4_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="2"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="0"/>
<pin id="304" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="305" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="307" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_5_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="2"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="0"/>
<pin id="314" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="315" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="317" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_6_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="2"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="0" slack="0"/>
<pin id="324" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="325" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="327" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_7_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="2"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="0"/>
<pin id="334" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="335" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="337" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_8_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="2"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="0" slack="0"/>
<pin id="344" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="345" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_9_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="2"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="0"/>
<pin id="354" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="355" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="357" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_10_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="2"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="0" slack="0"/>
<pin id="364" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="365" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="367" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_11_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="2"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="0" slack="0"/>
<pin id="374" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="375" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="377" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_12_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="2"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="0" slack="0"/>
<pin id="384" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="385" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="387" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_13_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="2"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="0" slack="0"/>
<pin id="394" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="395" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="397" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_14_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="2"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="0" slack="0"/>
<pin id="404" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="405" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="407" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_15_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="2"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="0" slack="0"/>
<pin id="414" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="415" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="417" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_output_tile_16_load/1 store_ln363/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln0_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="9" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln0_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln0_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="indvar_flatten108_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten108_load/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln359_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="0" index="1" bw="9" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln359/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln359_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln359_1/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="j_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i_5_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5_load/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln359_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln359/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln360_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln360/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln359_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln359/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln359_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln359_1/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln362_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln362_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="0"/>
<pin id="512" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln362_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_1/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln360_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln360/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln360_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="0" index="1" bw="9" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln360_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln360_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="0" index="1" bw="5" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_26_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="0"/>
<pin id="561" dir="0" index="3" bw="32" slack="0"/>
<pin id="562" dir="0" index="4" bw="32" slack="0"/>
<pin id="563" dir="0" index="5" bw="32" slack="0"/>
<pin id="564" dir="0" index="6" bw="32" slack="0"/>
<pin id="565" dir="0" index="7" bw="32" slack="0"/>
<pin id="566" dir="0" index="8" bw="32" slack="0"/>
<pin id="567" dir="0" index="9" bw="32" slack="0"/>
<pin id="568" dir="0" index="10" bw="32" slack="0"/>
<pin id="569" dir="0" index="11" bw="32" slack="0"/>
<pin id="570" dir="0" index="12" bw="32" slack="0"/>
<pin id="571" dir="0" index="13" bw="32" slack="0"/>
<pin id="572" dir="0" index="14" bw="32" slack="0"/>
<pin id="573" dir="0" index="15" bw="32" slack="0"/>
<pin id="574" dir="0" index="16" bw="32" slack="0"/>
<pin id="575" dir="0" index="17" bw="32" slack="0"/>
<pin id="576" dir="0" index="18" bw="5" slack="1"/>
<pin id="577" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln362_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln362/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="0" index="3" bw="6" slack="0"/>
<pin id="606" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln362_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln362/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln362_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln362_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="23" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362_1/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln362_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="1" slack="1"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln362/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="and_ln362_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln362/3 "/>
</bind>
</comp>

<comp id="637" class="1005" name="j_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="644" class="1005" name="i_5_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="651" class="1005" name="indvar_flatten108_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="9" slack="0"/>
<pin id="653" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten108 "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln359_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln359 "/>
</bind>
</comp>

<comp id="662" class="1005" name="select_ln359_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="1"/>
<pin id="664" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln359 "/>
</bind>
</comp>

<comp id="667" class="1005" name="layer2_output_tile_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="1"/>
<pin id="669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="layer2_output_tile_1_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="1"/>
<pin id="675" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_1_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="layer2_output_tile_2_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_2_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="layer2_output_tile_3_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="1"/>
<pin id="687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_3_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="layer2_output_tile_4_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="1"/>
<pin id="693" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_4_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="layer2_output_tile_5_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="1"/>
<pin id="699" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_5_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="layer2_output_tile_6_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_6_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="layer2_output_tile_7_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="1"/>
<pin id="711" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_7_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="layer2_output_tile_8_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="1"/>
<pin id="717" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_8_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="layer2_output_tile_9_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="1"/>
<pin id="723" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_9_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="layer2_output_tile_10_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="1"/>
<pin id="729" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_10_addr "/>
</bind>
</comp>

<comp id="733" class="1005" name="layer2_output_tile_11_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="1"/>
<pin id="735" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_11_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="layer2_output_tile_12_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="1"/>
<pin id="741" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_12_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="layer2_output_tile_13_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="1"/>
<pin id="747" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_13_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="layer2_output_tile_14_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="1"/>
<pin id="753" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_14_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="layer2_output_tile_15_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="1"/>
<pin id="759" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_15_addr "/>
</bind>
</comp>

<comp id="763" class="1005" name="layer2_output_tile_16_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="1"/>
<pin id="765" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_16_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_26_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="774" class="1005" name="icmp_ln362_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln362 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln362_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln362_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="258"><net_src comp="130" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="268"><net_src comp="137" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="278"><net_src comp="144" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="288"><net_src comp="151" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="298"><net_src comp="158" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="308"><net_src comp="165" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="318"><net_src comp="172" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="328"><net_src comp="179" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="338"><net_src comp="186" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="348"><net_src comp="193" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="358"><net_src comp="200" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="368"><net_src comp="207" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="378"><net_src comp="214" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="388"><net_src comp="221" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="398"><net_src comp="228" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="408"><net_src comp="235" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="418"><net_src comp="242" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="421"><net_src comp="66" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="424"><net_src comp="66" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="425"><net_src comp="66" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="435"><net_src comp="66" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="40" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="44" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="456" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="471" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="42" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="471" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="483" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="477" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="474" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="124" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="526"><net_src comp="515" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="527"><net_src comp="515" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="528"><net_src comp="515" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="529"><net_src comp="515" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="530"><net_src comp="515" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="531"><net_src comp="515" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="532"><net_src comp="515" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="533"><net_src comp="515" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="534"><net_src comp="515" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="535"><net_src comp="515" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="540"><net_src comp="489" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="48" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="465" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="497" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="536" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="578"><net_src comp="54" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="579"><net_src comp="249" pin="7"/><net_sink comp="557" pin=1"/></net>

<net id="580"><net_src comp="259" pin="7"/><net_sink comp="557" pin=2"/></net>

<net id="581"><net_src comp="269" pin="7"/><net_sink comp="557" pin=3"/></net>

<net id="582"><net_src comp="279" pin="7"/><net_sink comp="557" pin=4"/></net>

<net id="583"><net_src comp="289" pin="7"/><net_sink comp="557" pin=5"/></net>

<net id="584"><net_src comp="299" pin="7"/><net_sink comp="557" pin=6"/></net>

<net id="585"><net_src comp="309" pin="7"/><net_sink comp="557" pin=7"/></net>

<net id="586"><net_src comp="319" pin="7"/><net_sink comp="557" pin=8"/></net>

<net id="587"><net_src comp="329" pin="7"/><net_sink comp="557" pin=9"/></net>

<net id="588"><net_src comp="339" pin="7"/><net_sink comp="557" pin=10"/></net>

<net id="589"><net_src comp="349" pin="7"/><net_sink comp="557" pin=11"/></net>

<net id="590"><net_src comp="359" pin="7"/><net_sink comp="557" pin=12"/></net>

<net id="591"><net_src comp="369" pin="7"/><net_sink comp="557" pin=13"/></net>

<net id="592"><net_src comp="379" pin="7"/><net_sink comp="557" pin=14"/></net>

<net id="593"><net_src comp="389" pin="7"/><net_sink comp="557" pin=15"/></net>

<net id="594"><net_src comp="399" pin="7"/><net_sink comp="557" pin=16"/></net>

<net id="595"><net_src comp="409" pin="7"/><net_sink comp="557" pin=17"/></net>

<net id="596"><net_src comp="557" pin="19"/><net_sink comp="436" pin=0"/></net>

<net id="600"><net_src comp="557" pin="19"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="56" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="60" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="597" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="601" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="62" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="611" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="64" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="635"><net_src comp="627" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="436" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="112" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="647"><net_src comp="116" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="654"><net_src comp="120" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="661"><net_src comp="459" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="489" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="557" pin=18"/></net>

<net id="670"><net_src comp="130" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="676"><net_src comp="137" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="682"><net_src comp="144" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="688"><net_src comp="151" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="694"><net_src comp="158" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="700"><net_src comp="165" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="706"><net_src comp="172" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="712"><net_src comp="179" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="718"><net_src comp="186" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="724"><net_src comp="193" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="730"><net_src comp="200" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="736"><net_src comp="207" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="742"><net_src comp="214" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="748"><net_src comp="221" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="754"><net_src comp="228" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="760"><net_src comp="235" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="766"><net_src comp="242" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="772"><net_src comp="557" pin="19"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="777"><net_src comp="615" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="782"><net_src comp="621" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="627" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_output_tile | {3 }
	Port: layer2_output_tile_1 | {3 }
	Port: layer2_output_tile_2 | {3 }
	Port: layer2_output_tile_3 | {3 }
	Port: layer2_output_tile_4 | {3 }
	Port: layer2_output_tile_5 | {3 }
	Port: layer2_output_tile_6 | {3 }
	Port: layer2_output_tile_7 | {3 }
	Port: layer2_output_tile_8 | {3 }
	Port: layer2_output_tile_9 | {3 }
	Port: layer2_output_tile_10 | {3 }
	Port: layer2_output_tile_11 | {3 }
	Port: layer2_output_tile_12 | {3 }
	Port: layer2_output_tile_13 | {3 }
	Port: layer2_output_tile_14 | {3 }
	Port: layer2_output_tile_15 | {3 }
	Port: layer2_output_tile_16 | {3 }
 - Input state : 
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : add_ln350 | {1 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_1 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_2 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_3 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_4 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_5 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_6 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_7 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_8 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_9 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_10 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_11 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_12 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_13 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_14 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_15 | {1 2 }
	Port: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 : layer2_output_tile_16 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten108_load : 1
		icmp_ln359 : 2
		add_ln359_1 : 2
		br_ln359 : 3
		j_load : 1
		i_5_load : 1
		add_ln359 : 2
		icmp_ln360 : 2
		select_ln359 : 3
		select_ln359_1 : 3
		zext_ln362 : 4
		add_ln362 : 5
		zext_ln362_1 : 6
		layer2_output_tile_addr : 7
		layer2_output_tile_1_addr : 7
		layer2_output_tile_2_addr : 7
		layer2_output_tile_3_addr : 7
		layer2_output_tile_4_addr : 7
		layer2_output_tile_5_addr : 7
		layer2_output_tile_6_addr : 7
		layer2_output_tile_7_addr : 7
		layer2_output_tile_8_addr : 7
		layer2_output_tile_9_addr : 7
		layer2_output_tile_10_addr : 7
		layer2_output_tile_11_addr : 7
		layer2_output_tile_12_addr : 7
		layer2_output_tile_13_addr : 7
		layer2_output_tile_14_addr : 7
		layer2_output_tile_15_addr : 7
		layer2_output_tile_16_addr : 7
		layer2_output_tile_load : 8
		layer2_output_tile_1_load : 8
		layer2_output_tile_2_load : 8
		layer2_output_tile_3_load : 8
		layer2_output_tile_4_load : 8
		layer2_output_tile_5_load : 8
		layer2_output_tile_6_load : 8
		layer2_output_tile_7_load : 8
		layer2_output_tile_8_load : 8
		layer2_output_tile_9_load : 8
		layer2_output_tile_10_load : 8
		layer2_output_tile_11_load : 8
		layer2_output_tile_12_load : 8
		layer2_output_tile_13_load : 8
		layer2_output_tile_14_load : 8
		layer2_output_tile_15_load : 8
		layer2_output_tile_16_load : 8
		add_ln360 : 4
		store_ln360 : 3
		store_ln360 : 4
		store_ln360 : 5
	State 2
		tmp_26 : 1
		bitcast_ln362 : 2
		tmp_1 : 3
		trunc_ln362 : 3
		icmp_ln362 : 4
		icmp_ln362_1 : 4
		tmp_2 : 2
	State 3
		and_ln362 : 1
		br_ln362 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    mux   |        tmp_26_fu_557       |    0    |    81   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln359_fu_459     |    0    |    16   |
|   icmp   |      icmp_ln360_fu_483     |    0    |    12   |
|          |      icmp_ln362_fu_615     |    0    |    15   |
|          |     icmp_ln362_1_fu_621    |    0    |    30   |
|----------|----------------------------|---------|---------|
|          |     add_ln359_1_fu_465     |    0    |    16   |
|    add   |      add_ln359_fu_477      |    0    |    12   |
|          |      add_ln362_fu_509      |    0    |    17   |
|          |      add_ln360_fu_536      |    0    |    12   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln359_fu_489    |    0    |    5    |
|          |    select_ln359_1_fu_497   |    0    |    5    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln362_fu_627      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln362_fu_631      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | add_ln350_read_read_fu_124 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_436         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln362_fu_505     |    0    |    0    |
|          |     zext_ln362_1_fu_515    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_1_fu_601        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln362_fu_611     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   225   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|            i_5_reg_644           |    5   |
|        icmp_ln359_reg_658        |    1   |
|       icmp_ln362_1_reg_779       |    1   |
|        icmp_ln362_reg_774        |    1   |
|     indvar_flatten108_reg_651    |    9   |
|             j_reg_637            |    5   |
|layer2_output_tile_10_addr_reg_727|   10   |
|layer2_output_tile_11_addr_reg_733|   10   |
|layer2_output_tile_12_addr_reg_739|   10   |
|layer2_output_tile_13_addr_reg_745|   10   |
|layer2_output_tile_14_addr_reg_751|   10   |
|layer2_output_tile_15_addr_reg_757|   10   |
|layer2_output_tile_16_addr_reg_763|   10   |
| layer2_output_tile_1_addr_reg_673|   10   |
| layer2_output_tile_2_addr_reg_679|   10   |
| layer2_output_tile_3_addr_reg_685|   10   |
| layer2_output_tile_4_addr_reg_691|   10   |
| layer2_output_tile_5_addr_reg_697|   10   |
| layer2_output_tile_6_addr_reg_703|   10   |
| layer2_output_tile_7_addr_reg_709|   10   |
| layer2_output_tile_8_addr_reg_715|   10   |
| layer2_output_tile_9_addr_reg_721|   10   |
|  layer2_output_tile_addr_reg_667 |   10   |
|       select_ln359_reg_662       |    5   |
|          tmp_26_reg_769          |   32   |
+----------------------------------+--------+
|               Total              |   229  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_249 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_259 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_269 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_279 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_289 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_299 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_309 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_319 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_329 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_339 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_349 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_359 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_369 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_379 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_389 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_399 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_409 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_436    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  7.686  ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   225  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   162  |
|  Register |    -   |   229  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   229  |   387  |
+-----------+--------+--------+--------+
