Drill report for E:\Projetos\sisdig\1.3-laboratorio\projetos\ponta-de-prova-logica\ponta-de-prova-logica-simplificada\ponta-de-prova-logica-simplificada.kicad_pcb
Created on 28-02-2019 22:40:15

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'ponta-de-prova-logica-simplificada.drl' contains
    plated through holes:
    =============================================================
    T1  0,90mm  0,035"  (71 holes)

    Total plated holes count 71


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
