# do ProcessadorAgamotto.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:02 on Dec 03,2018
# vcom -work work ProcessadorAgamotto.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity RegistradorDeDadosDaMem
# -- Compiling architecture structure of RegistradorDeDadosDaMem
# End time: 19:22:02 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:02 on Dec 03,2018
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistradorDeDadosDaMem_vhd_vec_tst
# -- Compiling architecture RegistradorDeDadosDaMem_arch of RegistradorDeDadosDaMem_vhd_vec_tst
# End time: 19:22:02 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.PC_vhd_vec_tst 
# Start time: 19:22:02 on Dec 03,2018
# ** Error: (vsim-3170) Could not find 'PC_vhd_vec_tst'.
#         Searched libraries:
#             /home/brunoclaudino/intelFPGA/18.0/modelsim_ase/altera/vhdl/cyclonev
#             /home/brunoclaudino/intelFPGA/18.0/modelsim_ase/altera/vhdl/altera
#             /home/brunoclaudino/intelFPGA/18.0/modelsim_ase/altera/vhdl/altera_mf
#             /home/brunoclaudino/intelFPGA/18.0/modelsim_ase/altera/vhdl/220model
#             /home/brunoclaudino/intelFPGA/18.0/modelsim_ase/altera/vhdl/sgate
#             /home/brunoclaudino/intelFPGA/18.0/modelsim_ase/altera/vhdl/altera_lnsim
#             /home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/simulation/qsim/work
# Error loading design
# End time: 19:22:02 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
