--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
128 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[4].Ring/c<1>                 SLICE_X38Y105.C   SLICE_X38Y104.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X39Y105.A   SLICE_X38Y104.B4 !
 ! Ring[6].Ring/c<1>                 SLICE_X39Y106.B   SLICE_X38Y104.C1 !
 ! Ring[7].Ring/c<1>                 SLICE_X38Y105.B   SLICE_X38Y104.D3 !
 ! Ring[0].Ring/c<1>                 SLICE_X41Y103.B   SLICE_X40Y104.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X41Y104.A   SLICE_X40Y104.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X39Y104.C   SLICE_X40Y104.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X41Y104.D   SLICE_X40Y104.D6 !
 ! Ring[8].Ring/c<1>                 SLICE_X47Y100.D   SLICE_X46Y102.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X46Y101.B   SLICE_X46Y102.B3 !
 ! Ring[10].Ring/c<1>                SLICE_X47Y102.A   SLICE_X46Y102.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X47Y101.A   SLICE_X46Y102.D2 !
 ! Ring[12].Ring/c<1>                SLICE_X47Y103.C   SLICE_X46Y103.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X46Y104.C   SLICE_X46Y103.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X46Y104.A   SLICE_X46Y103.C4 !
 ! Ring[15].Ring/c<1>                SLICE_X47Y104.C   SLICE_X46Y103.D6 !
 ! Ring[0].Ring/c<1>                 SLICE_X48Y104.A   SLICE_X50Y104.A1 !
 ! Ring[1].Ring/c<1>                 SLICE_X51Y104.B   SLICE_X50Y104.B5 !
 ! Ring[2].Ring/c<1>                 SLICE_X49Y104.A   SLICE_X50Y104.C2 !
 ! Ring[3].Ring/c<1>                 SLICE_X51Y105.A   SLICE_X50Y104.D2 !
 ! Ring[4].Ring/c<1>                 SLICE_X52Y107.C   SLICE_X52Y106.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X53Y106.C   SLICE_X52Y106.B6 !
 ! Ring[6].Ring/c<1>                 SLICE_X53Y107.B   SLICE_X52Y106.C1 !
 ! Ring[7].Ring/c<1>                 SLICE_X51Y106.D   SLICE_X52Y106.D6 !
 ! Ring[8].Ring/c<1>                 SLICE_X67Y102.D   SLICE_X66Y102.A5 !
 ! Ring[9].Ring/c<1>                 SLICE_X67Y101.A   SLICE_X66Y102.B4 !
 ! Ring[10].Ring/c<1>                SLICE_X67Y103.C   SLICE_X66Y102.C6 !
 ! Ring[11].Ring/c<1>                SLICE_X67Y103.B   SLICE_X66Y102.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X66Y103.A   SLICE_X67Y104.A4 !
 ! Ring[13].Ring/c<1>                SLICE_X67Y103.D   SLICE_X67Y104.B6 !
 ! Ring[14].Ring/c<1>                SLICE_X68Y104.B   SLICE_X67Y104.C2 !
 ! Ring[15].Ring/c<1>                SLICE_X69Y104.C   SLICE_X67Y104.D5 !
 ! Ring[0].Ring/c<1>                 SLICE_X42Y112.C   SLICE_X42Y111.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X42Y112.A   SLICE_X42Y111.B2 !
 ! Ring[2].Ring/c<1>                 SLICE_X43Y111.D   SLICE_X42Y111.C3 !
 ! Ring[3].Ring/c<1>                 SLICE_X41Y111.D   SLICE_X42Y111.D6 !
 ! Ring[4].Ring/c<1>                 SLICE_X45Y112.B   SLICE_X44Y111.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X45Y113.B   SLICE_X44Y111.B6 !
 ! Ring[6].Ring/c<1>                 SLICE_X45Y112.D   SLICE_X44Y111.C6 !
 ! Ring[7].Ring/c<1>                 SLICE_X45Y112.A   SLICE_X44Y111.D2 !
 ! Ring[8].Ring/c<1>                 SLICE_X56Y108.B   SLICE_X57Y109.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X56Y109.C   SLICE_X57Y109.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X58Y109.A   SLICE_X57Y109.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X56Y109.B   SLICE_X57Y109.D3 !
 ! Ring[12].Ring/c<1>                SLICE_X58Y111.B   SLICE_X58Y110.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X59Y110.B   SLICE_X58Y110.B5 !
 ! Ring[14].Ring/c<1>                SLICE_X58Y111.D   SLICE_X58Y110.C4 !
 ! Ring[15].Ring/c<1>                SLICE_X59Y111.A   SLICE_X58Y110.D2 !
 ! Ring[0].Ring/c<1>                 SLICE_X62Y118.B   SLICE_X60Y118.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X63Y118.D   SLICE_X60Y118.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X62Y119.B   SLICE_X60Y118.C3 !
 ! Ring[3].Ring/c<1>                 SLICE_X63Y119.C   SLICE_X60Y118.D4 !
 ! Ring[4].Ring/c<1>                 SLICE_X62Y119.A   SLICE_X60Y119.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X61Y119.A   SLICE_X60Y119.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X61Y119.C   SLICE_X60Y119.C5 !
 ! Ring[7].Ring/c<1>                 SLICE_X61Y120.B   SLICE_X60Y119.D5 !
 ! Ring[8].Ring/c<1>                 SLICE_X77Y117.A   SLICE_X76Y118.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X77Y117.D   SLICE_X76Y118.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X79Y118.C   SLICE_X76Y118.C5 !
 ! Ring[11].Ring/c<1>                SLICE_X75Y118.C   SLICE_X76Y118.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X78Y119.C   SLICE_X78Y118.A5 !
 ! Ring[13].Ring/c<1>                SLICE_X79Y119.A   SLICE_X78Y118.B4 !
 ! Ring[14].Ring/c<1>                SLICE_X80Y119.B   SLICE_X78Y118.C3 !
 ! Ring[15].Ring/c<1>                SLICE_X79Y119.B   SLICE_X78Y118.D5 !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y90.C     SLICE_X0Y91.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y90.D     SLICE_X0Y91.B6   !
 ! Ring[10].Ring/c<1>                SLICE_X0Y90.C     SLICE_X0Y91.C5   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y91.B     SLICE_X0Y91.D3   !
 ! Ring[12].Ring/c<1>                SLICE_X2Y91.A     SLICE_X0Y92.A6   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y92.D     SLICE_X0Y92.B1   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y93.C     SLICE_X0Y92.C6   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y93.D     SLICE_X0Y92.D4   !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y101.D    SLICE_X0Y100.A2  !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y100.D    SLICE_X0Y100.B1  !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y101.D    SLICE_X0Y100.C4  !
 ! Ring[7].Ring/c<1>                 SLICE_X1Y101.C    SLICE_X0Y100.D6  !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y98.C     SLICE_X1Y99.A4   !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y98.B     SLICE_X1Y99.B1   !
 ! Ring[2].Ring/c<1>                 SLICE_X1Y98.C     SLICE_X1Y99.C5   !
 ! Ring[3].Ring/c<1>                 SLICE_X0Y99.D     SLICE_X1Y99.D6   !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y111.B    SLICE_X0Y112.A4  !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y112.D    SLICE_X0Y112.B1  !
 ! Ring[10].Ring/c<1>                SLICE_X0Y111.A    SLICE_X0Y112.C2  !
 ! Ring[11].Ring/c<1>                SLICE_X1Y112.B    SLICE_X0Y112.D3  !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y120.A    SLICE_X0Y119.A4  !
 ! Ring[5].Ring/c<1>                 SLICE_X0Y121.B    SLICE_X0Y119.B5  !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y121.A    SLICE_X0Y119.C1  !
 ! Ring[7].Ring/c<1>                 SLICE_X1Y119.D    SLICE_X0Y119.D6  !
 ! Ring[12].Ring/c<1>                SLICE_X0Y114.D    SLICE_X1Y114.A5  !
 ! Ring[13].Ring/c<1>                SLICE_X1Y113.C    SLICE_X1Y114.B3  !
 ! Ring[14].Ring/c<1>                SLICE_X1Y115.A    SLICE_X1Y114.C2  !
 ! Ring[15].Ring/c<1>                SLICE_X0Y113.C    SLICE_X1Y114.D5  !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y117.D    SLICE_X1Y117.A5  !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y118.B    SLICE_X1Y117.B5  !
 ! Ring[2].Ring/c<1>                 SLICE_X1Y118.C    SLICE_X1Y117.C3  !
 ! Ring[3].Ring/c<1>                 SLICE_X0Y120.D    SLICE_X1Y117.D6  !
 ! Ring[0].Ring/c<1>                 SLICE_X32Y130.C   SLICE_X32Y129.A5 !
 ! Ring[1].Ring/c<1>                 SLICE_X33Y129.D   SLICE_X32Y129.B1 !
 ! Ring[2].Ring/c<1>                 SLICE_X33Y129.A   SLICE_X32Y129.C1 !
 ! Ring[3].Ring/c<1>                 SLICE_X33Y130.B   SLICE_X32Y129.D5 !
 ! Ring[4].Ring/c<1>                 SLICE_X35Y130.A   SLICE_X34Y130.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X35Y131.C   SLICE_X34Y130.B1 !
 ! Ring[6].Ring/c<1>                 SLICE_X35Y131.A   SLICE_X34Y130.C2 !
 ! Ring[7].Ring/c<1>                 SLICE_X35Y130.B   SLICE_X34Y130.D3 !
 ! Ring[8].Ring/c<1>                 SLICE_X49Y128.A   SLICE_X46Y128.A5 !
 ! Ring[9].Ring/c<1>                 SLICE_X47Y128.B   SLICE_X46Y128.B5 !
 ! Ring[10].Ring/c<1>                SLICE_X48Y129.A   SLICE_X46Y128.C4 !
 ! Ring[11].Ring/c<1>                SLICE_X47Y128.C   SLICE_X46Y128.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X48Y129.D   SLICE_X47Y129.A2 !
 ! Ring[13].Ring/c<1>                SLICE_X47Y130.B   SLICE_X47Y129.B6 !
 ! Ring[14].Ring/c<1>                SLICE_X46Y130.D   SLICE_X47Y129.C4 !
 ! Ring[15].Ring/c<1>                SLICE_X46Y130.B   SLICE_X47Y129.D3 !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y65.C     SLICE_X0Y64.A1   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y63.A     SLICE_X0Y64.B4   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y63.A     SLICE_X0Y64.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X3Y65.A     SLICE_X0Y64.D1   !
 ! Ring[12].Ring/c<1>                SLICE_X2Y65.A     SLICE_X0Y66.A6   !
 ! Ring[13].Ring/c<1>                SLICE_X2Y65.B     SLICE_X0Y66.B4   !
 ! Ring[14].Ring/c<1>                SLICE_X0Y65.C     SLICE_X0Y66.C5   !
 ! Ring[15].Ring/c<1>                SLICE_X1Y66.B     SLICE_X0Y66.D3   !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y69.C     SLICE_X1Y69.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y69.D     SLICE_X1Y69.B1   !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y69.B     SLICE_X1Y69.C6   !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y68.B     SLICE_X1Y69.D2   !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y73.A     SLICE_X1Y72.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X3Y70.A     SLICE_X1Y72.B4   !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y72.A     SLICE_X1Y72.C1   !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y73.B     SLICE_X1Y72.D5   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.843ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_35 (SLICE_X65Y62.D1), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_35 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (1.160 - 1.336)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 to E2M/EC/tx_header_buffer_dest_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y80.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4
    SLICE_X68Y73.B3      net (fanout=56)       2.262   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<4>
    SLICE_X68Y73.B       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0003
                                                       E2M/EC/rx_state_cmp_gt00031
    SLICE_X71Y78.D6      net (fanout=17)       0.761   E2M/EC/rx_state_cmp_gt0003
    SLICE_X71Y78.D       Tilo                  0.094   E2M/EC/N186
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X61Y74.B3      net (fanout=8)        1.234   E2M/EC/N186
    SLICE_X61Y74.B       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X68Y63.B3      net (fanout=3)        1.354   E2M/EC/N148
    SLICE_X68Y63.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X65Y62.D1      net (fanout=48)       1.099   E2M/EC/N1621
    SLICE_X65Y62.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>35
                                                       E2M/EC/tx_header_buffer_dest_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (0.875ns logic, 6.710ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_35 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.115ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_2 to E2M/EC/tx_header_buffer_dest_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.BQ      Tcko                  0.471   E2M/EC/rx_command_counter<2>
                                                       E2M/EC/rx_command_counter_2
    SLICE_X53Y71.B2      net (fanout=17)       1.740   E2M/EC/rx_command_counter<2>
    SLICE_X53Y71.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X52Y73.A1      net (fanout=17)       1.231   E2M/EC/N143
    SLICE_X52Y73.A       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0030
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X61Y74.B4      net (fanout=9)        0.816   E2M/EC/N217
    SLICE_X61Y74.B       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X68Y63.B3      net (fanout=3)        1.354   E2M/EC/N148
    SLICE_X68Y63.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X65Y62.D1      net (fanout=48)       1.099   E2M/EC/N1621
    SLICE_X65Y62.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>35
                                                       E2M/EC/tx_header_buffer_dest_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (0.875ns logic, 6.240ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_35 (FF)
  Requirement:          7.900ns
  Data Path Delay:      6.997ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.142 - 0.155)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_1 to E2M/EC/tx_header_buffer_dest_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y78.CQ      Tcko                  0.471   E2M/EC/rx_command_counter<1>
                                                       E2M/EC/rx_command_counter_1
    SLICE_X53Y71.B3      net (fanout=19)       1.622   E2M/EC/rx_command_counter<1>
    SLICE_X53Y71.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X52Y73.A1      net (fanout=17)       1.231   E2M/EC/N143
    SLICE_X52Y73.A       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0030
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X61Y74.B4      net (fanout=9)        0.816   E2M/EC/N217
    SLICE_X61Y74.B       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X68Y63.B3      net (fanout=3)        1.354   E2M/EC/N148
    SLICE_X68Y63.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X65Y62.D1      net (fanout=48)       1.099   E2M/EC/N1621
    SLICE_X65Y62.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>35
                                                       E2M/EC/tx_header_buffer_dest_add_35
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (0.875ns logic, 6.122ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_43 (SLICE_X64Y59.D1), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_43 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.659ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (1.250 - 1.336)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 to E2M/EC/tx_header_buffer_dest_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y80.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4
    SLICE_X68Y73.B3      net (fanout=56)       2.262   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<4>
    SLICE_X68Y73.B       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0003
                                                       E2M/EC/rx_state_cmp_gt00031
    SLICE_X71Y78.D6      net (fanout=17)       0.761   E2M/EC/rx_state_cmp_gt0003
    SLICE_X71Y78.D       Tilo                  0.094   E2M/EC/N186
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X61Y74.B3      net (fanout=8)        1.234   E2M/EC/N186
    SLICE_X61Y74.B       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X68Y63.B3      net (fanout=3)        1.354   E2M/EC/N148
    SLICE_X68Y63.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X64Y59.D1      net (fanout=48)       1.191   E2M/EC/N1621
    SLICE_X64Y59.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<43>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<43>35
                                                       E2M/EC/tx_header_buffer_dest_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (0.857ns logic, 6.802ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_43 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.189ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (1.250 - 1.251)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_2 to E2M/EC/tx_header_buffer_dest_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.BQ      Tcko                  0.471   E2M/EC/rx_command_counter<2>
                                                       E2M/EC/rx_command_counter_2
    SLICE_X53Y71.B2      net (fanout=17)       1.740   E2M/EC/rx_command_counter<2>
    SLICE_X53Y71.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X52Y73.A1      net (fanout=17)       1.231   E2M/EC/N143
    SLICE_X52Y73.A       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0030
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X61Y74.B4      net (fanout=9)        0.816   E2M/EC/N217
    SLICE_X61Y74.B       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X68Y63.B3      net (fanout=3)        1.354   E2M/EC/N148
    SLICE_X68Y63.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X64Y59.D1      net (fanout=48)       1.191   E2M/EC/N1621
    SLICE_X64Y59.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<43>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<43>35
                                                       E2M/EC/tx_header_buffer_dest_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.189ns (0.857ns logic, 6.332ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_43 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.071ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_1 to E2M/EC/tx_header_buffer_dest_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y78.CQ      Tcko                  0.471   E2M/EC/rx_command_counter<1>
                                                       E2M/EC/rx_command_counter_1
    SLICE_X53Y71.B3      net (fanout=19)       1.622   E2M/EC/rx_command_counter<1>
    SLICE_X53Y71.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X52Y73.A1      net (fanout=17)       1.231   E2M/EC/N143
    SLICE_X52Y73.A       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0030
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X61Y74.B4      net (fanout=9)        0.816   E2M/EC/N217
    SLICE_X61Y74.B       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X68Y63.B3      net (fanout=3)        1.354   E2M/EC/N148
    SLICE_X68Y63.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<25>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X64Y59.D1      net (fanout=48)       1.191   E2M/EC/N1621
    SLICE_X64Y59.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<43>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<43>35
                                                       E2M/EC/tx_header_buffer_dest_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.071ns (0.857ns logic, 6.214ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_6 (SLICE_X50Y64.B1), 241 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.590ns (Levels of Logic = 5)
  Clock Path Skew:      -0.144ns (1.147 - 1.291)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_7 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.AQ      Tcko                  0.450   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_7
    SLICE_X62Y68.C1      net (fanout=13)       2.412   E2M/EC/rx_mem_length<7>
    SLICE_X62Y68.COUT    Topcyc                0.423   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<2>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X62Y69.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X62Y69.CMUX    Tcinc                 0.352   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X51Y67.B1      net (fanout=10)       1.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X51Y67.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<3>30
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>211
    SLICE_X49Y62.A1      net (fanout=7)        1.396   E2M/EC/tx_header_buffer_len_mux0000<3>30
    SLICE_X49Y62.A       Tilo                  0.094   N550
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>_SW0_SW0
    SLICE_X50Y64.B1      net (fanout=1)        1.043   N693
    SLICE_X50Y64.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (1.440ns logic, 6.150ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_15 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.369ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (1.147 - 1.262)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_15 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y71.AQ      Tcko                  0.450   E2M/EC/rx_mem_length<18>
                                                       E2M/EC/rx_mem_length_15
    SLICE_X62Y69.A2      net (fanout=11)       2.256   E2M/EC/rx_mem_length<15>
    SLICE_X62Y69.CMUX    Topac                 0.710   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<4>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X51Y67.B1      net (fanout=10)       1.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X51Y67.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<3>30
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>211
    SLICE_X49Y62.A1      net (fanout=7)        1.396   E2M/EC/tx_header_buffer_len_mux0000<3>30
    SLICE_X49Y62.A       Tilo                  0.094   N550
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>_SW0_SW0
    SLICE_X50Y64.B1      net (fanout=1)        1.043   N693
    SLICE_X50Y64.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.369ns (1.375ns logic, 5.994ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_9 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.144ns (1.147 - 1.291)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_9 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_9
    SLICE_X62Y68.D2      net (fanout=11)       2.165   E2M/EC/rx_mem_length<9>
    SLICE_X62Y68.COUT    Topcyd                0.392   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X62Y69.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X62Y69.CMUX    Tcinc                 0.352   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X51Y67.B1      net (fanout=10)       1.299   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X51Y67.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<3>30
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>211
    SLICE_X49Y62.A1      net (fanout=7)        1.396   E2M/EC/tx_header_buffer_len_mux0000<3>30
    SLICE_X49Y62.A       Tilo                  0.094   N550
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>_SW0_SW0
    SLICE_X50Y64.B1      net (fanout=1)        1.043   N693
    SLICE_X50Y64.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.312ns (1.409ns logic, 5.903ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_11 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.225ns (0.786 - 0.561)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_11 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y84.AQ         Tcko                  0.414   E2M/EC/rx_reg_value<14>
                                                          E2M/EC/rx_reg_value_11
    RAMB36_X1Y16.DIADIU5    net (fanout=3)        0.398   E2M/EC/rx_reg_value<11>
    RAMB36_X1Y16.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.526ns (0.128ns logic, 0.398ns route)
                                                          (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_29 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.786 - 0.566)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_29 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y83.CQ         Tcko                  0.414   E2M/EC/rx_reg_value<30>
                                                          E2M/EC/rx_reg_value_29
    RAMB36_X1Y16.DIADIU14   net (fanout=3)        0.395   E2M/EC/rx_reg_value<29>
    RAMB36_X1Y16.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.523ns (0.128ns logic, 0.395ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_27 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.786 - 0.566)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_27 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y83.AQ         Tcko                  0.414   E2M/EC/rx_reg_value<30>
                                                          E2M/EC/rx_reg_value_27
    RAMB36_X1Y16.DIADIU13   net (fanout=3)        0.401   E2M/EC/rx_reg_value<27>
    RAMB36_X1Y16.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.529ns (0.128ns logic, 0.401ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X77Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.746ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y63.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X77Y63.BX      net (fanout=1)        0.307   E2M/delayCtrl0Reset<0>
    SLICE_X77Y63.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.439ns logic, 0.307ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X77Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y63.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X77Y63.BX      net (fanout=1)        0.282   E2M/delayCtrl0Reset<0>
    SLICE_X77Y63.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X74Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X74Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_5/SR
  Location pin: SLICE_X74Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7226 paths analyzed, 2109 endpoints analyzed, 55 failing endpoints
 55 timing errors detected. (55 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.671ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_3 (SLICE_X6Y31.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_3 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.806ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.917ns (1.850 - 6.767)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU1  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y31.D5       net (fanout=1)        0.598   sh/douta<3>
    SLICE_X6Y31.CLK      Tas                   0.028   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<3>1
                                                       sh/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (2.208ns logic, 0.598ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_7 (SLICE_X6Y26.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_7 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.806ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.900ns (1.858 - 6.758)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y5.DOADOU1  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y26.D5       net (fanout=1)        0.598   sh/douta<7>
    SLICE_X6Y26.CLK      Tas                   0.028   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<7>1
                                                       sh/outputMemoryWriteData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (2.208ns logic, 0.598ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_1 (SLICE_X6Y31.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_1 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.917ns (1.850 - 6.767)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU0  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y31.B6       net (fanout=1)        0.576   sh/douta<1>
    SLICE_X6Y31.CLK      Tas                   0.027   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<1>1
                                                       sh/outputMemoryWriteData_1
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (2.207ns logic, 0.576ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/slowRmemCount_3 (SLICE_X8Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/slowRmemCount_3 (FF)
  Destination:          sh/slowRmemCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/slowRmemCount_3 to sh/slowRmemCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.433   sh/slowRmemCount<3>
                                                       sh/slowRmemCount_3
    SLICE_X8Y46.AX       net (fanout=3)        0.166   sh/slowRmemCount<3>
    SLICE_X8Y46.CLK      Tckdi       (-Th)     0.120   sh/slowRmemCount<3>
                                                       sh/slowRmemCount_mux0000<2>
                                                       sh/slowRmemCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.313ns logic, 0.166ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/resp_wait_count_3 (SLICE_X2Y44.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/resp_wait_count_3 (FF)
  Destination:          sh/resp_wait_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/resp_wait_count_3 to sh/resp_wait_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.CQ       Tcko                  0.414   sh/resp_wait_count<3>
                                                       sh/resp_wait_count_3
    SLICE_X2Y44.CX       net (fanout=3)        0.175   sh/resp_wait_count<3>
    SLICE_X2Y44.CLK      Tckdi       (-Th)     0.106   sh/resp_wait_count<3>
                                                       sh/resp_wait_count_mux0000<3>_f7
                                                       sh/resp_wait_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.308ns logic, 0.175ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/register32Address_3 (SLICE_X20Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/register32Address_3 (FF)
  Destination:          sh/register32Address_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/register32Address_3 to sh/register32Address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y67.AQ      Tcko                  0.433   sh/register32Address<3>
                                                       sh/register32Address_3
    SLICE_X20Y67.AX      net (fanout=8)        0.174   sh/register32Address<3>
    SLICE_X20Y67.CLK     Tckdi       (-Th)     0.120   sh/register32Address<3>
                                                       sh/register32Address_mux0000<4>_f7
                                                       sh/register32Address_3
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.313ns logic, 0.174ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_2 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.698 - 0.650)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_2 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.CQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_2
    RAMB36_X3Y18.DIBDIL2    net (fanout=3)        0.990   E2M/EC/sysACE_MPADD<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.803ns (0.813ns logic, 0.990ns route)
                                                          (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.691ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.698 - 0.621)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y84.AQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y18.DIBDIL4    net (fanout=3)        0.899   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.691ns (0.792ns logic, 0.899ns route)
                                                          (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_3 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.698 - 0.650)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_3 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.DQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_3
    RAMB36_X3Y18.DIBDIL3    net (fanout=3)        0.816   E2M/EC/sysACE_MPADD<3>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.629ns (0.813ns logic, 0.816ns route)
                                                          (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y15.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.770 - 0.578)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y78.AQ         Tcko                  0.433   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.ENARDENL   net (fanout=2)        0.567   E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.605ns (0.038ns logic, 0.567ns route)
                                                          (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.750 - 0.578)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X88Y78.AQ             Tcko                  0.433   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.ENARDENL       net (fanout=2)        0.567   E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.605ns (0.038ns logic, 0.567ns route)
                                                              (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.750 - 0.593)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y92.CQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.580   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.599ns (0.019ns logic, 0.580ns route)
                                                          (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.744ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.750 - 0.578)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y84.CQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y18.DIBDIL6    net (fanout=3)        0.616   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.744ns (0.128ns logic, 0.616ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<1>/CLK
  Logical resource: E2M/EC/sysACECounter_1/CK
  Location pin: SLICE_X86Y78.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.840ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.600ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.456   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (2.384ns logic, 1.456ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.531ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.531ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.340   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (2.191ns logic, 1.340ns route)
                                                       (62.1% logic, 37.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.077ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.363ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.077ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y89.AQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.674   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (2.403ns logic, 1.674ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.747ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.747ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y89.AQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.540   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (2.207ns logic, 1.540ns route)
                                                       (58.9% logic, 41.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.506ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.654ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y18.DIADIL10   net (fanout=1)        1.252   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.506ns (1.254ns logic, 1.252ns route)
                                                          (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.675ns (requirement - data path)
  Source:               sysACE_MPDATA<5> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.485ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<5> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    U7.I                    Tiopi                 0.881   sysACE_MPDATA<5>
                                                          sysACE_MPDATA<5>
                                                          E2M/EC/sysACEIO/IOBUF_B5/IBUF
    RAMB36_X3Y18.DIADIL5    net (fanout=1)        1.262   E2M/EC/sysACE_MPDATA_Out<5>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.485ns (1.223ns logic, 1.262ns route)
                                                          (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.677ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.483ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J5.I                    Tiopi                 0.922   sysACE_MPDATA<12>
                                                          sysACE_MPDATA<12>
                                                          E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB36_X3Y18.DIADIL12   net (fanout=1)        1.219   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.483ns (1.264ns logic, 1.219ns route)
                                                          (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               sysACE_MPDATA<3> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<3> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    H7.I                    Tiopi                 0.889   sysACE_MPDATA<3>
                                                          sysACE_MPDATA<3>
                                                          E2M/EC/sysACEIO/IOBUF_B3/IBUF
    RAMB36_X3Y18.DIADIL3    net (fanout=1)        0.908   E2M/EC/sysACE_MPDATA_Out<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.511ns (0.603ns logic, 0.908ns route)
                                                          (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X91Y92.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.522ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X91Y92.D2      net (fanout=2)        0.769   E2M/EC/fromSysACEFifoFull
    SLICE_X91Y92.CLK     Tah         (-Th)     0.195   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.753ns logic, 0.769ns route)
                                                       (49.5% logic, 50.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.235ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y192.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        6.520   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.287ns (0.767ns logic, 6.520ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y195.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        5.932   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.699ns (0.767ns logic, 5.932ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y17.DIPADIPL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.763 - 0.593)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y89.AQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0
    RAMB36_X3Y17.DIPADIPL0  net (fanout=4)        0.402   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
    RAMB36_X3Y17.CLKARDCLKL Trckd_DIPA  (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.530ns (0.128ns logic, 0.402ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 (SLICE_X95Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.638 - 0.600)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y89.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0
    SLICE_X95Y89.A6      net (fanout=2)        0.269   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0
    SLICE_X95Y89.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0_and0000_norst1_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.217ns logic, 0.269ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6 (SLICE_X94Y93.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.682 - 0.616)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y93.CQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6
    SLICE_X94Y93.CX      net (fanout=5)        0.309   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<6>
    SLICE_X94Y93.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.215ns logic, 0.309ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y17.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.250ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X91Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y61.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X91Y55.DX      net (fanout=2)        0.798   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X91Y55.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.452ns logic, 0.798ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X86Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y52.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X86Y52.CX      net (fanout=1)        0.608   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X86Y52.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.454ns logic, 0.608ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X93Y51.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y51.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X93Y51.AX      net (fanout=2)        0.551   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X93Y51.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.442ns logic, 0.551ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X89Y49.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y49.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X89Y49.A4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X89Y49.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X94Y51.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y51.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X94Y51.B4      net (fanout=2)        0.354   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X94Y51.CLK     Tah         (-Th)     0.196   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.218ns logic, 0.354ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X94Y61.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y61.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X94Y61.D4      net (fanout=2)        0.356   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X94Y61.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.219ns logic, 0.356ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.432ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X47Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y50.C2      net (fanout=3)        1.467   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y50.CMUX    Tilo                  0.392   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X47Y47.SR      net (fanout=1)        1.576   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X47Y47.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.389ns logic, 3.043ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X66Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.710ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X66Y50.B5      net (fanout=3)        0.895   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X66Y50.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X66Y50.A5      net (fanout=1)        0.245   N18
    SLICE_X66Y50.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.570ns logic, 1.140ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y54.DX      net (fanout=3)        0.848   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y54.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.452ns logic, 0.848ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y54.DX      net (fanout=3)        0.780   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y54.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.195ns logic, 0.780ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X66Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X66Y50.B5      net (fanout=3)        0.823   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X66Y50.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X66Y50.A5      net (fanout=1)        0.225   N18
    SLICE_X66Y50.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.304ns logic, 1.048ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X47Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.783ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y50.C2      net (fanout=3)        1.350   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y50.CMUX    Tilo                  0.361   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X47Y47.SR      net (fanout=1)        1.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X47Y47.CLK     Tcksr       (-Th)    -0.208   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (0.983ns logic, 2.800ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.744ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X103Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y58.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y58.B4      net (fanout=2)        0.511   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y58.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y51.A5     net (fanout=2)        1.781   N4
    SLICE_X103Y51.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y55.B5     net (fanout=13)       0.733   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y55.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y51.CE     net (fanout=4)        0.758   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y51.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (0.961ns logic, 3.783ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X103Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y58.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y58.B4      net (fanout=2)        0.511   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y58.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y51.A5     net (fanout=2)        1.781   N4
    SLICE_X103Y51.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y55.B5     net (fanout=13)       0.733   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y55.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y51.CE     net (fanout=4)        0.758   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y51.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (0.961ns logic, 3.783ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X103Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y58.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y58.B4      net (fanout=2)        0.511   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y58.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y51.A5     net (fanout=2)        1.781   N4
    SLICE_X103Y51.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y55.B5     net (fanout=13)       0.733   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y55.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y51.CE     net (fanout=4)        0.758   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y51.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (0.961ns logic, 3.783ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (SLICE_X94Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y50.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    SLICE_X94Y49.D6      net (fanout=1)        0.264   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
    SLICE_X94Y49.CLK     Tah         (-Th)     0.067   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.347ns logic, 0.264ns route)
                                                       (56.8% logic, 43.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (SLICE_X94Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y49.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    SLICE_X94Y48.A6      net (fanout=2)        0.275   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<4>
    SLICE_X94Y48.CLK     Tah         (-Th)     0.071   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<4>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.343ns logic, 0.275ns route)
                                                       (55.5% logic, 44.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X84Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y46.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X84Y45.AX      net (fanout=1)        0.444   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X84Y45.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.178ns logic, 0.444ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.321ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X95Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.165ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.599 - 0.673)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X95Y49.AX      net (fanout=1)        0.723   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X95Y49.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.442ns logic, 0.723ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X94Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.624 - 0.659)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y52.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8
    SLICE_X94Y50.AX      net (fanout=1)        0.653   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X94Y50.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.463ns logic, 0.653ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X95Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.054ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.599 - 0.673)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y50.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X95Y49.BX      net (fanout=1)        0.615   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X95Y49.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.439ns logic, 0.615ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X95Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.051ns (0.651 - 0.600)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X95Y48.AX      net (fanout=1)        0.412   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X95Y48.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.185ns logic, 0.412ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X95Y48.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.051ns (0.651 - 0.600)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y50.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X95Y48.CX      net (fanout=1)        0.412   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X95Y48.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.196ns logic, 0.412ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X95Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.051ns (0.651 - 0.600)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y50.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X95Y48.DX      net (fanout=1)        0.413   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X95Y48.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.195ns logic, 0.413ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.969ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X86Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.969ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y90.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X86Y90.AX      net (fanout=2)        0.527   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X86Y90.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.442ns logic, 0.527ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X86Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y90.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X86Y90.AX      net (fanout=2)        0.485   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X86Y90.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.185ns logic, 0.485ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.903ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X85Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.751ns (Levels of Logic = 0)
  Clock Path Skew:      -0.070ns (0.543 - 0.613)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y90.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X85Y90.AX      net (fanout=1)        0.309   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X85Y90.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.442ns logic, 0.309ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X92Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.142 - 0.152)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y101.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X92Y101.CX     net (fanout=1)        0.353   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X92Y101.CLK    Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.445ns logic, 0.353ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X91Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.143 - 0.181)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y100.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X91Y100.CX     net (fanout=1)        0.308   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X91Y100.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.454ns logic, 0.308ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X92Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.010ns (0.152 - 0.142)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y101.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X92Y101.BX     net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X92Y101.CLK    Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X92Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.010ns (0.152 - 0.142)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y101.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X92Y101.AX     net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X92Y101.CLK    Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X92Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.010ns (0.152 - 0.142)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y101.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X92Y101.DX     net (fanout=1)        0.280   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X92Y101.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.184ns logic, 0.280ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.784ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X50Y66.D1), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X38Y57.D1      net (fanout=6)        1.255   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X38Y57.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y59.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.COUT    Tbyp                  0.104   E2M/EC/rx_mem_start_length<0>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y61.B1      net (fanout=2)        1.213   E2M/EC/_sub0001<28>
    SLICE_X36Y61.CMUX    Topbc                 0.687   sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X53Y64.B2      net (fanout=6)        1.720   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X53Y64.B       Tilo                  0.094   E2M/EC/N397
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X50Y66.D1      net (fanout=9)        1.050   E2M/EC/N53
    SLICE_X50Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (2.546ns logic, 5.238ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.762ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y61.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X38Y57.A1      net (fanout=6)        1.116   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X38Y57.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt.1
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y59.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.COUT    Tbyp                  0.104   E2M/EC/rx_mem_start_length<0>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y61.B1      net (fanout=2)        1.213   E2M/EC/_sub0001<28>
    SLICE_X36Y61.CMUX    Topbc                 0.687   sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X53Y64.B2      net (fanout=6)        1.720   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X53Y64.B       Tilo                  0.094   E2M/EC/N397
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X50Y66.D1      net (fanout=9)        1.050   E2M/EC/N53
    SLICE_X50Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (2.663ns logic, 5.099ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_9 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.737ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_9 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_curr_bytes_left_9
    SLICE_X38Y59.B2      net (fanout=6)        1.307   E2M/EC/tx_curr_bytes_left<9>
    SLICE_X38Y59.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<9>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.COUT    Tbyp                  0.104   E2M/EC/rx_mem_start_length<0>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y61.B1      net (fanout=2)        1.213   E2M/EC/_sub0001<28>
    SLICE_X36Y61.CMUX    Topbc                 0.687   sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X53Y64.B2      net (fanout=6)        1.720   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X53Y64.B       Tilo                  0.094   E2M/EC/N397
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X50Y66.D1      net (fanout=9)        1.050   E2M/EC/N53
    SLICE_X50Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      7.737ns (2.447ns logic, 5.290ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X51Y66.D1), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X38Y57.D1      net (fanout=6)        1.255   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X38Y57.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y59.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.COUT    Tbyp                  0.104   E2M/EC/rx_mem_start_length<0>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y61.B1      net (fanout=2)        1.213   E2M/EC/_sub0001<28>
    SLICE_X36Y61.CMUX    Topbc                 0.687   sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X53Y64.B2      net (fanout=6)        1.720   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X53Y64.B       Tilo                  0.094   E2M/EC/N397
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X51Y66.D1      net (fanout=9)        1.012   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (2.546ns logic, 5.200ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y61.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X38Y57.A1      net (fanout=6)        1.116   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X38Y57.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt.1
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y59.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.COUT    Tbyp                  0.104   E2M/EC/rx_mem_start_length<0>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y61.B1      net (fanout=2)        1.213   E2M/EC/_sub0001<28>
    SLICE_X36Y61.CMUX    Topbc                 0.687   sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X53Y64.B2      net (fanout=6)        1.720   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X53Y64.B       Tilo                  0.094   E2M/EC/N397
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X51Y66.D1      net (fanout=9)        1.012   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (2.663ns logic, 5.061ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_9 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_9 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_curr_bytes_left_9
    SLICE_X38Y59.B2      net (fanout=6)        1.307   E2M/EC/tx_curr_bytes_left<9>
    SLICE_X38Y59.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<9>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y60.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y61.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y63.COUT    Tbyp                  0.104   E2M/EC/rx_mem_start_length<0>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y64.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X36Y61.B1      net (fanout=2)        1.213   E2M/EC/_sub0001<28>
    SLICE_X36Y61.CMUX    Topbc                 0.687   sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr<8>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X53Y64.B2      net (fanout=6)        1.720   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X53Y64.B       Tilo                  0.094   E2M/EC/N397
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X51Y66.D1      net (fanout=9)        1.012   E2M/EC/N53
    SLICE_X51Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (2.447ns logic, 5.252ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_11 (SLICE_X72Y62.D1), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_0 to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.DQ      Tcko                  0.450   E2M/EC/tx_read_len<0>
                                                       E2M/EC/tx_read_len_0
    SLICE_X61Y69.A1      net (fanout=37)       2.959   E2M/EC/tx_read_len<0>
    SLICE_X61Y69.A       Tilo                  0.094   N362
                                                       E2M/EC/N305_SW0
    SLICE_X60Y69.B3      net (fanout=1)        0.586   N362
    SLICE_X60Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X71Y65.C6      net (fanout=91)       0.946   E2M/EC/N305
    SLICE_X71Y65.C       Tilo                  0.094   E2M/hardResetClockLockLow_inv
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>4
    SLICE_X72Y62.C1      net (fanout=2)        1.319   E2M/EC/tx_header_buffer_dest_add_mux0000<11>4
    SLICE_X72Y62.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>30_SW0
    SLICE_X72Y62.D1      net (fanout=1)        1.051   N832
    SLICE_X72Y62.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (0.836ns logic, 6.861ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.392ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X47Y64.B1      net (fanout=6)        1.063   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X47Y64.B       Tilo                  0.094   N532
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X49Y64.A2      net (fanout=1)        1.306   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X49Y64.A       Tilo                  0.094   N847
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X60Y69.B6      net (fanout=22)       0.777   E2M/EC/tx_state_cmp_eq0027
    SLICE_X60Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X71Y65.C6      net (fanout=91)       0.946   E2M/EC/N305
    SLICE_X71Y65.C       Tilo                  0.094   E2M/hardResetClockLockLow_inv
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>4
    SLICE_X72Y62.C1      net (fanout=2)        1.319   E2M/EC/tx_header_buffer_dest_add_mux0000<11>4
    SLICE_X72Y62.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>30_SW0
    SLICE_X72Y62.D1      net (fanout=1)        1.051   N832
    SLICE_X72Y62.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (0.930ns logic, 6.462ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.362ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.AQ      Tcko                  0.450   E2M/EC/tx_read_len<0>
                                                       E2M/EC/tx_read_len_1
    SLICE_X61Y69.A3      net (fanout=37)       2.624   E2M/EC/tx_read_len<1>
    SLICE_X61Y69.A       Tilo                  0.094   N362
                                                       E2M/EC/N305_SW0
    SLICE_X60Y69.B3      net (fanout=1)        0.586   N362
    SLICE_X60Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X71Y65.C6      net (fanout=91)       0.946   E2M/EC/N305
    SLICE_X71Y65.C       Tilo                  0.094   E2M/hardResetClockLockLow_inv
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>4
    SLICE_X72Y62.C1      net (fanout=2)        1.319   E2M/EC/tx_header_buffer_dest_add_mux0000<11>4
    SLICE_X72Y62.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>30_SW0
    SLICE_X72Y62.D1      net (fanout=1)        1.051   N832
    SLICE_X72Y62.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.362ns (0.836ns logic, 6.526ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X51Y66.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_4 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y66.DQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_4
    SLICE_X51Y66.D6      net (fanout=2)        0.261   E2M/EC/tx_header_buffer_len<4>
    SLICE_X51Y66.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.219ns logic, 0.261ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_10 (SLICE_X36Y67.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_10 (FF)
  Destination:          E2M/EC/tx_packet_payload_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_10 to E2M/EC/tx_packet_payload_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.CQ      Tcko                  0.433   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_10
    SLICE_X36Y67.C6      net (fanout=2)        0.279   E2M/EC/tx_packet_payload<10>
    SLICE_X36Y67.CLK     Tah         (-Th)     0.217   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_10_mux0000
                                                       E2M/EC/tx_packet_payload_10
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.216ns logic, 0.279ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X50Y64.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_0 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y65.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_0
    SLICE_X50Y64.D6      net (fanout=2)        0.283   E2M/EC/tx_header_buffer_len<0>
    SLICE_X50Y64.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.219ns logic, 0.283ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.789ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X26Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y58.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X24Y57.A5      net (fanout=3)        0.412   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X24Y57.A       Tilo                  0.094   sh/testPUF/NIST/test7/cap<3>
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X26Y55.CE      net (fanout=1)        0.604   E2M/EC/userLogicReset_not0001
    SLICE_X26Y55.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.773ns logic, 1.016ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y58.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X26Y57.C5      net (fanout=3)        0.390   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X26Y57.C       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y58.CE      net (fanout=1)        0.536   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y58.CLK     Tceck                 0.226   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.770ns logic, 0.926ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y58.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X26Y57.C5      net (fanout=3)        0.359   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X26Y57.C       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y58.CE      net (fanout=1)        0.493   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y58.CLK     Tckce       (-Th)    -0.044   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.545ns logic, 0.852ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X26Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y58.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X24Y57.A5      net (fanout=3)        0.379   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X24Y57.A       Tilo                  0.087   sh/testPUF/NIST/test7/cap<3>
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X26Y55.CE      net (fanout=1)        0.555   E2M/EC/userLogicReset_not0001
    SLICE_X26Y55.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.547ns logic, 0.934ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12318 paths analyzed, 3237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.846ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_21 (SLICE_X71Y58.D1), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y47.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X59Y69.C4      net (fanout=21)       2.417   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X59Y69.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y64.B5      net (fanout=194)      1.133   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y64.B       Tilo                  0.094   N847
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X67Y64.A3      net (fanout=6)        1.029   E2M/EC/N97
    SLICE_X67Y64.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<17>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C1      net (fanout=97)       1.395   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW0
    SLICE_X71Y58.D1      net (fanout=1)        1.018   N799
    SLICE_X71Y58.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (0.854ns logic, 6.992ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.417ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.EMPTY   Trcko_EMPTY           0.918   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X66Y69.A2      net (fanout=26)       3.055   E2M/EC/fromSysACEFifoEmpty
    SLICE_X66Y69.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X67Y64.A5      net (fanout=1)        0.721   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X67Y64.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<17>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C1      net (fanout=97)       1.395   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW0
    SLICE_X71Y58.D1      net (fanout=1)        1.018   N799
    SLICE_X71Y58.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.417ns (1.228ns logic, 6.189ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.328ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y50.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X59Y69.C2      net (fanout=45)       1.899   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X59Y69.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y64.B5      net (fanout=194)      1.133   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y64.B       Tilo                  0.094   N847
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X67Y64.A3      net (fanout=6)        1.029   E2M/EC/N97
    SLICE_X67Y64.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<17>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C1      net (fanout=97)       1.395   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW0
    SLICE_X71Y58.D1      net (fanout=1)        1.018   N799
    SLICE_X71Y58.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.328ns (0.854ns logic, 6.474ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_11 (SLICE_X72Y62.D1), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.802ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y47.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X59Y69.C4      net (fanout=21)       2.417   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X59Y69.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y64.B5      net (fanout=194)      1.133   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y64.B       Tilo                  0.094   N847
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X67Y64.A3      net (fanout=6)        1.029   E2M/EC/N97
    SLICE_X67Y64.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<17>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y62.C6      net (fanout=97)       1.336   E2M/EC/N45
    SLICE_X72Y62.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>30_SW0
    SLICE_X72Y62.D1      net (fanout=1)        1.051   N832
    SLICE_X72Y62.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (0.836ns logic, 6.966ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.549ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y47.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X61Y69.A2      net (fanout=21)       2.811   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X61Y69.A       Tilo                  0.094   N362
                                                       E2M/EC/N305_SW0
    SLICE_X60Y69.B3      net (fanout=1)        0.586   N362
    SLICE_X60Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X71Y65.C6      net (fanout=91)       0.946   E2M/EC/N305
    SLICE_X71Y65.C       Tilo                  0.094   E2M/hardResetClockLockLow_inv
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>4
    SLICE_X72Y62.C1      net (fanout=2)        1.319   E2M/EC/tx_header_buffer_dest_add_mux0000<11>4
    SLICE_X72Y62.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>30_SW0
    SLICE_X72Y62.D1      net (fanout=1)        1.051   N832
    SLICE_X72Y62.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.549ns (0.836ns logic, 6.713ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.373ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/tx_header_buffer_dest_add_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.EMPTY   Trcko_EMPTY           0.918   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X66Y69.A2      net (fanout=26)       3.055   E2M/EC/fromSysACEFifoEmpty
    SLICE_X66Y69.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X67Y64.A5      net (fanout=1)        0.721   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X67Y64.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<17>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y62.C6      net (fanout=97)       1.336   E2M/EC/N45
    SLICE_X72Y62.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>30_SW0
    SLICE_X72Y62.D1      net (fanout=1)        1.051   N832
    SLICE_X72Y62.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<11>35
                                                       E2M/EC/tx_header_buffer_dest_add_11
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (1.210ns logic, 6.163ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_13 (SLICE_X72Y60.D1), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y47.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X59Y69.C4      net (fanout=21)       2.417   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X59Y69.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y64.B5      net (fanout=194)      1.133   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y64.B       Tilo                  0.094   N847
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X67Y64.A3      net (fanout=6)        1.029   E2M/EC/N97
    SLICE_X67Y64.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<17>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y60.C5      net (fanout=97)       1.243   E2M/EC/N45
    SLICE_X72Y60.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW0
    SLICE_X72Y60.D1      net (fanout=1)        1.109   N826
    SLICE_X72Y60.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (0.836ns logic, 6.931ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.480ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y47.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X61Y69.A2      net (fanout=21)       2.811   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X61Y69.A       Tilo                  0.094   N362
                                                       E2M/EC/N305_SW0
    SLICE_X60Y69.B3      net (fanout=1)        0.586   N362
    SLICE_X60Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y60.C5      net (fanout=91)       1.095   E2M/EC/N305
    SLICE_X73Y60.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<12>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
    SLICE_X72Y60.C1      net (fanout=2)        1.043   E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
    SLICE_X72Y60.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW0
    SLICE_X72Y60.D1      net (fanout=1)        1.109   N826
    SLICE_X72Y60.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.480ns (0.836ns logic, 6.644ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.338ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.EMPTY   Trcko_EMPTY           0.918   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X66Y69.A2      net (fanout=26)       3.055   E2M/EC/fromSysACEFifoEmpty
    SLICE_X66Y69.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X67Y64.A5      net (fanout=1)        0.721   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X67Y64.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<17>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y60.C5      net (fanout=97)       1.243   E2M/EC/N45
    SLICE_X72Y60.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW0
    SLICE_X72Y60.D1      net (fanout=1)        1.109   N826
    SLICE_X72Y60.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.338ns (1.210ns logic, 6.128ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_0_i_5 (SLICE_X85Y93.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_4 to E2M/emac_ll/rx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y93.AQ      Tcko                  0.414   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_4
    SLICE_X85Y93.BX      net (fanout=1)        0.282   E2M/emac_ll/rx_pre_reset_0_i<4>
    SLICE_X85Y93.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_1 (SLICE_X97Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_0 to E2M/emac_ll/tx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y56.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_0
    SLICE_X97Y56.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<0>
    SLICE_X97Y56.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_9 (SLICE_X72Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_8 (FF)
  Destination:          E2M/delayCtrl0Reset_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_8 to E2M/delayCtrl0Reset_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y65.AQ      Tcko                  0.433   E2M/delayCtrl0Reset<11>
                                                       E2M/delayCtrl0Reset_8
    SLICE_X72Y65.BX      net (fanout=1)        0.285   E2M/delayCtrl0Reset<8>
    SLICE_X72Y65.CLK     Tckdi       (-Th)     0.242   E2M/delayCtrl0Reset<11>
                                                       E2M/delayCtrl0Reset_9
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1577 paths analyzed, 929 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.150ns.
--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAU8), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Clock Path Skew:      2.805ns (4.738 - 1.933)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y43.BQ         Tcko                  0.450   sh/raddr<8>
                                                         sh/raddr_6
    SLICE_X6Y32.C6         net (fanout=3)        1.071   sh/raddr<6>
    SLICE_X6Y32.C          Tilo                  0.094   sh/addra<5>
                                                         sh/addra<6>1
    RAMB36_X0Y5.ADDRAU8    net (fanout=4)        0.784   sh/addra<6>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.746ns (0.891ns logic, 1.855ns route)
                                                         (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      5.565ns (Levels of Logic = 1)
  Clock Path Skew:      1.290ns (2.961 - 1.671)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X38Y77.DQ        Tcko                  0.450   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X6Y32.C5         net (fanout=32)       3.890   sh/testPUF/mem_we
    SLICE_X6Y32.C          Tilo                  0.094   sh/addra<5>
                                                         sh/addra<6>1
    RAMB36_X0Y5.ADDRAU8    net (fanout=4)        0.784   sh/addra<6>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        5.565ns (0.891ns logic, 4.674ns route)
                                                         (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.943ns (2.961 - 2.018)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X2Y38.CQ         Tcko                  0.450   sh/testPUF/mem_waddr<7>
                                                         sh/testPUF/mem_waddr_6
    SLICE_X6Y32.C4         net (fanout=3)        2.289   sh/testPUF/mem_waddr<6>
    SLICE_X6Y32.C          Tilo                  0.094   sh/addra<5>
                                                         sh/addra<6>1
    RAMB36_X0Y5.ADDRAU8    net (fanout=4)        0.784   sh/addra<6>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.964ns (0.891ns logic, 3.073ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAL8), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Clock Path Skew:      2.813ns (4.746 - 1.933)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y43.BQ         Tcko                  0.450   sh/raddr<8>
                                                         sh/raddr_6
    SLICE_X6Y32.C6         net (fanout=3)        1.071   sh/raddr<6>
    SLICE_X6Y32.C          Tilo                  0.094   sh/addra<5>
                                                         sh/addra<6>1
    RAMB36_X0Y5.ADDRAL8    net (fanout=4)        0.784   sh/addra<6>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.746ns (0.891ns logic, 1.855ns route)
                                                         (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      5.565ns (Levels of Logic = 1)
  Clock Path Skew:      1.298ns (2.969 - 1.671)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X38Y77.DQ        Tcko                  0.450   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X6Y32.C5         net (fanout=32)       3.890   sh/testPUF/mem_we
    SLICE_X6Y32.C          Tilo                  0.094   sh/addra<5>
                                                         sh/addra<6>1
    RAMB36_X0Y5.ADDRAL8    net (fanout=4)        0.784   sh/addra<6>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        5.565ns (0.891ns logic, 4.674ns route)
                                                         (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.951ns (2.969 - 2.018)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X2Y38.CQ         Tcko                  0.450   sh/testPUF/mem_waddr<7>
                                                         sh/testPUF/mem_waddr_6
    SLICE_X6Y32.C4         net (fanout=3)        2.289   sh/testPUF/mem_waddr<6>
    SLICE_X6Y32.C          Tilo                  0.094   sh/addra<5>
                                                         sh/addra<6>1
    RAMB36_X0Y5.ADDRAL8    net (fanout=4)        0.784   sh/addra<6>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.964ns (0.891ns logic, 3.073ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAU10), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_8 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      2.624ns (Levels of Logic = 1)
  Clock Path Skew:      2.805ns (4.738 - 1.933)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_8 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y43.DQ         Tcko                  0.450   sh/raddr<8>
                                                         sh/raddr_8
    SLICE_X6Y33.B6         net (fanout=3)        0.753   sh/raddr<8>
    SLICE_X6Y33.B          Tilo                  0.094   sh/addra<2>
                                                         sh/addra<8>1
    RAMB36_X0Y5.ADDRAU10   net (fanout=4)        0.980   sh/addra<8>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.624ns (0.891ns logic, 1.733ns route)
                                                         (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      5.910ns (Levels of Logic = 1)
  Clock Path Skew:      1.290ns (2.961 - 1.671)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X38Y77.DQ        Tcko                  0.450   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X6Y33.B5         net (fanout=32)       4.039   sh/testPUF/mem_we
    SLICE_X6Y33.B          Tilo                  0.094   sh/addra<2>
                                                         sh/addra<8>1
    RAMB36_X0Y5.ADDRAU10   net (fanout=4)        0.980   sh/addra<8>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        5.910ns (0.891ns logic, 5.019ns route)
                                                         (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_8 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      4.291ns (Levels of Logic = 1)
  Clock Path Skew:      1.042ns (2.961 - 1.919)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_8 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y40.AQ         Tcko                  0.450   sh/testPUF/mem_waddr<11>
                                                         sh/testPUF/mem_waddr_8
    SLICE_X6Y33.B4         net (fanout=3)        2.420   sh/testPUF/mem_waddr<8>
    SLICE_X6Y33.B          Tilo                  0.094   sh/addra<2>
                                                         sh/addra<8>1
    RAMB36_X0Y5.ADDRAU10   net (fanout=4)        0.980   sh/addra<8>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.291ns (0.891ns logic, 3.400ns route)
                                                         (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/gen_challenge_16 (SLICE_X22Y97.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_16 (FF)
  Destination:          sh/testPUF/gen_challenge_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (3.686 - 3.418)
  Source Clock:         sh/clk_RNG rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_16 to sh/testPUF/gen_challenge_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y97.AQ      Tcko                  0.414   sh/testPUF/challenge_gen/C<19>
                                                       sh/testPUF/challenge_gen/C_16
    SLICE_X22Y97.B6      net (fanout=2)        0.287   sh/testPUF/challenge_gen/C<16>
    SLICE_X22Y97.CLK     Tah         (-Th)     0.196   sh/testPUF/gen_challenge<18>
                                                       sh/testPUF/gen_challenge_mux0000<16>1
                                                       sh/testPUF/gen_challenge_16
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.218ns logic, 0.287ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/gen_challenge_7 (SLICE_X16Y97.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_7 (FF)
  Destination:          sh/testPUF/gen_challenge_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (3.676 - 3.414)
  Source Clock:         sh/clk_RNG rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_7 to sh/testPUF/gen_challenge_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y95.DQ      Tcko                  0.433   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_7
    SLICE_X16Y97.D6      net (fanout=1)        0.284   sh/testPUF/challenge_gen/C<7>
    SLICE_X16Y97.CLK     Tah         (-Th)     0.216   sh/testPUF/gen_challenge<7>
                                                       sh/testPUF/gen_challenge_mux0000<7>1
                                                       sh/testPUF/gen_challenge_7
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.217ns logic, 0.284ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.DIADIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_din_5 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 0)
  Clock Path Skew:      1.459ns (3.186 - 1.727)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/testPUF/mem_din_5 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X20Y44.CQ        Tcko                  0.433   sh/testPUF/mem_din<5>
                                                         sh/testPUF/mem_din_5
    RAMB36_X0Y5.DIADIU0    net (fanout=5)        1.594   sh/testPUF/mem_din<5>
    RAMB36_X0Y5.CLKARDCLKU Trckd_DIA   (-Th)     0.286   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        1.741ns (0.147ns logic, 1.594ns route)
                                                         (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y31.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y22.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y5.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51242 paths analyzed, 1893 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.750ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test2/count_ones_0 (SLICE_X4Y76.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.727ns (2.695 - 1.968)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test2/count_ones_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X4Y74.B3       net (fanout=36)       2.687   sh/testPUF/test_data
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_0
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (0.770ns logic, 3.137ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test2/count_bits1_3 (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.523ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.140 - 0.136)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test2/count_bits1_3 to sh/testPUF/NIST/test2/count_ones_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.DQ       Tcko                  0.471   sh/testPUF/NIST/test2/count_bits1<3>
                                                       sh/testPUF/NIST/test2/count_bits1_3
    SLICE_X6Y73.A3       net (fanout=1)        0.611   sh/testPUF/NIST/test2/count_bits1<3>
    SLICE_X6Y73.A        Tilo                  0.094   sh/testPUF/NIST/test2/chi_sqr_cmp_eq0000
                                                       sh/testPUF/NIST/test2/chi_sqr_cmp_eq000011
    SLICE_X4Y74.A6       net (fanout=3)        0.316   sh/testPUF/N200
    SLICE_X4Y74.A        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_cmp_eq00001
    SLICE_X4Y74.B6       net (fanout=10)       0.167   sh/testPUF/NIST/test2/chi_sqr_not0001
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_0
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.979ns logic, 1.544ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test2/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.140 - 0.136)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test2/count_bits1_2 to sh/testPUF/NIST/test2/count_ones_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.CQ       Tcko                  0.471   sh/testPUF/NIST/test2/count_bits1<3>
                                                       sh/testPUF/NIST/test2/count_bits1_2
    SLICE_X4Y74.A2       net (fanout=3)        0.981   sh/testPUF/NIST/test2/count_bits1<2>
    SLICE_X4Y74.A        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_cmp_eq00001
    SLICE_X4Y74.B6       net (fanout=10)       0.167   sh/testPUF/NIST/test2/chi_sqr_not0001
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_0
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.885ns logic, 1.598ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test2/count_ones_1 (SLICE_X4Y76.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.727ns (2.695 - 1.968)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test2/count_ones_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X4Y74.B3       net (fanout=36)       2.687   sh/testPUF/test_data
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_1
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (0.770ns logic, 3.137ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test2/count_bits1_3 (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.523ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.140 - 0.136)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test2/count_bits1_3 to sh/testPUF/NIST/test2/count_ones_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.DQ       Tcko                  0.471   sh/testPUF/NIST/test2/count_bits1<3>
                                                       sh/testPUF/NIST/test2/count_bits1_3
    SLICE_X6Y73.A3       net (fanout=1)        0.611   sh/testPUF/NIST/test2/count_bits1<3>
    SLICE_X6Y73.A        Tilo                  0.094   sh/testPUF/NIST/test2/chi_sqr_cmp_eq0000
                                                       sh/testPUF/NIST/test2/chi_sqr_cmp_eq000011
    SLICE_X4Y74.A6       net (fanout=3)        0.316   sh/testPUF/N200
    SLICE_X4Y74.A        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_cmp_eq00001
    SLICE_X4Y74.B6       net (fanout=10)       0.167   sh/testPUF/NIST/test2/chi_sqr_not0001
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_1
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.979ns logic, 1.544ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test2/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.140 - 0.136)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test2/count_bits1_2 to sh/testPUF/NIST/test2/count_ones_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.CQ       Tcko                  0.471   sh/testPUF/NIST/test2/count_bits1<3>
                                                       sh/testPUF/NIST/test2/count_bits1_2
    SLICE_X4Y74.A2       net (fanout=3)        0.981   sh/testPUF/NIST/test2/count_bits1<2>
    SLICE_X4Y74.A        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_cmp_eq00001
    SLICE_X4Y74.B6       net (fanout=10)       0.167   sh/testPUF/NIST/test2/chi_sqr_not0001
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_1
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.885ns logic, 1.598ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test2/count_ones_2 (SLICE_X4Y76.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.727ns (2.695 - 1.968)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test2/count_ones_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X4Y74.B3       net (fanout=36)       2.687   sh/testPUF/test_data
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_2
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (0.770ns logic, 3.137ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test2/count_bits1_3 (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.523ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.140 - 0.136)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test2/count_bits1_3 to sh/testPUF/NIST/test2/count_ones_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.DQ       Tcko                  0.471   sh/testPUF/NIST/test2/count_bits1<3>
                                                       sh/testPUF/NIST/test2/count_bits1_3
    SLICE_X6Y73.A3       net (fanout=1)        0.611   sh/testPUF/NIST/test2/count_bits1<3>
    SLICE_X6Y73.A        Tilo                  0.094   sh/testPUF/NIST/test2/chi_sqr_cmp_eq0000
                                                       sh/testPUF/NIST/test2/chi_sqr_cmp_eq000011
    SLICE_X4Y74.A6       net (fanout=3)        0.316   sh/testPUF/N200
    SLICE_X4Y74.A        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_cmp_eq00001
    SLICE_X4Y74.B6       net (fanout=10)       0.167   sh/testPUF/NIST/test2/chi_sqr_not0001
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_2
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.979ns logic, 1.544ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test2/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test2/count_ones_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.140 - 0.136)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test2/count_bits1_2 to sh/testPUF/NIST/test2/count_ones_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.CQ       Tcko                  0.471   sh/testPUF/NIST/test2/count_bits1<3>
                                                       sh/testPUF/NIST/test2/count_bits1_2
    SLICE_X4Y74.A2       net (fanout=3)        0.981   sh/testPUF/NIST/test2/count_bits1<2>
    SLICE_X4Y74.A        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_cmp_eq00001
    SLICE_X4Y74.B6       net (fanout=10)       0.167   sh/testPUF/NIST/test2/chi_sqr_not0001
    SLICE_X4Y74.B        Tilo                  0.094   sh/testPUF/NIST/test2/count_ones_not0001
                                                       sh/testPUF/NIST/test2/count_ones_not00011
    SLICE_X4Y76.CE       net (fanout=2)        0.450   sh/testPUF/NIST/test2/count_ones_not0001
    SLICE_X4Y76.CLK      Tceck                 0.226   sh/testPUF/NIST/test2/count_ones<3>
                                                       sh/testPUF/NIST/test2/count_ones_2
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.885ns logic, 1.598ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_6 (SLICE_X23Y12.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.488ns (Levels of Logic = 1)
  Clock Path Skew:      1.244ns (3.074 - 1.830)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X23Y12.C6      net (fanout=36)       1.107   sh/testPUF/test_data
    SLICE_X23Y12.CLK     Tah         (-Th)     0.033   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<6>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_6
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.381ns logic, 1.107ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_7 (SLICE_X23Y12.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.576ns (Levels of Logic = 1)
  Clock Path Skew:      1.244ns (3.074 - 1.830)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X23Y12.C6      net (fanout=36)       1.107   sh/testPUF/test_data
    SLICE_X23Y12.CLK     Tah         (-Th)    -0.055   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<6>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_7
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.469ns logic, 1.107ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_10 (SLICE_X23Y13.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.646ns (Levels of Logic = 1)
  Clock Path Skew:      1.248ns (3.078 - 1.830)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X23Y13.C6      net (fanout=36)       1.265   sh/testPUF/test_data
    SLICE_X23Y13.CLK     Tah         (-Th)     0.033   sh/testPUF/NIST/test13/cum_sum<11>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<10>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<11>
                                                       sh/testPUF/NIST/test13/cum_sum_10
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.381ns logic, 1.265ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y31.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y22.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 160 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.213ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (SLICE_X45Y111.C5), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.066ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (1.251 - 1.320)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y110.CQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample
    SLICE_X56Y110.B3     net (fanout=1)        0.600   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<14>
    SLICE_X56Y110.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X56Y110.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X56Y110.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X45Y111.C5     net (fanout=1)        1.555   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X45Y111.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (0.667ns logic, 2.399ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (1.251 - 1.320)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y110.AQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample
    SLICE_X56Y110.B4     net (fanout=1)        0.527   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<12>
    SLICE_X56Y110.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X56Y110.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X56Y110.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X45Y111.C5     net (fanout=1)        1.555   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X45Y111.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.667ns logic, 2.326ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (1.251 - 1.287)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y109.CQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample
    SLICE_X56Y110.A1     net (fanout=1)        0.897   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<10>
    SLICE_X56Y110.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X45Y111.C5     net (fanout=1)        1.555   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X45Y111.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.573ns logic, 2.452ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X1Y71.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.917ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.120 - 0.139)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y66.CQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample
    SLICE_X0Y65.B1       net (fanout=1)        0.923   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<14>
    SLICE_X0Y65.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y65.A5       net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y65.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y71.A2       net (fanout=1)        1.065   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y71.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.685ns logic, 2.232ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.120 - 0.146)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample
    SLICE_X0Y65.A1       net (fanout=1)        0.901   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<9>
    SLICE_X0Y65.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y71.A2       net (fanout=1)        1.065   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y71.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.591ns logic, 1.966ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.120 - 0.139)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y66.BQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample
    SLICE_X0Y65.B4       net (fanout=1)        0.568   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<13>
    SLICE_X0Y65.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y65.A5       net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y65.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y71.A2       net (fanout=1)        1.065   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y71.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.685ns logic, 1.877ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (SLICE_X35Y129.B1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.877ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.502 - 0.497)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y129.BQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[13].Ring/Sample
    SLICE_X46Y129.B1     net (fanout=1)        0.891   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<13>
    SLICE_X46Y129.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X46Y129.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
    SLICE_X46Y129.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X35Y129.B1     net (fanout=1)        1.076   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X35Y129.CLK    Tas                   0.027   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (0.665ns logic, 2.212ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.608ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.502 - 0.497)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y129.CQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample
    SLICE_X46Y129.B2     net (fanout=1)        0.622   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<14>
    SLICE_X46Y129.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X46Y129.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
    SLICE_X46Y129.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X35Y129.B1     net (fanout=1)        1.076   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X35Y129.CLK    Tas                   0.027   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.665ns logic, 1.943ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.582ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.502 - 0.497)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y129.DQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample
    SLICE_X46Y129.B3     net (fanout=1)        0.596   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
    SLICE_X46Y129.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X46Y129.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
    SLICE_X46Y129.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X35Y129.B1     net (fanout=1)        1.076   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X35Y129.CLK    Tas                   0.027   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.665ns logic, 1.917ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (SLICE_X39Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.543 - 0.497)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.433   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample
    SLICE_X39Y104.A6     net (fanout=1)        0.259   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<1>
    SLICE_X39Y104.CLK    Tah         (-Th)     0.197   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.236ns logic, 0.259ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (SLICE_X0Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[0].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.156 - 0.144)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[0].Ring/Sample to sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y99.AQ       Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[0].Ring/Sample
    SLICE_X0Y99.A6       net (fanout=1)        0.268   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<0>
    SLICE_X0Y99.CLK      Tah         (-Th)     0.219   sh/testPUF/challenge_gen/RAND<4>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (SLICE_X0Y117.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[0].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.155 - 0.143)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[0].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y117.AQ      Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[0].Ring/Sample
    SLICE_X0Y117.A6      net (fanout=1)        0.268   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<0>
    SLICE_X0Y117.CLK     Tah         (-Th)     0.219   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<31>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_31/CLK
  Location pin: SLICE_X4Y83.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: sh/testPUF/challenge_gen/C<31>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_31/CLK
  Location pin: SLICE_X4Y83.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<29>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_29/CLK
  Location pin: SLICE_X8Y107.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|     23.671ns|      2.410ns|           55|            0|         7226|        52979|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|     22.150ns|          N/A|            0|            0|         1577|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|      8.750ns|          N/A|            0|            0|        51242|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      3.213ns|          N/A|            0|            0|          160|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.159(R)|    3.898(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.120(R)|    3.864(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.057(R)|    3.808(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.222(R)|    3.960(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.145(R)|    3.886(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.995(R)|    3.749(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.152(R)|    3.892(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.079(R)|    3.825(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.029(R)|    3.779(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.068(R)|    3.817(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.974(R)|    3.732(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.071(R)|    3.820(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.997(R)|    3.754(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.060(R)|    3.809(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.095(R)|    3.841(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.244(R)|    3.981(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.461(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.235(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    8.750|         |    5.254|         |
GMII_RX_CLK_0  |    0.969|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.219|         |         |         |
GMII_RX_CLK_0  |    7.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    3.879|         |         |         |
sysACE_CLK     |    4.533|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 55  Score: 208567  (Setup/Max: 208567, Hold: 0)

Constraints cover 251691 paths, 0 nets, and 20282 connections

Design statistics:
   Minimum period:  23.671ns{1}   (Maximum frequency:  42.246MHz)
   Maximum path delay from/to any node:   7.846ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 17 22:07:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 542 MB



