Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed May 27 14:46:45 2015
| Host         : KASPER-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZyboCarDesign_wrapper_control_sets_placed.rpt
| Design       : ZyboCarDesign_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    56 |
| Minimum Number of register sites lost to control set restrictions |   158 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             183 |           59 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             163 |           55 |
| Yes          | No                    | No                     |             471 |          114 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             113 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                         Enable Signal                                                                        |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push          |                                                                                                                                                |                1 |              2 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                         |                1 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12              |                                                                                                                                                |                1 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13              | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                1 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]           |                                                                                                                                                |                2 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13              |                                                                                                                                                |                2 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]           |                                                                                                                                                |                1 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12              | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                2 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                             | ZyboCarDesign_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                2 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[3]_i_1                                                                    | ZyboCarDesign_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                1 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                  | ZyboCarDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                    |                                                                                                                                                |                2 |              4 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset              |                2 |              5 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset              |                1 |              5 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_U/grp_MotorCtrl_pwmThread_fu_120/grp_MotorCtrl_pwmThread_fu_120_MotorCtrl_pwmCount_V_o_ap_vld                     | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_U/grp_MotorCtrl_pwmThread_fu_120/O1                                                                 |                3 |              5 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                               |                3 |              5 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_U/grp_MotorCtrl_pwmThread_fu_120/grp_MotorCtrl_pwmThread_fu_120_MotorCtrl_pwmCount_V_o_ap_vld                     |                                                                                                                                                |                2 |              5 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                              | ZyboCarDesign_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_slv0_if_U/aw_hs                                                                                                   |                                                                                                                                                |                1 |              6 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                       |                3 |              6 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_U/grp_MotorCtrl_pwmThread_fu_120/SS[0]                                                              |                5 |              7 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                5 |              8 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                             |                                                                                                                                                |                1 |              8 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                   | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                | ZyboCarDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                       |                5 |              9 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_slv0_if_U/n_0__pwmL[9]_i_1                                                                                        |                                                                                                                                                |                3 |             10 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_slv0_if_U/n_0__pwmR[9]_i_1                                                                                        |                                                                                                                                                |                2 |             10 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                    | ZyboCarDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                          |                2 |             10 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_slv0_if_U/n_0_rdata[9]_i_1                                                                                        |                                                                                                                                                |                4 |             10 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]             |                                                                                                                                                |                3 |             12 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16              |                                                                                                                                                |                3 |             12 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]           |                                                                                                                                                |                4 |             12 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14              |                                                                                                                                                |                3 |             12 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]             |                                                                                                                                                |                6 |             12 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]           |                                                                                                                                                |                5 |             12 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                5 |             13 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                       |                                                                                                                                                |                4 |             13 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                     |                                                                                                                                                |                7 |             13 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                    |                                                                                                                                                |                6 |             13 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                4 |             14 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                          |                                                                                                                                                |                3 |             14 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                              |                                                                                                                                                |                4 |             14 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                          |                7 |             19 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2               |                                                                                                                                                |                4 |             20 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                              | ZyboCarDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                7 |             23 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_U/grp_MotorCtrl_clockDividerThread_fu_90/grp_MotorCtrl_clockDividerThread_fu_90_MotorCtrl_dividerCount_V_o_ap_vld | ZyboCarDesign_i/MotorCtrl_0/inst/MotorCtrl_U/grp_MotorCtrl_pwmThread_fu_120/SS[0]                                                              |                8 |             32 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0          |                                                                                                                                                |                9 |             34 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                              |                                                                                                                                                |                7 |             47 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                          |                                                                                                                                                |                8 |             47 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]           |                                                                                                                                                |                7 |             48 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                             |                                                                                                                                                |               12 |             48 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]           |                                                                                                                                                |                9 |             48 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                             |                                                                                                                                                |                8 |             48 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | ZyboCarDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               18 |             73 |
|  ZyboCarDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                                |               60 |            184 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


