
Spectre (R) Circuit Simulator
Version 21.1.0.751.isr19 64bit -- 22 May 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: oj23092   Host: it075891.wks.bris.ac.uk   HostID: DE89A69F   PID: 228417
Memory  available: 13.1372 GB  physical: 16.2980 GB
Linux   : Rocky Linux release 8.9 (Green Obsidian)
CPU Type: Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
        Socket: Processors [Frequency] (Hyperthreaded Processor)
        0:       0 [3200.0] (  6 ),  1 [3200.0] (  7 ),  2 [3200.0] (  8 )
                 3 [3200.0] (  9 ),  4 [3200.0] ( 10 ),  5 [3200.0] ( 11 )
        
System load averages (1min, 5min, 15min) : 5.3 %, 2.3 %, 1.2 %
Hyperthreading is enabled
HPC is enabled


Simulating `input.scs' on it075891.wks.bris.ac.uk at 9:00:29 PM, Sat Apr 20, 2024 (process id: 228417).
Current working directory: /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/1/lab2024:tb_ycircuit:1/netlist
Command line:
     \
        /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/bin/spectre  \
        -64 input.scs +escchars +log ../psf/spectre.out -format psfbin  \
        +rtsf -raw ../psf +aps +mt +lqtimeout 900 -maxw 5 -maxn 5  \
        +param /eda/cadence/ams/4.10/spectre/ams_range.lmts -env ade  \
        -ahdllibdir  \
        /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB  \
        +logstatus

Licensing Information:
[21:00:29.289650] Configured Lic search path (21.01-s002): 5280@ls-dc2-fen-p1.services.bris.ac.uk:5280@ls-dc2-fen-p0.services.bris.ac.uk

Licensing Information:
[21:00:29.239824] Periodic Lic check successful

Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libphilips_o_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/1/lab2024:tb_ycircuit:1/netlist/input.scs
Reading file:  /eda/cadence/ams/4.10/spectre/ams_range.lmts

Warning from spectre during read of parameter soft limits file `/eda/cadence/ams/4.10/spectre/ams_range.lmts', during circuit read-in.
    WARNING (SPECTRE-8360): line 1511: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1512: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1513: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1514: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1515: `ac' is an undefined primitive device.
        Further occurrences of this warning will be suppressed.

Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/soac.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/res.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/bip.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/cap.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/esddiode.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/ind.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/cmos53.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/processOption.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/process.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/soac.va

Warning from spectre during AHDL read-in.
    WARNING (VACOMP-2435): The environment variable CDS_AHDLCMI_ENABLE is no longer supported. Therefore, the simulator will use the default compiled C code flow.

Reading link:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/constants.vams
Reading link:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading file:  /eda/cadence/ams/4.10/spectre/c35/processOption/C35B4C3.scs
Time for NDB Parsing: CPU = 94.847 ms, elapsed = 1.20548 s.
Time accumulated: CPU = 185.543 ms, elapsed = 1.20549 s.
Peak resident memory used = 162 Mbytes.

TCP: opening server port it075891.wks.bris.ac.uk:52745
Created directory /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB/ (775)
Created directory /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB//421d24576e48a3dc380c07f28ab19450.modp_ahdl.ahdlcmi/ (775)
Reading file:  /home/oj23092/VLSI_Design_Lab/Sim/tb_inv/spectre/schematic/netlist/input.ahdlSimDB/421d24576e48a3dc380c07f28ab19450.modp_ahdl.ahdlcmi/Linux-64/obj/optimize/5.0/libahdlcmi_modp_ahdl.so
Created directory /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB//421d24576e48a3dc380c07f28ab19450.modp_ahdl.ahdlcmi/Linux-64/obj/optimize/5.0 
Copying files from directory /home/oj23092/VLSI_Design_Lab/Sim/tb_inv/spectre/schematic/netlist/input.ahdlSimDB/421d24576e48a3dc380c07f28ab19450.modp_ahdl.ahdlcmi/Linux-64/ to directory /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB//421d24576e48a3dc380c07f28ab19450.modp_ahdl.ahdlcmi/Linux-64/
Finished copying files from /home/oj23092/VLSI_Design_Lab/Sim/tb_inv/spectre/schematic/netlist/input.ahdlSimDB/421d24576e48a3dc380c07f28ab19450.modp_ahdl.ahdlcmi/Linux-64/ to /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB//421d24576e48a3dc380c07f28ab19450.modp_ahdl.ahdlcmi/Linux-64/.
The simulator has reused the existing Verilog-A libraries for this simulation run. If you do not want to use these libraries, set the 'CDS_AHDL_REUSE_LIB' environment variable to 'NO' and rerun the simulation.
Existing shared object for module modp_ahdl is up to date.
Installed compiled interface for modp_ahdl.
Opening directory /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB/ (775)
Created directory /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB//421d24576e48a3dc380c07f28ab19450.modn_ahdl.ahdlcmi/ (775)
Reading file:  /home/oj23092/VLSI_Design_Lab/Sim/tb_inv/spectre/schematic/netlist/input.ahdlSimDB/421d24576e48a3dc380c07f28ab19450.modn_ahdl.ahdlcmi/Linux-64/obj/optimize/5.0/libahdlcmi_modn_ahdl.so
Created directory /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB//421d24576e48a3dc380c07f28ab19450.modn_ahdl.ahdlcmi/Linux-64/obj/optimize/5.0 
Copying files from directory /home/oj23092/VLSI_Design_Lab/Sim/tb_inv/spectre/schematic/netlist/input.ahdlSimDB/421d24576e48a3dc380c07f28ab19450.modn_ahdl.ahdlcmi/Linux-64/ to directory /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB//421d24576e48a3dc380c07f28ab19450.modn_ahdl.ahdlcmi/Linux-64/
Finished copying files from /home/oj23092/VLSI_Design_Lab/Sim/tb_inv/spectre/schematic/netlist/input.ahdlSimDB/421d24576e48a3dc380c07f28ab19450.modn_ahdl.ahdlcmi/Linux-64/ to /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_ycircuit/adexl/results/data/Interactive.0/sharedData/Job0/ahdl/input.ahdlSimDB/input.ahdlSimDB//421d24576e48a3dc380c07f28ab19450.modn_ahdl.ahdlcmi/Linux-64/.
Existing shared object for module modn_ahdl is up to date.
Installed compiled interface for modn_ahdl.
Time for Elaboration: CPU = 19.423 ms, elapsed = 158.142 ms.
Time accumulated: CPU = 205.072 ms, elapsed = 1.36374 s.
Peak resident memory used = 171 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 2.101 ms, elapsed = 5.64003 ms.
Time accumulated: CPU = 207.268 ms, elapsed = 1.36947 s.
Peak resident memory used = 173 Mbytes.

Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/mdl/lib/64bit/libSpectreEH_sh.so ...

Warning from spectre during initial setup.
    WARNING (SPECTRE-16460): SOAC_cvarm_vspsub:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vspsub:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvarm_vbs:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vbs:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvarm_vgb:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vgb:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvart_vspsub:Specified subcircuit master `cvart' was not found.
    WARNING (SPECTRE-16462): SOAC_cvart_vspsub:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvart_vbs:Specified subcircuit master `cvart' was not found.
        Further occurrences of this warning will be suppressed.
    WARNING (SPECTRE-16462): SOAC_cvart_vbs:Error in specification of subcircuit master. Assert is ignored.
        Further occurrences of this warning will be suppressed.
Notice from spectre during initial setup.
    Ignorevaref=yes is ignored since all nodes are connected to Verilog-A modules.
Notice from spectre during topology check.
    Only one connection to the following 8 nodes:
        I0.MPD.psub!
        I0.MPC.psub!
        I0.MPB.psub!
        I0.MPA.psub!
        I0.MNC.psub!
        Further occurrences of this notice will be suppressed.
Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
           homotopy = 5
              limit = delta
         compatible = spice2
               gmin = 1e-12
             rforce = 1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
     enable_pre_ver = yes
      ignorezerovar = yes
               save = allpub
             reltol = 0.0001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 17
            bsim3v3 8     
          capacitor 1     
          modn_ahdl 4     
          modp_ahdl 4     
            vsource 5     

Analysis and control statement inventory:
               info 7     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 1     

Design checks inventory:
          paramtest 8     
             assert 175   


Notice from spectre during initial setup.
    APS enabled.
    1 notice suppressed.
    72 warnings suppressed.

Time for parsing: CPU = 9.335 ms, elapsed = 840.366 ms.
Time accumulated: CPU = 216.69 ms, elapsed = 2.20992 s.
Peak resident memory used = 179 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

Notice from spectre during transient analysis `tran'.
    No checklimit analysis defined for asserts. A default checklimit analysis 'SpectreChecklimitAnal' has been created with all asserts enabled.


************************************************
Transient Analysis `tran': time = (0 s -> 20 ns)
************************************************

Notice from spectre during IC analysis, during transient analysis `tran'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(I0.net2) = 62.8848 mV
        Use the `gmin_check' option to eliminate or expand this report.
Warning from spectre during check, during IC analysis, during transient analysis `tran'.
    WARNING (CMI-2943): Parameter checks have been ignored because the valid value for parameter 'trise' could not be found in 'C0'.

DC simulation time: CPU = 704 us, elapsed = 708.103 us.

Opening the PSF file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 20 ns
    step = 20 ps
    maxstep = 200 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 10e-06
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = conservative
    method = gear2only
    lteratio = 10
    relref = alllocal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   5       (current)
                 save   17      (voltage)

    tran: time = 525.5 ps    (2.63 %), step = 28.93 ps     (145 m%)
    tran: time = 1.518 ns    (7.59 %), step = 37.77 ps     (189 m%)
    tran: time = 2.513 ns    (12.6 %), step = 28.77 ps     (144 m%)
    tran: time = 3.532 ns    (17.7 %), step = 41.65 ps     (208 m%)
    tran: time = 4.504 ns    (22.5 %), step = 20.65 ps     (103 m%)
    tran: time = 5.511 ns    (27.6 %), step = 18.99 ps      (95 m%)
SOAC: I0.MND.soac_m1       modn V(B,PSUB): LEAVING@  0.00500272us ;
SOAC: I0.MNA.soac_m1       modn V(B,PSUB): LEAVING@  0.00500732us ;
SOAC: I0.MNA.soac_m1       modn V(B,PSUB): ENTERING@ 0.00618968us duration:0.00118us ;
SOAC: I0.MND.soac_m1       modn V(B,PSUB): ENTERING@ 0.00619026us duration:0.00119us ;
    tran: time = 6.515 ns    (32.6 %), step = 18.12 ps    (90.6 m%)
    tran: time = 7.51 ns     (37.6 %), step = 26.42 ps     (132 m%)
    tran: time = 8.509 ns    (42.5 %), step = 17.21 ps      (86 m%)
    tran: time = 9.515 ns    (47.6 %), step = 20.86 ps     (104 m%)
SOAC: I0.MND.soac_m1       modn V(B,PSUB): LEAVING@  0.00900268us ;
SOAC: I0.MNA.soac_m1       modn V(B,PSUB): LEAVING@  0.00900732us ;
SOAC: I0.MNA.soac_m1       modn V(B,PSUB): ENTERING@ 0.0101657us duration:0.00116us ;
SOAC: I0.MND.soac_m1       modn V(B,PSUB): ENTERING@ 0.0101831us duration:0.00118us ;
    tran: time = 10.5 ns     (52.5 %), step = 13.15 ps    (65.7 m%)
SOAC: I0.MND.soac_m1       modn V(B,PSUB): LEAVING@  0.0102674us ;
SOAC: I0.MND.soac_m1       modn V(B,PSUB): ENTERING@ 0.0114158us duration:0.00115us ;
    tran: time = 11.51 ns    (57.6 %), step = 21.7 ps      (108 m%)
    tran: time = 12.51 ns    (62.6 %), step = 14.77 ps    (73.9 m%)
SOAC: I0.MND.soac_m1       modn V(B,PSUB): LEAVING@  0.0122439us ;
    tran: time = 13.51 ns    (67.5 %), step = 24.81 ps     (124 m%)
    tran: time = 14.52 ns    (72.6 %), step = 27.35 ps     (137 m%)
SOAC: I0.MND.soac_m1       modn V(B,PSUB): ENTERING@ 0.015425us duration:0.00318us ;
    tran: time = 15.52 ns    (77.6 %), step = 22.69 ps     (113 m%)
    tran: time = 16.51 ns    (82.6 %), step = 14.92 ps    (74.6 m%)
SOAC: I0.MND.soac_m1       modn V(B,PSUB): LEAVING@  0.0162439us ;
    tran: time = 17.51 ns    (87.5 %), step = 24.9 ps      (125 m%)
    tran: time = 18.52 ns    (92.6 %), step = 27.32 ps     (137 m%)
SOAC: I0.MND.soac_m1       modn V(B,PSUB): ENTERING@ 0.019425us duration:0.00318us ;
    tran: time = 19.52 ns    (97.6 %), step = 22.68 ps     (113 m%)
Number of accepted tran steps =             2619

Maximum value achieved for any signal of each quantity: 
V: V(I0.net1) = 3.628 V
I: I(V:p) = 326 uA

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
   -   Non-default settings that could significantly slow down simulation
          errpreset = conservative, default moderate
          reltol = 10e-06, default 100e-06 (conservative)
   -   Features that may significantly slowing down simulation
          asserts = 90.3978 ms
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (3.3 %)       1 (2.0 %)       2 (4.9 %)       3 (5.3 %)
         4 (9.4 %)       5 (23.5 %)      6 (2.0 %)       7 (2.8 %)
         8 (2.0 %)       9 (4.5 %)      10 (36.9 %)     11 (9.9 %)
        Total: 106.6%
Initial condition solution time: CPU = 741 us, elapsed = 746.012 us.
Intrinsic tran analysis time:    CPU = 401.672 ms, elapsed = 422.611 ms.
Total time required for tran analysis `tran': CPU = 405.185 ms, elapsed = 440.819 ms, util. = 91.9%.
Time accumulated: CPU = 627.281 ms, elapsed = 2.66268 s.
Peak resident memory used = 188 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[21:00:31.435729] Cdslmd servers:5280@ls-dc2-fen-p1.services.bris.ac.uk:5280@ls-dc2-fen-p0.services.bris.ac.uk
[21:00:31.435760] Feature usage summary:
[21:00:31.435761] Virtuoso_Multi_mode_Simulation


Aggregate audit (9:00:31 PM, Sat Apr 20, 2024):
Time used: CPU = 647 ms, elapsed = 2.71 s, util. = 23.8%.
Time spent in licensing: elapsed = 238 ms, percentage of total = 8.76%.
Peak memory used = 190 Mbytes.
Simulation started at: 9:00:29 PM, Sat Apr 20, 2024, ended at: 9:00:31 PM, Sat Apr 20, 2024, with elapsed time (wall clock): 2.71 s.
spectre completes with 0 errors, 17 warnings, and 10 notices.
