[
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "General"
      },
      {
        "given": "John"
      },
      {
        "family": "Patterson",
        "given": "David"
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "John"
      },
      {
        "family": "Patterson",
        "given": "David"
      }
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Organization and Design: the Hardware/Software Interface"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shriver",
        "given": "Bruce"
      },
      {
        "family": "Smith",
        "given": "Bennett"
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "Wiley-IEEE Computer Society Press"
    ],
    "title": [
      "The Anatomy of a High-Performance Microprocessor: A Systems Perspective"
    ],
    "type": "book"
  },
  {
    "date": [
      "1998"
    ],
    "edition": [
      "revised 0.1. Motorola"
    ],
    "title": [
      "PowerPC ISA and Extensions AltiVec Technology Programming Environment’s Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "Keith"
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1994-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "28–33"
    ],
    "title": [
      "A History of the PowerPC Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Fuller",
        "given": "Sam"
      }
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "(white paper)."
    ],
    "publisher": [
      "Motorola"
    ],
    "title": [
      "Motorola’s AltiVec Technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "PowerPC 600 Series Processors Denman, Marvin, Paul Anderson, and Mike Snyder."
      }
    ],
    "container-title": [
      "Compcon ‘96. Technologies for the Information Superhighway: Digest of Papers"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "126–131"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Design of the PowerPC 604e Microprocessor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gary",
        "given": "Sonya"
      },
      {
        "family": "Dietz",
        "given": "Carl"
      },
      {
        "family": "Eno",
        "given": "Jim"
      },
      {
        "family": "Gerosa",
        "given": "Gianfranco"
      },
      {
        "family": "Park",
        "given": "Sung"
      },
      {
        "family": "Sanchez",
        "given": "Hector"
      }
    ],
    "container-title": [
      "Proceedings of the 39th IEEE Computer Society International Conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "307–15"
    ],
    "publisher": [
      "IEEE Computer Science Press"
    ],
    "title": [
      "The PowerPC 603 Microprocessor: A Low-Power Design for Portable Applications"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "IBM and Motorola"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "PowerPC 601 RISC Microprocessor User’s Manual"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1995"
    ],
    "publisher": [
      "IBM and Motorola"
    ],
    "title": [
      "PowerPC 601 RISC Microprocessor Technical Summary"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "IBM and Motorola"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "PowerPC 603e RISC Microprocessor User’s Manual"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1995"
    ],
    "publisher": [
      "IBM and Motorola"
    ],
    "title": [
      "PowerPC 603e RISC Microprocessor Technical Summary"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "IBM and Motorola"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "PowerPC 604 RISC Microprocessor User’s Manual"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1994"
    ],
    "publisher": [
      "IBM and Motorola"
    ],
    "title": [
      "PowerPC 604 RISC Microprocessor Technical Summary"
    ],
    "type": "book"
  },
  {
    "date": [
      "1994"
    ],
    "publisher": [
      "IBM and Motorola"
    ],
    "title": [
      "PowerPC 620 RISC Microprocessor Technical Summary"
    ],
    "type": "book"
  },
  {
    "date": [
      "2001"
    ],
    "edition": [
      "rev"
    ],
    "pages": [
      "1"
    ],
    "publisher": [
      "Motorola"
    ],
    "title": [
      "PowerPC G3 and G4 Series Processors MPC750 User’s Manual"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "MPC7400 RISC Microprocessor Technical Summary"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "0"
    ],
    "publisher": [
      "Motorola"
    ],
    "type": "chapter"
  },
  {
    "date": [
      "2002"
    ],
    "note": [
      "MPC7410/MPC7400 RISC Microprocessor User’s Manual, rev. 1."
    ],
    "publisher": [
      "Motorola"
    ],
    "type": null
  },
  {
    "container-title": [
      "MPC7410 RISC Microprocessor Technical Summary"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "0"
    ],
    "publisher": [
      "Motorola"
    ],
    "type": "chapter"
  },
  {
    "date": [
      "2001"
    ],
    "note": [
      "MPC7450 RISC Microprocessor User’s Manual, rev. 0."
    ],
    "publisher": [
      "Motorola"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Seale",
        "given": "Susan"
      }
    ],
    "note": [
      "white paper). Motorola, 2001."
    ],
    "title": [
      "PowerPC G4 Architecture White Paper: Delivering Performance Enhancement in 60x Bus Mode"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Behling",
        "given": "P.O.W.E.R."
      },
      {
        "family": "Steve",
        "given": "Ron Bell"
      },
      {
        "family": "Farrell",
        "given": "Peter"
      },
      {
        "family": "Holthoff",
        "given": "Holger"
      },
      {
        "family": "O’Connell",
        "given": "Frank"
      },
      {
        "family": "Weir",
        "given": "Will"
      },
      {
        "family": "DeMone",
        "given": "Paul"
      },
      {
        "family": "DeMone",
        "given": "Paul"
      },
      {
        "family": "DeMone",
        "given": "A.I.D.=RWT012603224711"
      },
      {
        "given": "Paul"
      },
      {
        "family": "Diefendorff",
        "given": "RWT100404214638"
      },
      {
        "given": "Keith"
      },
      {
        "family": "Sandon",
        "given": "Peter"
      }
    ],
    "container-title": [
      "Microprocessor Forum",
      "Microprocessor Report"
    ],
    "date": [
      "white paper",
      "2001-11",
      "2000-10",
      "1999-10",
      "October 14–17, 2002"
    ],
    "edition": [
      "1st"
    ],
    "genre": [
      "IBM PowerPC 970"
    ],
    "issue": [
      "13"
    ],
    "location": [
      "San Jose, CA"
    ],
    "note": [
      "Real World Technologies ( January 2003).",
      "Real World Technologies (October 2004)."
    ],
    "publisher": [
      "IBM"
    ],
    "title": [
      "The POWER4 Processor Introduction and Tuning Guide",
      "A Big Blue Shadow over Alpha, SPARC, and IA-64.” Real World Technologies",
      "The Battle in 64 bit Land, 2003 and Beyond",
      "Sizing Up the Super Heavyweights",
      "Power4 Focuses on Memory Bandwidth: IBM Confronts IA-64, Says ISA Not Important",
      "PowerPC 970: First in a new family of 64-bit high performance PowerPC processors"
    ],
    "type": "article-journal",
    "url": [
      "http://www.realworldtech.com/",
      "http://www.realworldtech.com/page.cfm?",
      "http://www.realworldtech.com/page.cfm?ArticleID="
    ],
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "aphy",
        "given": "Bi",
        "particle": "bliogr"
      },
      {
        "family": "Stokes",
        "given": "Suggested Readi",
        "particle": "ng"
      },
      {
        "given": "Jon"
      },
      {
        "family": "Stokes",
        "given": "Jon"
      },
      {
        "family": "Tendler",
        "given": "J.M."
      },
      {
        "family": "Dodson",
        "given": "J.S."
      },
      {
        "family": "J. S. Fields",
        "given": "H.Le",
        "suffix": "Jr."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      },
      {
        "family": "Gwennap",
        "given": "Linley"
      },
      {
        "family": "Mittal",
        "given": "Millind"
      },
      {
        "family": "Peleg",
        "given": "Alex"
      },
      {
        "family": "Weiser",
        "given": "Uri"
      }
    ],
    "citation-number": [
      "272"
    ],
    "container-title": [
      "Ars Technica",
      "Ars Technica",
      "IBM Journal of Research and Development",
      "Microprocessor Report",
      "Intel Technology Journal",
      "Intel Technology Journal",
      "Microprocessor Report"
    ],
    "date": [
      "2004-10",
      "2002-10",
      "2002-01",
      "1996-03",
      "1997-08",
      "1999-05",
      "1993-03"
    ],
    "issue": [
      "1",
      "3",
      "1",
      "2",
      "4"
    ],
    "note": [
      "working paper). Swox AB, September 2005."
    ],
    "pages": [
      "5–25"
    ],
    "source": [
      "“Intel Reveals Pentium Implementation Details: Architectural Enhancements Remain"
    ],
    "title": [
      "IBM’s POWER5: A Talk with Pratap Pattnaik",
      "PowerPC 970: Dialogue and Addendum",
      "POWER4 System Microarchitecture",
      "x86 ISA and Extensions Granlund, Torbjorn. “Instruction latencies and throughput for AMD and Intel x86 processors",
      "Intel’s MMX Speeds Multimedia: Instruction-Set Extensions to Aid Audio, Video, and Speech",
      "MMX Technology Architecture Overview",
      "Thakkar, Shreekant and Tom Huff. “The Internet Streaming SIMD Extensions",
      "Pentium and P6 Family Case, Brian",
      "Shrouded by NDA"
    ],
    "type": "article-journal",
    "url": [
      "http://arstechnica.com/articles/paedia/cpu/POWER5.ars.",
      "http://arstechnica.com/cpu/03q2/ppc970-interview/ppc970-interview-1.html.",
      "http://www.swox.com/doc/x86-timing.pdf."
    ],
    "volume": [
      "46",
      "10",
      "1",
      "3",
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Fog",
        "given": "Agner"
      }
    ],
    "date": [
      "2004"
    ],
    "title": [
      "How to optimize for the Pentium family of microprocessors"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Fog",
        "given": "Agner"
      },
      {
        "family": "Gwennap",
        "given": "Linley"
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "2006",
      "1995-02-16"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Software optimization resources.“The microarchitecture of Intel and AMD CPU’s: An optimization guide for assembly programmers and compiler makers",
      "Intel’s P6 Uses Decoupled Superscalar Design: Next Generation of x86 Integrates L2 Cache in Package with CPU"
    ],
    "type": "article-journal",
    "url": [
      "http://www.agner.org/optimize."
    ],
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Keshava",
        "given": "Jagannath"
      },
      {
        "family": "Pentkovski",
        "given": "Vladimir"
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Pentium III Processor Implementation Tradeoffs"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "container-title": [
      "Intel"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Intel Architecture Optimization Manual"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "2006"
    ],
    "publisher": [
      "Intel"
    ],
    "title": [
      "Intel Architecture Software Developer’s Manual"
    ],
    "type": "book",
    "volume": [
      "vols. 1–3"
    ]
  },
  {
    "container-title": [
      "Intel"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "P6 Family of Processors Hardware Developer’s Manual"
    ],
    "type": "article-journal"
  },
  {
    "container-title": [
      "Intel"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Pentium II Processor Developer’s Manual"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1995"
    ],
    "publisher": [
      "Intel"
    ],
    "title": [
      "Pentium Pro Family Developer’s Manual"
    ],
    "type": "book",
    "volume": [
      "vols. 1–3"
    ]
  },
  {
    "date": [
      "2000-11"
    ],
    "genre": [
      "(white paper). Intel,"
    ],
    "title": [
      "A Detailed Look Inside the Intel NetBurst Micro-Architecture of the Intel Pentium 4 Processor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Boggs",
        "given": "Darrell"
      },
      {
        "family": "Baktha",
        "given": "Aravindh"
      },
      {
        "family": "Hawkins",
        "given": "Jason"
      },
      {
        "family": "Marr",
        "given": "Deborah T."
      },
      {
        "family": "Miller",
        "given": "J.Alan"
      },
      {
        "family": "Roussel",
        "given": "Patrice"
      },
      {
        "family": "Singhal",
        "given": "Ronak"
      },
      {
        "family": "Toll",
        "given": "Bret"
      },
      {
        "family": "Venkatraman",
        "given": "K.S."
      },
      {
        "family": "Roussel",
        "given": "Patrice"
      }
    ],
    "container-title": [
      "“What's Up With Willamette?",
      "Desktop Platforms Group",
      "Intel Technology Journal",
      "Intel Technology Journal"
    ],
    "date": [
      "2004-02",
      "2000-03",
      "2001-02"
    ],
    "editor": [
      {
        "family": "Hinton",
        "given": "RWT030300000001"
      },
      {
        "family": "Glenn",
        "given": "Dave Sager"
      },
      {
        "family": "Upton",
        "given": "Mike"
      },
      {
        "family": "Boggs",
        "given": "Darrell"
      },
      {
        "family": "Carmean",
        "given": "Doug"
      },
      {
        "family": "Kyker",
        "given": "Alan"
      }
    ],
    "issue": [
      "1",
      "1"
    ],
    "publisher": [
      "Real World Technologies"
    ],
    "title": [
      "The Microarchitecture of the Intel Pentium 4 Processor on 90nm Technology",
      "DeMone, Paul",
      "The Microarchitecture of the Pentium 4 Processor"
    ],
    "type": "article-journal",
    "url": [
      "http://www.realworldtech.com/page.cfm?ArticleID="
    ],
    "volume": [
      "8",
      "Part 1",
      "5"
    ]
  },
  {
    "container-title": [
      "Intel"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Intel Pentium 4 Processor Optimization Manual"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Pentium M, Core, and Core 2 Gochman, Simcha, Avi Mendelson, Alon Naveh, and Efraim Rotem."
      },
      {
        "family": "Gochman",
        "given": "Simcha"
      },
      {
        "family": "Ronen",
        "given": "Ronny"
      },
      {
        "family": "Anati",
        "given": "Ittai"
      },
      {
        "family": "Berkovits",
        "given": "Ariel"
      },
      {
        "family": "Kurts",
        "given": "Tsvika"
      },
      {
        "family": "Naveh",
        "given": "Alon"
      },
      {
        "family": "Saeed",
        "given": "Ali"
      },
      {
        "family": "Sperber",
        "given": "Zeev"
      },
      {
        "family": "Valentine",
        "given": "Robert C."
      },
      {
        "family": "Kanter",
        "given": "David"
      },
      {
        "family": "Mendelson",
        "given": "ArticleID=RWT030906143144"
      },
      {
        "family": "Avi",
        "given": "Julius Mandelblat"
      },
      {
        "family": "Gochman",
        "given": "Simcha"
      },
      {
        "family": "Shemer",
        "given": "Anat"
      },
      {
        "family": "Chabukswar",
        "given": "Rajshree"
      },
      {
        "family": "Niemeyer",
        "given": "Erik"
      },
      {
        "family": "Kumar",
        "given": "Arun"
      },
      {
        "family": "Wechsler",
        "given": "Ofri"
      }
    ],
    "container-title": [
      "Intel Technology Journal",
      "Intel Technology Journal",
      "Intel Technology Journal",
      "Technology@Intel Magazine"
    ],
    "date": [
      "2006-05",
      "2003-05",
      "2006-05",
      "2006-03"
    ],
    "issue": [
      "2",
      "2",
      "2"
    ],
    "note": [
      "Real World Technologies (March 2006).",
      "Online Resources Ace’s Hardware http://aceshardware.com. AnandTech http://anandtech.com. ArsTechnica http://arstechnica.com. Real World Technologies",
      "X-bit labs"
    ],
    "title": [
      "Introduction to Intel Core Duo Processor Architecture",
      "The Intel Pentium M Processor: Microarchitecture and Performance",
      "Intel’s Next Generation Microarchitecture Unveiled",
      "CMP Implementation in Systems Based on the Intel Core Duo Processor",
      "Inside Intel Core Microarchitecture: Setting New Standards for Energy-Efficient Performance"
    ],
    "type": "article-journal",
    "url": [
      "http://realworldtech.com/page.cfm?",
      "http://realworldtech.com.",
      "http://sandpile.org.",
      "http://xbitlabs.com."
    ],
    "volume": [
      "10",
      "7",
      "10"
    ]
  },
  {
    "citation-number": [
      "274"
    ],
    "title": [
      "Bi bliogr aphy and Suggested Readi ng INDEX"
    ],
    "type": null
  },
  {
    "note": [
      "237–239 PowerPC (PPC) 970 (G5), 193 power-efficient computing, 237–239 back end, 200–203"
    ],
    "title": [
      "Optimization With in historical context, 132–133 Enhanced RISC), 112 microarchitecture, 131 power density of chip"
    ],
    "type": null
  },
  {
    "note": [
      "BEU), 116 floating-point execution units floating-point unit, 115–116 (FPUs), 205–206 integer unit, 115 floating-point issue queue (FIQ), sequencer unit, 116–117 209, 209–211 features, 112 group dispatch scheme in historical context, 118 conclusions, 199–200 latency and throughput, 117–118 performance implications, microarchitecture, 114 211–213 pipeline and front end, 113–115 integer execution units (IUs), instruction queue, 113–114 201–202 instruction scheduling, performance conclusions, 203"
    ],
    "pages": [
      "198–199"
    ],
    "producer": [
      {
        "given": "PowerPC"
      }
    ],
    "title": [
      "73, 111 branch prediction, 195–196 AltiVec extension, 173 caches and front end, 194–195 brief history, 112 decode, cracking and group instruction set architecture formation, 196–200 (ISA), 70, 162 dispatching and issuing PowerPC (PPC) 601, 112–118, 135 instructions, 197–198 back end, 115–117 design philosophy, 194 branch execution unit dispatch rules"
    ],
    "type": null
  }
]
