Classic Timing Analyzer report for Projeto1
Sat May 19 12:53:09 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                        ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 38.928 ns                        ; Controle:contr|estado.BEQ_1 ; WriteDataReg[7]         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 31.48 MHz ( period = 31.765 ns ) ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg26[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                             ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 31.48 MHz ( period = 31.765 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg26[7]  ; clk        ; clk      ; None                        ; None                      ; 31.542 ns               ;
; N/A                                     ; 31.48 MHz ( period = 31.762 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg18[7]  ; clk        ; clk      ; None                        ; None                      ; 31.539 ns               ;
; N/A                                     ; 31.50 MHz ( period = 31.745 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg3[7]   ; clk        ; clk      ; None                        ; None                      ; 31.584 ns               ;
; N/A                                     ; 31.50 MHz ( period = 31.744 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg7[7]   ; clk        ; clk      ; None                        ; None                      ; 31.583 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.740 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg20[7]  ; clk        ; clk      ; None                        ; None                      ; 31.528 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.737 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg4[7]   ; clk        ; clk      ; None                        ; None                      ; 31.525 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.731 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg13[7]  ; clk        ; clk      ; None                        ; None                      ; 31.545 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.730 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg9[7]   ; clk        ; clk      ; None                        ; None                      ; 31.544 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.726 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg23[7]  ; clk        ; clk      ; None                        ; None                      ; 31.559 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.722 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg21[7]  ; clk        ; clk      ; None                        ; None                      ; 31.555 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.721 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg19[7]  ; clk        ; clk      ; None                        ; None                      ; 31.519 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.721 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg17[7]  ; clk        ; clk      ; None                        ; None                      ; 31.519 ns               ;
; N/A                                     ; 31.53 MHz ( period = 31.715 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg26[7]  ; clk        ; clk      ; None                        ; None                      ; 31.492 ns               ;
; N/A                                     ; 31.53 MHz ( period = 31.712 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg18[7]  ; clk        ; clk      ; None                        ; None                      ; 31.489 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.695 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg3[7]   ; clk        ; clk      ; None                        ; None                      ; 31.534 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.694 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg7[7]   ; clk        ; clk      ; None                        ; None                      ; 31.533 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.692 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg1[7]   ; clk        ; clk      ; None                        ; None                      ; 31.521 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.690 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg20[7]  ; clk        ; clk      ; None                        ; None                      ; 31.478 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.690 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg6[7]   ; clk        ; clk      ; None                        ; None                      ; 31.511 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.689 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg22[7]  ; clk        ; clk      ; None                        ; None                      ; 31.510 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.688 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg5[7]   ; clk        ; clk      ; None                        ; None                      ; 31.517 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.687 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg4[7]   ; clk        ; clk      ; None                        ; None                      ; 31.475 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.681 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg26[7]  ; clk        ; clk      ; None                        ; None                      ; 31.461 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.681 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg13[7]  ; clk        ; clk      ; None                        ; None                      ; 31.495 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.680 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg11[7]  ; clk        ; clk      ; None                        ; None                      ; 31.495 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.680 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg15[7]  ; clk        ; clk      ; None                        ; None                      ; 31.495 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.680 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg9[7]   ; clk        ; clk      ; None                        ; None                      ; 31.494 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.678 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg18[7]  ; clk        ; clk      ; None                        ; None                      ; 31.458 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.676 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg23[7]  ; clk        ; clk      ; None                        ; None                      ; 31.509 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.672 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg21[7]  ; clk        ; clk      ; None                        ; None                      ; 31.505 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.671 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg19[7]  ; clk        ; clk      ; None                        ; None                      ; 31.469 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.671 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg17[7]  ; clk        ; clk      ; None                        ; None                      ; 31.469 ns               ;
; N/A                                     ; 31.58 MHz ( period = 31.661 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg3[7]   ; clk        ; clk      ; None                        ; None                      ; 31.503 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.660 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg7[7]   ; clk        ; clk      ; None                        ; None                      ; 31.502 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.656 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg27[7]  ; clk        ; clk      ; None                        ; None                      ; 31.454 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.656 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg20[7]  ; clk        ; clk      ; None                        ; None                      ; 31.447 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.656 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg8[7]   ; clk        ; clk      ; None                        ; None                      ; 31.483 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.656 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg0[7]   ; clk        ; clk      ; None                        ; None                      ; 31.483 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.655 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg25[7]  ; clk        ; clk      ; None                        ; None                      ; 31.453 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.653 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg4[7]   ; clk        ; clk      ; None                        ; None                      ; 31.444 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.653 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg24[7]  ; clk        ; clk      ; None                        ; None                      ; 31.453 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.649 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg16[7]  ; clk        ; clk      ; None                        ; None                      ; 31.449 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.647 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg13[7]  ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.646 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg9[7]   ; clk        ; clk      ; None                        ; None                      ; 31.463 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.642 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg23[7]  ; clk        ; clk      ; None                        ; None                      ; 31.478 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.642 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg1[7]   ; clk        ; clk      ; None                        ; None                      ; 31.471 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.640 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg6[7]   ; clk        ; clk      ; None                        ; None                      ; 31.461 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.639 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg22[7]  ; clk        ; clk      ; None                        ; None                      ; 31.460 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.638 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg21[7]  ; clk        ; clk      ; None                        ; None                      ; 31.474 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.638 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg5[7]   ; clk        ; clk      ; None                        ; None                      ; 31.467 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.637 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg19[7]  ; clk        ; clk      ; None                        ; None                      ; 31.438 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.637 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg17[7]  ; clk        ; clk      ; None                        ; None                      ; 31.438 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.630 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg11[7]  ; clk        ; clk      ; None                        ; None                      ; 31.445 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.630 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg15[7]  ; clk        ; clk      ; None                        ; None                      ; 31.445 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.608 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg1[7]   ; clk        ; clk      ; None                        ; None                      ; 31.440 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.606 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg27[7]  ; clk        ; clk      ; None                        ; None                      ; 31.404 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.606 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg6[7]   ; clk        ; clk      ; None                        ; None                      ; 31.430 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.606 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg8[7]   ; clk        ; clk      ; None                        ; None                      ; 31.433 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.606 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg0[7]   ; clk        ; clk      ; None                        ; None                      ; 31.433 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.605 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg25[7]  ; clk        ; clk      ; None                        ; None                      ; 31.403 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.605 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg22[7]  ; clk        ; clk      ; None                        ; None                      ; 31.429 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.604 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg5[7]   ; clk        ; clk      ; None                        ; None                      ; 31.436 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.603 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg24[7]  ; clk        ; clk      ; None                        ; None                      ; 31.403 ns               ;
; N/A                                     ; 31.65 MHz ( period = 31.599 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg16[7]  ; clk        ; clk      ; None                        ; None                      ; 31.399 ns               ;
; N/A                                     ; 31.65 MHz ( period = 31.596 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg11[7]  ; clk        ; clk      ; None                        ; None                      ; 31.414 ns               ;
; N/A                                     ; 31.65 MHz ( period = 31.596 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg15[7]  ; clk        ; clk      ; None                        ; None                      ; 31.414 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.572 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg27[7]  ; clk        ; clk      ; None                        ; None                      ; 31.373 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.572 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg8[7]   ; clk        ; clk      ; None                        ; None                      ; 31.402 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.572 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg0[7]   ; clk        ; clk      ; None                        ; None                      ; 31.402 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.571 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg25[7]  ; clk        ; clk      ; None                        ; None                      ; 31.372 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.569 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg24[7]  ; clk        ; clk      ; None                        ; None                      ; 31.372 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.565 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg16[7]  ; clk        ; clk      ; None                        ; None                      ; 31.368 ns               ;
; N/A                                     ; 31.74 MHz ( period = 31.502 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg31[7]  ; clk        ; clk      ; None                        ; None                      ; 31.280 ns               ;
; N/A                                     ; 31.75 MHz ( period = 31.501 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg29[7]  ; clk        ; clk      ; None                        ; None                      ; 31.279 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.480 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg29[31] ; clk        ; clk      ; None                        ; None                      ; 31.260 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.457 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg28[7]  ; clk        ; clk      ; None                        ; None                      ; 31.272 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.452 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg31[7]  ; clk        ; clk      ; None                        ; None                      ; 31.230 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.451 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg29[7]  ; clk        ; clk      ; None                        ; None                      ; 31.229 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.451 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg12[7]  ; clk        ; clk      ; None                        ; None                      ; 31.266 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.430 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg29[31] ; clk        ; clk      ; None                        ; None                      ; 31.210 ns               ;
; N/A                                     ; 31.83 MHz ( period = 31.418 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg31[7]  ; clk        ; clk      ; None                        ; None                      ; 31.199 ns               ;
; N/A                                     ; 31.83 MHz ( period = 31.417 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg29[7]  ; clk        ; clk      ; None                        ; None                      ; 31.198 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.409 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg30[7]  ; clk        ; clk      ; None                        ; None                      ; 31.215 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.409 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg14[7]  ; clk        ; clk      ; None                        ; None                      ; 31.215 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.407 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg28[7]  ; clk        ; clk      ; None                        ; None                      ; 31.222 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.401 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg12[7]  ; clk        ; clk      ; None                        ; None                      ; 31.216 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.396 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg29[31] ; clk        ; clk      ; None                        ; None                      ; 31.179 ns               ;
; N/A                                     ; 31.86 MHz ( period = 31.390 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg10[7]  ; clk        ; clk      ; None                        ; None                      ; 31.198 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.382 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg15[31] ; clk        ; clk      ; None                        ; None                      ; 31.229 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.381 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg3[31]  ; clk        ; clk      ; None                        ; None                      ; 31.228 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.373 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg28[7]  ; clk        ; clk      ; None                        ; None                      ; 31.191 ns               ;
; N/A                                     ; 31.88 MHz ( period = 31.367 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg12[7]  ; clk        ; clk      ; None                        ; None                      ; 31.185 ns               ;
; N/A                                     ; 31.89 MHz ( period = 31.359 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg30[7]  ; clk        ; clk      ; None                        ; None                      ; 31.165 ns               ;
; N/A                                     ; 31.89 MHz ( period = 31.359 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg14[7]  ; clk        ; clk      ; None                        ; None                      ; 31.165 ns               ;
; N/A                                     ; 31.89 MHz ( period = 31.353 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg26[7]  ; clk        ; clk      ; None                        ; None                      ; 31.130 ns               ;
; N/A                                     ; 31.90 MHz ( period = 31.350 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg18[7]  ; clk        ; clk      ; None                        ; None                      ; 31.127 ns               ;
; N/A                                     ; 31.91 MHz ( period = 31.340 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg10[7]  ; clk        ; clk      ; None                        ; None                      ; 31.148 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.333 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg3[7]   ; clk        ; clk      ; None                        ; None                      ; 31.172 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.332 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg15[31] ; clk        ; clk      ; None                        ; None                      ; 31.179 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.332 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg7[7]   ; clk        ; clk      ; None                        ; None                      ; 31.171 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.331 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg3[31]  ; clk        ; clk      ; None                        ; None                      ; 31.178 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.328 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg20[7]  ; clk        ; clk      ; None                        ; None                      ; 31.116 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.325 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg30[7]  ; clk        ; clk      ; None                        ; None                      ; 31.134 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.325 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg14[7]  ; clk        ; clk      ; None                        ; None                      ; 31.134 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.325 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg4[7]   ; clk        ; clk      ; None                        ; None                      ; 31.113 ns               ;
; N/A                                     ; 31.93 MHz ( period = 31.319 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg13[7]  ; clk        ; clk      ; None                        ; None                      ; 31.133 ns               ;
; N/A                                     ; 31.93 MHz ( period = 31.318 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg9[7]   ; clk        ; clk      ; None                        ; None                      ; 31.132 ns               ;
; N/A                                     ; 31.93 MHz ( period = 31.314 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg23[7]  ; clk        ; clk      ; None                        ; None                      ; 31.147 ns               ;
; N/A                                     ; 31.94 MHz ( period = 31.310 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg21[7]  ; clk        ; clk      ; None                        ; None                      ; 31.143 ns               ;
; N/A                                     ; 31.94 MHz ( period = 31.309 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg19[7]  ; clk        ; clk      ; None                        ; None                      ; 31.107 ns               ;
; N/A                                     ; 31.94 MHz ( period = 31.309 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg17[7]  ; clk        ; clk      ; None                        ; None                      ; 31.107 ns               ;
; N/A                                     ; 31.94 MHz ( period = 31.306 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg10[7]  ; clk        ; clk      ; None                        ; None                      ; 31.117 ns               ;
; N/A                                     ; 31.95 MHz ( period = 31.298 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg15[31] ; clk        ; clk      ; None                        ; None                      ; 31.148 ns               ;
; N/A                                     ; 31.95 MHz ( period = 31.297 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg3[31]  ; clk        ; clk      ; None                        ; None                      ; 31.147 ns               ;
; N/A                                     ; 31.97 MHz ( period = 31.280 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg1[7]   ; clk        ; clk      ; None                        ; None                      ; 31.109 ns               ;
; N/A                                     ; 31.97 MHz ( period = 31.278 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg6[7]   ; clk        ; clk      ; None                        ; None                      ; 31.099 ns               ;
; N/A                                     ; 31.97 MHz ( period = 31.277 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg22[7]  ; clk        ; clk      ; None                        ; None                      ; 31.098 ns               ;
; N/A                                     ; 31.97 MHz ( period = 31.276 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg5[7]   ; clk        ; clk      ; None                        ; None                      ; 31.105 ns               ;
; N/A                                     ; 31.98 MHz ( period = 31.268 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg11[7]  ; clk        ; clk      ; None                        ; None                      ; 31.083 ns               ;
; N/A                                     ; 31.98 MHz ( period = 31.268 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg15[7]  ; clk        ; clk      ; None                        ; None                      ; 31.083 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.244 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg27[7]  ; clk        ; clk      ; None                        ; None                      ; 31.042 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.244 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg8[7]   ; clk        ; clk      ; None                        ; None                      ; 31.071 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.244 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg0[7]   ; clk        ; clk      ; None                        ; None                      ; 31.071 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.243 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg12[31] ; clk        ; clk      ; None                        ; None                      ; 31.008 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.243 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg25[7]  ; clk        ; clk      ; None                        ; None                      ; 31.041 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.241 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg24[7]  ; clk        ; clk      ; None                        ; None                      ; 31.041 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.237 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg16[7]  ; clk        ; clk      ; None                        ; None                      ; 31.037 ns               ;
; N/A                                     ; 32.04 MHz ( period = 31.208 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg16[21] ; clk        ; clk      ; None                        ; None                      ; 31.017 ns               ;
; N/A                                     ; 32.05 MHz ( period = 31.205 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg22[31] ; clk        ; clk      ; None                        ; None                      ; 31.017 ns               ;
; N/A                                     ; 32.05 MHz ( period = 31.205 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg6[31]  ; clk        ; clk      ; None                        ; None                      ; 31.017 ns               ;
; N/A                                     ; 32.05 MHz ( period = 31.205 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg0[21]  ; clk        ; clk      ; None                        ; None                      ; 31.014 ns               ;
; N/A                                     ; 32.05 MHz ( period = 31.202 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg1[22]  ; clk        ; clk      ; None                        ; None                      ; 30.994 ns               ;
; N/A                                     ; 32.05 MHz ( period = 31.201 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg3[22]  ; clk        ; clk      ; None                        ; None                      ; 30.993 ns               ;
; N/A                                     ; 32.05 MHz ( period = 31.199 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg14[21] ; clk        ; clk      ; None                        ; None                      ; 31.006 ns               ;
; N/A                                     ; 32.06 MHz ( period = 31.193 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg12[31] ; clk        ; clk      ; None                        ; None                      ; 30.958 ns               ;
; N/A                                     ; 32.06 MHz ( period = 31.188 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg8[4]   ; clk        ; clk      ; None                        ; None                      ; 30.977 ns               ;
; N/A                                     ; 32.07 MHz ( period = 31.185 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg0[4]   ; clk        ; clk      ; None                        ; None                      ; 30.974 ns               ;
; N/A                                     ; 32.07 MHz ( period = 31.178 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg18[31] ; clk        ; clk      ; None                        ; None                      ; 30.970 ns               ;
; N/A                                     ; 32.07 MHz ( period = 31.177 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg2[31]  ; clk        ; clk      ; None                        ; None                      ; 30.969 ns               ;
; N/A                                     ; 32.09 MHz ( period = 31.159 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg12[31] ; clk        ; clk      ; None                        ; None                      ; 30.927 ns               ;
; N/A                                     ; 32.09 MHz ( period = 31.158 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg16[21] ; clk        ; clk      ; None                        ; None                      ; 30.967 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.155 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg22[31] ; clk        ; clk      ; None                        ; None                      ; 30.967 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.155 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg6[31]  ; clk        ; clk      ; None                        ; None                      ; 30.967 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.155 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg0[21]  ; clk        ; clk      ; None                        ; None                      ; 30.964 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.152 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg1[22]  ; clk        ; clk      ; None                        ; None                      ; 30.944 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.151 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg3[22]  ; clk        ; clk      ; None                        ; None                      ; 30.943 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.149 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg14[21] ; clk        ; clk      ; None                        ; None                      ; 30.956 ns               ;
; N/A                                     ; 32.12 MHz ( period = 31.138 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg8[4]   ; clk        ; clk      ; None                        ; None                      ; 30.927 ns               ;
; N/A                                     ; 32.12 MHz ( period = 31.135 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg0[4]   ; clk        ; clk      ; None                        ; None                      ; 30.924 ns               ;
; N/A                                     ; 32.12 MHz ( period = 31.131 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg29[22] ; clk        ; clk      ; None                        ; None                      ; 30.933 ns               ;
; N/A                                     ; 32.12 MHz ( period = 31.131 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg25[22] ; clk        ; clk      ; None                        ; None                      ; 30.933 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.128 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg18[31] ; clk        ; clk      ; None                        ; None                      ; 30.920 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.127 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg2[31]  ; clk        ; clk      ; None                        ; None                      ; 30.919 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.124 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg16[21] ; clk        ; clk      ; None                        ; None                      ; 30.936 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.121 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg22[31] ; clk        ; clk      ; None                        ; None                      ; 30.936 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.121 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg6[31]  ; clk        ; clk      ; None                        ; None                      ; 30.936 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.121 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg0[21]  ; clk        ; clk      ; None                        ; None                      ; 30.933 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.119 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg0[31]  ; clk        ; clk      ; None                        ; None                      ; 30.928 ns               ;
; N/A                                     ; 32.14 MHz ( period = 31.118 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg16[31] ; clk        ; clk      ; None                        ; None                      ; 30.927 ns               ;
; N/A                                     ; 32.14 MHz ( period = 31.118 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg1[22]  ; clk        ; clk      ; None                        ; None                      ; 30.913 ns               ;
; N/A                                     ; 32.14 MHz ( period = 31.117 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg3[22]  ; clk        ; clk      ; None                        ; None                      ; 30.912 ns               ;
; N/A                                     ; 32.14 MHz ( period = 31.115 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg14[21] ; clk        ; clk      ; None                        ; None                      ; 30.925 ns               ;
; N/A                                     ; 32.15 MHz ( period = 31.104 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg8[4]   ; clk        ; clk      ; None                        ; None                      ; 30.896 ns               ;
; N/A                                     ; 32.15 MHz ( period = 31.101 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg0[4]   ; clk        ; clk      ; None                        ; None                      ; 30.893 ns               ;
; N/A                                     ; 32.16 MHz ( period = 31.094 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg18[31] ; clk        ; clk      ; None                        ; None                      ; 30.889 ns               ;
; N/A                                     ; 32.16 MHz ( period = 31.093 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg2[31]  ; clk        ; clk      ; None                        ; None                      ; 30.888 ns               ;
; N/A                                     ; 32.16 MHz ( period = 31.090 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg31[7]  ; clk        ; clk      ; None                        ; None                      ; 30.868 ns               ;
; N/A                                     ; 32.17 MHz ( period = 31.089 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg29[7]  ; clk        ; clk      ; None                        ; None                      ; 30.867 ns               ;
; N/A                                     ; 32.17 MHz ( period = 31.083 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg27[20] ; clk        ; clk      ; None                        ; None                      ; 30.862 ns               ;
; N/A                                     ; 32.17 MHz ( period = 31.082 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg31[20] ; clk        ; clk      ; None                        ; None                      ; 30.861 ns               ;
; N/A                                     ; 32.17 MHz ( period = 31.081 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg29[22] ; clk        ; clk      ; None                        ; None                      ; 30.883 ns               ;
; N/A                                     ; 32.17 MHz ( period = 31.081 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg25[22] ; clk        ; clk      ; None                        ; None                      ; 30.883 ns               ;
; N/A                                     ; 32.18 MHz ( period = 31.078 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg3[20]  ; clk        ; clk      ; None                        ; None                      ; 30.870 ns               ;
; N/A                                     ; 32.18 MHz ( period = 31.077 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg24[20] ; clk        ; clk      ; None                        ; None                      ; 30.853 ns               ;
; N/A                                     ; 32.18 MHz ( period = 31.076 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg8[20]  ; clk        ; clk      ; None                        ; None                      ; 30.852 ns               ;
; N/A                                     ; 32.18 MHz ( period = 31.076 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg4[9]   ; clk        ; clk      ; None                        ; None                      ; 30.896 ns               ;
; N/A                                     ; 32.18 MHz ( period = 31.076 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg20[9]  ; clk        ; clk      ; None                        ; None                      ; 30.896 ns               ;
; N/A                                     ; 32.18 MHz ( period = 31.074 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg1[20]  ; clk        ; clk      ; None                        ; None                      ; 30.866 ns               ;
; N/A                                     ; 32.19 MHz ( period = 31.069 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg0[31]  ; clk        ; clk      ; None                        ; None                      ; 30.878 ns               ;
; N/A                                     ; 32.19 MHz ( period = 31.068 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg29[31] ; clk        ; clk      ; None                        ; None                      ; 30.848 ns               ;
; N/A                                     ; 32.19 MHz ( period = 31.068 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg16[31] ; clk        ; clk      ; None                        ; None                      ; 30.877 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.049 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg5[22]  ; clk        ; clk      ; None                        ; None                      ; 30.896 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.048 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg7[22]  ; clk        ; clk      ; None                        ; None                      ; 30.895 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.047 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg29[22] ; clk        ; clk      ; None                        ; None                      ; 30.852 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.047 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg25[22] ; clk        ; clk      ; None                        ; None                      ; 30.852 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.045 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg28[7]  ; clk        ; clk      ; None                        ; None                      ; 30.860 ns               ;
; N/A                                     ; 32.22 MHz ( period = 31.039 ns )                    ; Controle:contr|estado.BGT_1 ; Banco_reg:bank|Reg12[7]  ; clk        ; clk      ; None                        ; None                      ; 30.854 ns               ;
; N/A                                     ; 32.22 MHz ( period = 31.039 ns )                    ; Controle:contr|estado.BEQ_1 ; Banco_reg:bank|Reg31[22] ; clk        ; clk      ; None                        ; None                      ; 30.883 ns               ;
; N/A                                     ; 32.22 MHz ( period = 31.035 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg0[31]  ; clk        ; clk      ; None                        ; None                      ; 30.847 ns               ;
; N/A                                     ; 32.22 MHz ( period = 31.034 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg16[31] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.22 MHz ( period = 31.033 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg27[20] ; clk        ; clk      ; None                        ; None                      ; 30.812 ns               ;
; N/A                                     ; 32.22 MHz ( period = 31.032 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg31[20] ; clk        ; clk      ; None                        ; None                      ; 30.811 ns               ;
; N/A                                     ; 32.23 MHz ( period = 31.028 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg3[20]  ; clk        ; clk      ; None                        ; None                      ; 30.820 ns               ;
; N/A                                     ; 32.23 MHz ( period = 31.027 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg24[20] ; clk        ; clk      ; None                        ; None                      ; 30.803 ns               ;
; N/A                                     ; 32.23 MHz ( period = 31.026 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg8[20]  ; clk        ; clk      ; None                        ; None                      ; 30.802 ns               ;
; N/A                                     ; 32.23 MHz ( period = 31.026 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg4[9]   ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.23 MHz ( period = 31.026 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg20[9]  ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.23 MHz ( period = 31.024 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg1[20]  ; clk        ; clk      ; None                        ; None                      ; 30.816 ns               ;
; N/A                                     ; 32.26 MHz ( period = 30.999 ns )                    ; Controle:contr|estado.BLE_1 ; Banco_reg:bank|Reg27[20] ; clk        ; clk      ; None                        ; None                      ; 30.781 ns               ;
; N/A                                     ; 32.26 MHz ( period = 30.999 ns )                    ; Controle:contr|estado.BNE_1 ; Banco_reg:bank|Reg5[22]  ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                   ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 38.928 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 38.878 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 38.844 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 38.516 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 38.358 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 38.347 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 38.308 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 38.297 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 38.274 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 38.263 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 38.229 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 38.179 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 38.145 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 38.124 ns  ; Controle:contr|estado.SB               ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 38.037 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 38.019 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 37.990 ns  ; Controle:contr|estado.ARIT_IMM_3       ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.987 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 37.969 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 37.953 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 37.946 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.935 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.935 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 37.921 ns  ; Controle:contr|estado.LH               ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.911 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[15] ; clk        ;
; N/A                                     ; None                                                ; 37.893 ns  ; Controle:contr|estado.ARIT_IMM_1       ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.876 ns  ; Controle:contr|estado.LB               ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.870 ns  ; Controle:contr|estado.DIV_1            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.865 ns  ; Controle:contr|estado.SW_1             ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.861 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[15] ; clk        ;
; N/A                                     ; None                                                ; 37.843 ns  ; Controle:contr|estado.EXCES_1          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.827 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[15] ; clk        ;
; N/A                                     ; None                                                ; 37.817 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.796 ns  ; Instr_Reg:inReg|Instr31_26[2]          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.792 ns  ; Controle:contr|estado.LW_3             ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.772 ns  ; Controle:contr|estado.LW_1             ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.756 ns  ; Controle:contr|estado.ARIT_IMM_2       ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.754 ns  ; Controle:contr|estado.POP_3            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.715 ns  ; Controle:contr|estado.MFHI             ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.665 ns  ; Controle:contr|estado.RTE              ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.653 ns  ; Controle:contr|estado.SW_2             ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.651 ns  ; Controle:contr|estado.LW_4             ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.646 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[19] ; clk        ;
; N/A                                     ; None                                                ; 37.642 ns  ; Controle:contr|estado.SHIFT_2          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.635 ns  ; Controle:contr|estado.SH               ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.625 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 37.619 ns  ; Controle:contr|estado.RESET            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.617 ns  ; Controle:contr|estado.EXCES_2          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.616 ns  ; Controle:contr|estado.DECOD            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.607 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 37.596 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[19] ; clk        ;
; N/A                                     ; None                                                ; 37.589 ns  ; Controle:contr|estado.LW_2             ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.563 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[9]  ; clk        ;
; N/A                                     ; None                                                ; 37.562 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[19] ; clk        ;
; N/A                                     ; None                                                ; 37.557 ns  ; Instr_Reg:inReg|Instr31_26[0]          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.554 ns  ; Controle:contr|estado.SB               ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.543 ns  ; Controle:contr|estado.SB               ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.527 ns  ; Controle:contr|estado.ESPERA_POP       ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.513 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[9]  ; clk        ;
; N/A                                     ; None                                                ; 37.503 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[21] ; clk        ;
; N/A                                     ; None                                                ; 37.499 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[15] ; clk        ;
; N/A                                     ; None                                                ; 37.486 ns  ; Controle:contr|estado.POP_4            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.479 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[9]  ; clk        ;
; N/A                                     ; None                                                ; 37.479 ns  ; Controle:contr|estado.PUSH_2           ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.453 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[21] ; clk        ;
; N/A                                     ; None                                                ; 37.426 ns  ; Controle:contr|estado.ESPERA_SH_SB     ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.425 ns  ; Controle:contr|estado.SB               ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.420 ns  ; Controle:contr|estado.ARIT_IMM_3       ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.419 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[21] ; clk        ;
; N/A                                     ; None                                                ; 37.409 ns  ; Controle:contr|estado.ARIT_IMM_3       ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.393 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[22] ; clk        ;
; N/A                                     ; None                                                ; 37.366 ns  ; Controle:contr|estado.EXCES_3          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.352 ns  ; Controle:contr|estado.MUL_1            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.351 ns  ; Controle:contr|estado.LH               ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.343 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[22] ; clk        ;
; N/A                                     ; None                                                ; 37.340 ns  ; Controle:contr|estado.LH               ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.337 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[12] ; clk        ;
; N/A                                     ; None                                                ; 37.328 ns  ; Instr_Reg:inReg|Instr31_26[4]          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.325 ns  ; Controle:contr|estado.SHIFT_1          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.323 ns  ; Controle:contr|estado.ARIT_IMM_1       ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.320 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[4]  ; clk        ;
; N/A                                     ; None                                                ; 37.312 ns  ; Controle:contr|estado.ARIT_IMM_1       ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.309 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[22] ; clk        ;
; N/A                                     ; None                                                ; 37.306 ns  ; Controle:contr|estado.LB               ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.300 ns  ; Controle:contr|estado.DIV_1            ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.299 ns  ; Controle:contr|estado.LUI_1            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.295 ns  ; Controle:contr|estado.SW_1             ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.295 ns  ; Controle:contr|estado.LB               ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.291 ns  ; Controle:contr|estado.ARIT_IMM_3       ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.289 ns  ; Controle:contr|estado.DIV_1            ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.287 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[12] ; clk        ;
; N/A                                     ; None                                                ; 37.284 ns  ; Controle:contr|estado.SW_1             ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.281 ns  ; Controle:contr|estado.PUSH_1           ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.273 ns  ; Controle:contr|estado.EXCES_1          ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.270 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[4]  ; clk        ;
; N/A                                     ; None                                                ; 37.262 ns  ; Controle:contr|estado.EXCES_1          ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.260 ns  ; Controle:contr|estado.MFLO             ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.253 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[12] ; clk        ;
; N/A                                     ; None                                                ; 37.238 ns  ; Controle:contr|estado.DIV_2            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.236 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[4]  ; clk        ;
; N/A                                     ; None                                                ; 37.234 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[19] ; clk        ;
; N/A                                     ; None                                                ; 37.233 ns  ; Controle:contr|estado.ARIT_2           ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.233 ns  ; Controle:contr|estado.SB               ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 37.226 ns  ; Instr_Reg:inReg|Instr31_26[2]          ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.222 ns  ; Controle:contr|estado.LH               ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.222 ns  ; Controle:contr|estado.LW_3             ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.215 ns  ; Instr_Reg:inReg|Instr31_26[2]          ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.215 ns  ; Controle:contr|estado.SB               ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 37.211 ns  ; Controle:contr|estado.LW_3             ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.210 ns  ; Instr_Reg:inReg|Instr31_26[5]          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.208 ns  ; Controle:contr|estado.MUL_2            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.204 ns  ; Controle:contr|estado.POP_6            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.203 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[1]  ; clk        ;
; N/A                                     ; None                                                ; 37.202 ns  ; Controle:contr|estado.BREAK            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.202 ns  ; Controle:contr|estado.LW_1             ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.199 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[2]  ; clk        ;
; N/A                                     ; None                                                ; 37.194 ns  ; Controle:contr|estado.ARIT_IMM_1       ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.191 ns  ; Controle:contr|estado.LW_1             ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.187 ns  ; Controle:contr|estado.POP_5            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.187 ns  ; Instr_Reg:inReg|Instr15_0[3]           ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.186 ns  ; Controle:contr|estado.ARIT_IMM_2       ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.184 ns  ; Controle:contr|estado.POP_3            ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.180 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[10] ; clk        ;
; N/A                                     ; None                                                ; 37.180 ns  ; Controle:contr|estado.PC_MEMORIA_SOMA4 ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.177 ns  ; Controle:contr|estado.LB               ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.175 ns  ; Controle:contr|estado.ARIT_IMM_2       ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.173 ns  ; Controle:contr|estado.POP_3            ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.172 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[28] ; clk        ;
; N/A                                     ; None                                                ; 37.171 ns  ; Controle:contr|estado.DIV_1            ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.166 ns  ; Controle:contr|estado.SW_1             ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.157 ns  ; Controle:contr|estado.SLT_2            ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.153 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[11] ; clk        ;
; N/A                                     ; None                                                ; 37.153 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[1]  ; clk        ;
; N/A                                     ; None                                                ; 37.151 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[9]  ; clk        ;
; N/A                                     ; None                                                ; 37.149 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[2]  ; clk        ;
; N/A                                     ; None                                                ; 37.145 ns  ; Controle:contr|estado.MFHI             ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.144 ns  ; Controle:contr|estado.EXCES_1          ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.134 ns  ; Controle:contr|estado.MFHI             ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.133 ns  ; Instr_Reg:inReg|Instr15_0[1]           ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.130 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[10] ; clk        ;
; N/A                                     ; None                                                ; 37.122 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[28] ; clk        ;
; N/A                                     ; None                                                ; 37.120 ns  ; Instr_Reg:inReg|Instr31_26[3]          ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.119 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[1]  ; clk        ;
; N/A                                     ; None                                                ; 37.115 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[2]  ; clk        ;
; N/A                                     ; None                                                ; 37.107 ns  ; Controle:contr|estado.SB               ; WriteDataReg[15] ; clk        ;
; N/A                                     ; None                                                ; 37.103 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[11] ; clk        ;
; N/A                                     ; None                                                ; 37.099 ns  ; Controle:contr|estado.ARIT_IMM_3       ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 37.097 ns  ; Instr_Reg:inReg|Instr31_26[2]          ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.096 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[10] ; clk        ;
; N/A                                     ; None                                                ; 37.095 ns  ; Controle:contr|estado.RTE              ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.093 ns  ; Controle:contr|estado.LW_3             ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.091 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[21] ; clk        ;
; N/A                                     ; None                                                ; 37.088 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[28] ; clk        ;
; N/A                                     ; None                                                ; 37.084 ns  ; Controle:contr|estado.RTE              ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.083 ns  ; Controle:contr|estado.SW_2             ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.081 ns  ; Controle:contr|estado.LW_4             ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.081 ns  ; Controle:contr|estado.ARIT_IMM_3       ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 37.073 ns  ; Controle:contr|estado.LW_1             ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.072 ns  ; Controle:contr|estado.SHIFT_2          ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.072 ns  ; Controle:contr|estado.SW_2             ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.070 ns  ; Controle:contr|estado.LW_4             ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.069 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[31] ; clk        ;
; N/A                                     ; None                                                ; 37.069 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[11] ; clk        ;
; N/A                                     ; None                                                ; 37.065 ns  ; Controle:contr|estado.SH               ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.061 ns  ; Controle:contr|estado.SHIFT_2          ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.057 ns  ; Controle:contr|estado.ARIT_IMM_2       ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.055 ns  ; Controle:contr|estado.POP_3            ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.055 ns  ; Instr_Reg:inReg|Instr15_0[0]           ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.054 ns  ; Controle:contr|estado.SH               ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.049 ns  ; Controle:contr|estado.RESET            ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.047 ns  ; Controle:contr|estado.EXCES_2          ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.046 ns  ; Controle:contr|estado.DECOD            ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.038 ns  ; Controle:contr|estado.RESET            ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.036 ns  ; Controle:contr|estado.EXCES_2          ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.035 ns  ; Controle:contr|estado.DECOD            ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.030 ns  ; Controle:contr|estado.LH               ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 37.019 ns  ; Controle:contr|estado.BNE_1            ; WriteDataReg[31] ; clk        ;
; N/A                                     ; None                                                ; 37.019 ns  ; Controle:contr|estado.LW_2             ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 37.016 ns  ; Controle:contr|estado.MFHI             ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 37.012 ns  ; Controle:contr|estado.LH               ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 37.008 ns  ; Controle:contr|estado.LW_2             ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 37.003 ns  ; Controle:contr|estado.ARIT_3           ; WriteDataReg[7]  ; clk        ;
; N/A                                     ; None                                                ; 37.002 ns  ; Controle:contr|estado.ARIT_IMM_1       ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 36.987 ns  ; Instr_Reg:inReg|Instr31_26[0]          ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 36.985 ns  ; Controle:contr|estado.BLE_1            ; WriteDataReg[31] ; clk        ;
; N/A                                     ; None                                                ; 36.985 ns  ; Controle:contr|estado.LB               ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 36.984 ns  ; Controle:contr|estado.ARIT_IMM_1       ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 36.981 ns  ; Controle:contr|estado.BGT_1            ; WriteDataReg[22] ; clk        ;
; N/A                                     ; None                                                ; 36.979 ns  ; Controle:contr|estado.DIV_1            ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 36.978 ns  ; Controle:contr|estado.BEQ_1            ; WriteDataReg[20] ; clk        ;
; N/A                                     ; None                                                ; 36.976 ns  ; Instr_Reg:inReg|Instr31_26[0]          ; WriteDataReg[5]  ; clk        ;
; N/A                                     ; None                                                ; 36.974 ns  ; Controle:contr|estado.SW_1             ; WriteDataReg[0]  ; clk        ;
; N/A                                     ; None                                                ; 36.973 ns  ; Controle:contr|estado.ARIT_IMM_3       ; WriteDataReg[15] ; clk        ;
; N/A                                     ; None                                                ; 36.967 ns  ; Controle:contr|estado.LB               ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 36.966 ns  ; Controle:contr|estado.RTE              ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 36.961 ns  ; Controle:contr|estado.DIV_1            ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 36.957 ns  ; Controle:contr|estado.ESPERA_POP       ; WriteDataReg[6]  ; clk        ;
; N/A                                     ; None                                                ; 36.956 ns  ; Controle:contr|estado.SW_1             ; WriteDataReg[3]  ; clk        ;
; N/A                                     ; None                                                ; 36.954 ns  ; Controle:contr|estado.SW_2             ; WriteDataReg[18] ; clk        ;
; N/A                                     ; None                                                ; 36.952 ns  ; Controle:contr|estado.LW_4             ; WriteDataReg[18] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                        ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 19 12:53:07 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 31.48 MHz between source register "Controle:contr|estado.BEQ_1" and destination register "Banco_reg:bank|Reg26[7]" (period= 31.765 ns)
    Info: + Longest register to register delay is 31.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y34_N21; Fanout = 2; REG Node = 'Controle:contr|estado.BEQ_1'
        Info: 2: + IC(0.337 ns) + CELL(0.398 ns) = 0.735 ns; Loc. = LCCOMB_X52_Y34_N28; Fanout = 7; COMB Node = 'Controle:contr|WideOr2~1'
        Info: 3: + IC(1.375 ns) + CELL(0.408 ns) = 2.518 ns; Loc. = LCCOMB_X52_Y34_N6; Fanout = 1; COMB Node = 'Controle:contr|Selector3~0'
        Info: 4: + IC(0.668 ns) + CELL(0.419 ns) = 3.605 ns; Loc. = LCCOMB_X52_Y34_N0; Fanout = 49; COMB Node = 'Controle:contr|Selector3~1'
        Info: 5: + IC(0.758 ns) + CELL(0.150 ns) = 4.513 ns; Loc. = LCCOMB_X53_Y34_N26; Fanout = 3; COMB Node = 'Ula32:Ula|Mux62~0'
        Info: 6: + IC(0.729 ns) + CELL(0.275 ns) = 5.517 ns; Loc. = LCCOMB_X53_Y33_N14; Fanout = 2; COMB Node = 'Ula32:Ula|Mux62~1'
        Info: 7: + IC(0.256 ns) + CELL(0.420 ns) = 6.193 ns; Loc. = LCCOMB_X53_Y33_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~4'
        Info: 8: + IC(0.262 ns) + CELL(0.271 ns) = 6.726 ns; Loc. = LCCOMB_X53_Y33_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~5'
        Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 7.123 ns; Loc. = LCCOMB_X53_Y33_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~6'
        Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 7.527 ns; Loc. = LCCOMB_X53_Y33_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~7'
        Info: 11: + IC(0.248 ns) + CELL(0.150 ns) = 7.925 ns; Loc. = LCCOMB_X53_Y33_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~8'
        Info: 12: + IC(0.261 ns) + CELL(0.271 ns) = 8.457 ns; Loc. = LCCOMB_X53_Y33_N18; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[7]~9'
        Info: 13: + IC(0.250 ns) + CELL(0.150 ns) = 8.857 ns; Loc. = LCCOMB_X53_Y33_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[7]~10'
        Info: 14: + IC(0.253 ns) + CELL(0.150 ns) = 9.260 ns; Loc. = LCCOMB_X53_Y33_N22; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[8]~11'
        Info: 15: + IC(0.256 ns) + CELL(0.150 ns) = 9.666 ns; Loc. = LCCOMB_X53_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~12'
        Info: 16: + IC(0.263 ns) + CELL(0.150 ns) = 10.079 ns; Loc. = LCCOMB_X53_Y33_N2; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[10]~13'
        Info: 17: + IC(0.988 ns) + CELL(0.275 ns) = 11.342 ns; Loc. = LCCOMB_X49_Y35_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~15'
        Info: 18: + IC(0.271 ns) + CELL(0.150 ns) = 11.763 ns; Loc. = LCCOMB_X49_Y35_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[12]~17'
        Info: 19: + IC(0.263 ns) + CELL(0.275 ns) = 12.301 ns; Loc. = LCCOMB_X49_Y35_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~18'
        Info: 20: + IC(0.265 ns) + CELL(0.150 ns) = 12.716 ns; Loc. = LCCOMB_X49_Y35_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~19'
        Info: 21: + IC(0.264 ns) + CELL(0.275 ns) = 13.255 ns; Loc. = LCCOMB_X49_Y35_N12; Fanout = 4; COMB Node = 'Ula32:Ula|carry_temp[15]~21'
        Info: 22: + IC(0.262 ns) + CELL(0.150 ns) = 13.667 ns; Loc. = LCCOMB_X49_Y35_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~23'
        Info: 23: + IC(0.262 ns) + CELL(0.275 ns) = 14.204 ns; Loc. = LCCOMB_X49_Y35_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~24'
        Info: 24: + IC(0.266 ns) + CELL(0.150 ns) = 14.620 ns; Loc. = LCCOMB_X49_Y35_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~26'
        Info: 25: + IC(0.277 ns) + CELL(0.438 ns) = 15.335 ns; Loc. = LCCOMB_X49_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~27'
        Info: 26: + IC(0.265 ns) + CELL(0.275 ns) = 15.875 ns; Loc. = LCCOMB_X49_Y35_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~29'
        Info: 27: + IC(0.263 ns) + CELL(0.275 ns) = 16.413 ns; Loc. = LCCOMB_X49_Y35_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~30'
        Info: 28: + IC(1.340 ns) + CELL(0.150 ns) = 17.903 ns; Loc. = LCCOMB_X51_Y29_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~31'
        Info: 29: + IC(0.262 ns) + CELL(0.275 ns) = 18.440 ns; Loc. = LCCOMB_X51_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~33'
        Info: 30: + IC(0.262 ns) + CELL(0.150 ns) = 18.852 ns; Loc. = LCCOMB_X51_Y29_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~35'
        Info: 31: + IC(0.260 ns) + CELL(0.275 ns) = 19.387 ns; Loc. = LCCOMB_X51_Y29_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~36'
        Info: 32: + IC(0.259 ns) + CELL(0.150 ns) = 19.796 ns; Loc. = LCCOMB_X51_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~37'
        Info: 33: + IC(0.265 ns) + CELL(0.275 ns) = 20.336 ns; Loc. = LCCOMB_X51_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~39'
        Info: 34: + IC(0.257 ns) + CELL(0.150 ns) = 20.743 ns; Loc. = LCCOMB_X51_Y29_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~41'
        Info: 35: + IC(0.257 ns) + CELL(0.275 ns) = 21.275 ns; Loc. = LCCOMB_X51_Y29_N6; Fanout = 4; COMB Node = 'Ula32:Ula|carry_temp[29]~42'
        Info: 36: + IC(0.461 ns) + CELL(0.275 ns) = 22.011 ns; Loc. = LCCOMB_X52_Y29_N0; Fanout = 7; COMB Node = 'Ula32:Ula|carry_temp[30]~46'
        Info: 37: + IC(0.457 ns) + CELL(0.275 ns) = 22.743 ns; Loc. = LCCOMB_X51_Y29_N14; Fanout = 6; COMB Node = 'Ula32:Ula|Menor'
        Info: 38: + IC(1.090 ns) + CELL(0.150 ns) = 23.983 ns; Loc. = LCCOMB_X47_Y33_N24; Fanout = 52; COMB Node = 'Controle:contr|Selector11~2'
        Info: 39: + IC(0.284 ns) + CELL(0.275 ns) = 24.542 ns; Loc. = LCCOMB_X47_Y33_N6; Fanout = 27; COMB Node = 'Controle:contr|Selector11~4'
        Info: 40: + IC(1.275 ns) + CELL(0.275 ns) = 26.092 ns; Loc. = LCCOMB_X35_Y33_N26; Fanout = 8; COMB Node = 'mux11:WrData|Mux31~5'
        Info: 41: + IC(1.581 ns) + CELL(0.438 ns) = 28.111 ns; Loc. = LCCOMB_X57_Y34_N26; Fanout = 1; COMB Node = 'mux11:WrData|Mux24~4'
        Info: 42: + IC(1.463 ns) + CELL(0.150 ns) = 29.724 ns; Loc. = LCCOMB_X36_Y33_N22; Fanout = 1; COMB Node = 'mux11:WrData|Mux24~5'
        Info: 43: + IC(0.247 ns) + CELL(0.150 ns) = 30.121 ns; Loc. = LCCOMB_X36_Y33_N18; Fanout = 33; COMB Node = 'mux11:WrData|Mux24~6'
        Info: 44: + IC(1.055 ns) + CELL(0.366 ns) = 31.542 ns; Loc. = LCFF_X35_Y36_N13; Fanout = 2; REG Node = 'Banco_reg:bank|Reg26[7]'
        Info: Total cell delay = 10.404 ns ( 32.98 % )
        Info: Total interconnect delay = 21.138 ns ( 67.02 % )
    Info: - Smallest clock skew is -0.009 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1775; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.190 ns) + CELL(0.537 ns) = 2.830 ns; Loc. = LCFF_X35_Y36_N13; Fanout = 2; REG Node = 'Banco_reg:bank|Reg26[7]'
            Info: Total cell delay = 1.526 ns ( 53.92 % )
            Info: Total interconnect delay = 1.304 ns ( 46.08 % )
        Info: - Longest clock path from clock "clk" to source register is 2.839 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1775; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.199 ns) + CELL(0.537 ns) = 2.839 ns; Loc. = LCFF_X52_Y34_N21; Fanout = 2; REG Node = 'Controle:contr|estado.BEQ_1'
            Info: Total cell delay = 1.526 ns ( 53.75 % )
            Info: Total interconnect delay = 1.313 ns ( 46.25 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clk" to destination pin "WriteDataReg[7]" through register "Controle:contr|estado.BEQ_1" is 38.928 ns
    Info: + Longest clock path from clock "clk" to source register is 2.839 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1775; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.199 ns) + CELL(0.537 ns) = 2.839 ns; Loc. = LCFF_X52_Y34_N21; Fanout = 2; REG Node = 'Controle:contr|estado.BEQ_1'
        Info: Total cell delay = 1.526 ns ( 53.75 % )
        Info: Total interconnect delay = 1.313 ns ( 46.25 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 35.839 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y34_N21; Fanout = 2; REG Node = 'Controle:contr|estado.BEQ_1'
        Info: 2: + IC(0.337 ns) + CELL(0.398 ns) = 0.735 ns; Loc. = LCCOMB_X52_Y34_N28; Fanout = 7; COMB Node = 'Controle:contr|WideOr2~1'
        Info: 3: + IC(1.375 ns) + CELL(0.408 ns) = 2.518 ns; Loc. = LCCOMB_X52_Y34_N6; Fanout = 1; COMB Node = 'Controle:contr|Selector3~0'
        Info: 4: + IC(0.668 ns) + CELL(0.419 ns) = 3.605 ns; Loc. = LCCOMB_X52_Y34_N0; Fanout = 49; COMB Node = 'Controle:contr|Selector3~1'
        Info: 5: + IC(0.758 ns) + CELL(0.150 ns) = 4.513 ns; Loc. = LCCOMB_X53_Y34_N26; Fanout = 3; COMB Node = 'Ula32:Ula|Mux62~0'
        Info: 6: + IC(0.729 ns) + CELL(0.275 ns) = 5.517 ns; Loc. = LCCOMB_X53_Y33_N14; Fanout = 2; COMB Node = 'Ula32:Ula|Mux62~1'
        Info: 7: + IC(0.256 ns) + CELL(0.420 ns) = 6.193 ns; Loc. = LCCOMB_X53_Y33_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~4'
        Info: 8: + IC(0.262 ns) + CELL(0.271 ns) = 6.726 ns; Loc. = LCCOMB_X53_Y33_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~5'
        Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 7.123 ns; Loc. = LCCOMB_X53_Y33_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~6'
        Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 7.527 ns; Loc. = LCCOMB_X53_Y33_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~7'
        Info: 11: + IC(0.248 ns) + CELL(0.150 ns) = 7.925 ns; Loc. = LCCOMB_X53_Y33_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~8'
        Info: 12: + IC(0.261 ns) + CELL(0.271 ns) = 8.457 ns; Loc. = LCCOMB_X53_Y33_N18; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[7]~9'
        Info: 13: + IC(0.250 ns) + CELL(0.150 ns) = 8.857 ns; Loc. = LCCOMB_X53_Y33_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[7]~10'
        Info: 14: + IC(0.253 ns) + CELL(0.150 ns) = 9.260 ns; Loc. = LCCOMB_X53_Y33_N22; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[8]~11'
        Info: 15: + IC(0.256 ns) + CELL(0.150 ns) = 9.666 ns; Loc. = LCCOMB_X53_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~12'
        Info: 16: + IC(0.263 ns) + CELL(0.150 ns) = 10.079 ns; Loc. = LCCOMB_X53_Y33_N2; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[10]~13'
        Info: 17: + IC(0.988 ns) + CELL(0.275 ns) = 11.342 ns; Loc. = LCCOMB_X49_Y35_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~15'
        Info: 18: + IC(0.271 ns) + CELL(0.150 ns) = 11.763 ns; Loc. = LCCOMB_X49_Y35_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[12]~17'
        Info: 19: + IC(0.263 ns) + CELL(0.275 ns) = 12.301 ns; Loc. = LCCOMB_X49_Y35_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~18'
        Info: 20: + IC(0.265 ns) + CELL(0.150 ns) = 12.716 ns; Loc. = LCCOMB_X49_Y35_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~19'
        Info: 21: + IC(0.264 ns) + CELL(0.275 ns) = 13.255 ns; Loc. = LCCOMB_X49_Y35_N12; Fanout = 4; COMB Node = 'Ula32:Ula|carry_temp[15]~21'
        Info: 22: + IC(0.262 ns) + CELL(0.150 ns) = 13.667 ns; Loc. = LCCOMB_X49_Y35_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~23'
        Info: 23: + IC(0.262 ns) + CELL(0.275 ns) = 14.204 ns; Loc. = LCCOMB_X49_Y35_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~24'
        Info: 24: + IC(0.266 ns) + CELL(0.150 ns) = 14.620 ns; Loc. = LCCOMB_X49_Y35_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~26'
        Info: 25: + IC(0.277 ns) + CELL(0.438 ns) = 15.335 ns; Loc. = LCCOMB_X49_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~27'
        Info: 26: + IC(0.265 ns) + CELL(0.275 ns) = 15.875 ns; Loc. = LCCOMB_X49_Y35_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~29'
        Info: 27: + IC(0.263 ns) + CELL(0.275 ns) = 16.413 ns; Loc. = LCCOMB_X49_Y35_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~30'
        Info: 28: + IC(1.340 ns) + CELL(0.150 ns) = 17.903 ns; Loc. = LCCOMB_X51_Y29_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~31'
        Info: 29: + IC(0.262 ns) + CELL(0.275 ns) = 18.440 ns; Loc. = LCCOMB_X51_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~33'
        Info: 30: + IC(0.262 ns) + CELL(0.150 ns) = 18.852 ns; Loc. = LCCOMB_X51_Y29_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~35'
        Info: 31: + IC(0.260 ns) + CELL(0.275 ns) = 19.387 ns; Loc. = LCCOMB_X51_Y29_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~36'
        Info: 32: + IC(0.259 ns) + CELL(0.150 ns) = 19.796 ns; Loc. = LCCOMB_X51_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~37'
        Info: 33: + IC(0.265 ns) + CELL(0.275 ns) = 20.336 ns; Loc. = LCCOMB_X51_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~39'
        Info: 34: + IC(0.257 ns) + CELL(0.150 ns) = 20.743 ns; Loc. = LCCOMB_X51_Y29_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~41'
        Info: 35: + IC(0.257 ns) + CELL(0.275 ns) = 21.275 ns; Loc. = LCCOMB_X51_Y29_N6; Fanout = 4; COMB Node = 'Ula32:Ula|carry_temp[29]~42'
        Info: 36: + IC(0.461 ns) + CELL(0.275 ns) = 22.011 ns; Loc. = LCCOMB_X52_Y29_N0; Fanout = 7; COMB Node = 'Ula32:Ula|carry_temp[30]~46'
        Info: 37: + IC(0.457 ns) + CELL(0.275 ns) = 22.743 ns; Loc. = LCCOMB_X51_Y29_N14; Fanout = 6; COMB Node = 'Ula32:Ula|Menor'
        Info: 38: + IC(1.090 ns) + CELL(0.150 ns) = 23.983 ns; Loc. = LCCOMB_X47_Y33_N24; Fanout = 52; COMB Node = 'Controle:contr|Selector11~2'
        Info: 39: + IC(0.284 ns) + CELL(0.275 ns) = 24.542 ns; Loc. = LCCOMB_X47_Y33_N6; Fanout = 27; COMB Node = 'Controle:contr|Selector11~4'
        Info: 40: + IC(1.275 ns) + CELL(0.275 ns) = 26.092 ns; Loc. = LCCOMB_X35_Y33_N26; Fanout = 8; COMB Node = 'mux11:WrData|Mux31~5'
        Info: 41: + IC(1.581 ns) + CELL(0.438 ns) = 28.111 ns; Loc. = LCCOMB_X57_Y34_N26; Fanout = 1; COMB Node = 'mux11:WrData|Mux24~4'
        Info: 42: + IC(1.463 ns) + CELL(0.150 ns) = 29.724 ns; Loc. = LCCOMB_X36_Y33_N22; Fanout = 1; COMB Node = 'mux11:WrData|Mux24~5'
        Info: 43: + IC(0.247 ns) + CELL(0.150 ns) = 30.121 ns; Loc. = LCCOMB_X36_Y33_N18; Fanout = 33; COMB Node = 'mux11:WrData|Mux24~6'
        Info: 44: + IC(3.106 ns) + CELL(2.612 ns) = 35.839 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'WriteDataReg[7]'
        Info: Total cell delay = 12.650 ns ( 35.30 % )
        Info: Total interconnect delay = 23.189 ns ( 64.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Sat May 19 12:53:09 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


