Analysis & Synthesis report for Kmodes_CalcMapModule
Mon Jun  4 11:14:04 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|state_fut
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Kmodes_ControlCalcMap:inst2
 15. Parameter Settings for User Entity Instance: CalcSimpleMatch:inst
 16. Parameter Settings for User Entity Instance: ParallelAdd:inst3|parallel_add:parallel_add_component
 17. Parameter Settings for User Entity Instance: MinDistanceMatch:inst1
 18. Parameter Settings for Inferred Entity Instance: Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1
 19. Parameter Settings for Inferred Entity Instance: Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0
 20. lpm_mult Parameter Settings by Entity Instance
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun  4 11:14:04 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Kmodes_CalcMapModule                        ;
; Top-level Entity Name              ; Kmodes_CalcMapModule                        ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 594                                         ;
;     Total combinational functions  ; 407                                         ;
;     Dedicated logic registers      ; 290                                         ;
; Total registers                    ; 290                                         ;
; Total pins                         ; 244                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CGX150DF31I7      ;                      ;
; Top-level entity name                                                      ; Kmodes_CalcMapModule ; Kmodes_CalcMapModule ;
; Family name                                                                ; Cyclone IV GX        ; Cyclone V            ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; OpenCore Plus hardware evaluation                                          ; Enable               ; Enable               ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; CalcSimpleMatch.vhd              ; yes             ; User VHDL File                     ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/CalcSimpleMatch.vhd       ;         ;
; Kmodes_CalcMapModule.bdf         ; yes             ; User Block Diagram/Schematic File  ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_CalcMapModule.bdf  ;         ;
; MinDistanceMatch.vhd             ; yes             ; User VHDL File                     ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/MinDistanceMatch.vhd      ;         ;
; Kmodes_ControlCalcMap.vhd        ; yes             ; User VHDL File                     ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd ;         ;
; ParallelAdd.vhd                  ; yes             ; User Wizard-Generated File         ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd           ;         ;
; parallel_add.tdf                 ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/parallel_add.tdf                            ;         ;
; pcpa_add.inc                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/pcpa_add.inc                                ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/csa_add.inc                                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                              ;         ;
; db/par_add_60f.tdf               ; yes             ; Auto-Generated Megafunction        ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/par_add_60f.tdf        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf                                ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.inc                                ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muleabz.inc                                 ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mul_lfrg.inc                                ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mul_boothc.inc                              ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult.inc                            ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                                 ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf                                ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                             ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/addcore.inc                                 ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/look_add.inc                                ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                     ;         ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction        ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_qgh.tdf        ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction        ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_rgh.tdf        ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.tdf                                ;         ;
; db/add_sub_ugh.tdf               ; yes             ; Auto-Generated Megafunction        ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_ugh.tdf        ;         ;
; db/add_sub_vgh.tdf               ; yes             ; Auto-Generated Megafunction        ; /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_vgh.tdf        ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 244              ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 290              ;
; Total fan-out            ; 2358             ;
; Average fan-out          ; 1.99             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name           ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |Kmodes_CalcMapModule                             ; 407 (0)             ; 290 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 244  ; 0            ; |Kmodes_CalcMapModule                                                                                                                                                    ; Kmodes_CalcMapModule  ; work         ;
;    |CalcSimpleMatch:inst|                         ; 40 (40)             ; 137 (137)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|CalcSimpleMatch:inst                                                                                                                               ; CalcSimpleMatch       ; work         ;
;    |Kmodes_ControlCalcMap:inst2|                  ; 341 (225)           ; 119 (119)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2                                                                                                                        ; Kmodes_ControlCalcMap ; work         ;
;       |lpm_mult:Mult0|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0                                                                                                         ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 64 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub           ; work         ;
;                   |add_sub_ugh:auto_generated|    ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ugh:auto_generated                      ; add_sub_ugh           ; work         ;
;                |mpar_add:sub_par_add|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add              ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub           ; work         ;
;                      |add_sub_vgh:auto_generated| ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vgh:auto_generated ; add_sub_vgh           ; work         ;
;       |lpm_mult:Mult1|                            ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1                                                                                                         ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 52 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub           ; work         ;
;                   |add_sub_qgh:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated                      ; add_sub_qgh           ; work         ;
;                |mpar_add:sub_par_add|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add              ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub           ; work         ;
;                      |add_sub_rgh:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh           ; work         ;
;    |MinDistanceMatch:inst1|                       ; 11 (11)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|MinDistanceMatch:inst1                                                                                                                             ; MinDistanceMatch      ; work         ;
;    |ParallelAdd:inst3|                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|ParallelAdd:inst3                                                                                                                                  ; ParallelAdd           ; work         ;
;       |parallel_add:parallel_add_component|       ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|ParallelAdd:inst3|parallel_add:parallel_add_component                                                                                              ; parallel_add          ; work         ;
;          |par_add_60f:auto_generated|             ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Kmodes_CalcMapModule|ParallelAdd:inst3|parallel_add:parallel_add_component|par_add_60f:auto_generated                                                                   ; par_add_60f           ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Altera ; PARALLEL_ADD ; 16.1    ; N/A          ; N/A          ; |Kmodes_CalcMapModule|ParallelAdd:inst3 ; ParallelAdd.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|state_fut                                                                                                                                                                                                             ;
+----------------------------+--------------------+---------------------+-----------------------+---------------------------+----------------------------+------------------------+------------------------+--------------------+----------------------+----------------+-----------------+
; Name                       ; state_fut.ENDSTATE ; state_fut.STOREDATA ; state_fut.MINDISTANCE ; state_fut.VERIFYDIMENSION ; state_fut.WAITCALCDISTANCE ; state_fut.CALCDISTANCE ; state_fut.ENDCENTROIDS ; state_fut.LOADDATA ; state_fut.VERIFYDATA ; state_fut.IDLE ; state_fut.RESET ;
+----------------------------+--------------------+---------------------+-----------------------+---------------------------+----------------------------+------------------------+------------------------+--------------------+----------------------+----------------+-----------------+
; state_fut.RESET            ; 0                  ; 0                   ; 0                     ; 0                         ; 0                          ; 0                      ; 0                      ; 0                  ; 0                    ; 0              ; 0               ;
; state_fut.IDLE             ; 0                  ; 0                   ; 0                     ; 0                         ; 0                          ; 0                      ; 0                      ; 0                  ; 0                    ; 1              ; 1               ;
; state_fut.VERIFYDATA       ; 0                  ; 0                   ; 0                     ; 0                         ; 0                          ; 0                      ; 0                      ; 0                  ; 1                    ; 0              ; 1               ;
; state_fut.LOADDATA         ; 0                  ; 0                   ; 0                     ; 0                         ; 0                          ; 0                      ; 0                      ; 1                  ; 0                    ; 0              ; 1               ;
; state_fut.ENDCENTROIDS     ; 0                  ; 0                   ; 0                     ; 0                         ; 0                          ; 0                      ; 1                      ; 0                  ; 0                    ; 0              ; 1               ;
; state_fut.CALCDISTANCE     ; 0                  ; 0                   ; 0                     ; 0                         ; 0                          ; 1                      ; 0                      ; 0                  ; 0                    ; 0              ; 1               ;
; state_fut.WAITCALCDISTANCE ; 0                  ; 0                   ; 0                     ; 0                         ; 1                          ; 0                      ; 0                      ; 0                  ; 0                    ; 0              ; 1               ;
; state_fut.VERIFYDIMENSION  ; 0                  ; 0                   ; 0                     ; 1                         ; 0                          ; 0                      ; 0                      ; 0                  ; 0                    ; 0              ; 1               ;
; state_fut.MINDISTANCE      ; 0                  ; 0                   ; 1                     ; 0                         ; 0                          ; 0                      ; 0                      ; 0                  ; 0                    ; 0              ; 1               ;
; state_fut.STOREDATA        ; 0                  ; 1                   ; 0                     ; 0                         ; 0                          ; 0                      ; 0                      ; 0                  ; 0                    ; 0              ; 1               ;
; state_fut.ENDSTATE         ; 1                  ; 0                   ; 0                     ; 0                         ; 0                          ; 0                      ; 0                      ; 0                  ; 0                    ; 0              ; 1               ;
+----------------------------+--------------------+---------------------+-----------------------+---------------------------+----------------------------+------------------------+------------------------+--------------------+----------------------+----------------+-----------------+


+-----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                          ;
+--------------------------------------------------------+--------------------+
; Register name                                          ; Reason for Removal ;
+--------------------------------------------------------+--------------------+
; Kmodes_ControlCalcMap:inst2|state_fut.WAITCALCDISTANCE ; Lost fanout        ;
; Total Number of Removed Registers = 1                  ;                    ;
+--------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 290   ;
; Number of registers using Synchronous Clear  ; 23    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 214   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; Kmodes_ControlCalcMap:inst2|s_blockState[2] ; 1       ;
; Total number of inverted registers = 1      ;         ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|s_addrRamDado[8]     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|s_countDimensions[8] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|s_countDado[9]       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Kmodes_CalcMapModule|Kmodes_ControlCalcMap:inst2|s_countCentroid[5]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kmodes_ControlCalcMap:inst2 ;
+-------------------+-------+----------------------------------------------+
; Parameter Name    ; Value ; Type                                         ;
+-------------------+-------+----------------------------------------------+
; palavra           ; 64    ; Signed Integer                               ;
; tamanhoaddr       ; 14    ; Signed Integer                               ;
; maxcentroidsbits  ; 10    ; Signed Integer                               ;
; maxpontosbits     ; 15    ; Signed Integer                               ;
; maxcountcentroids ; 13    ; Signed Integer                               ;
; tamanhomatch      ; 4     ; Signed Integer                               ;
; maxsummatch       ; 7     ; Signed Integer                               ;
; numbitsstates     ; 4     ; Signed Integer                               ;
+-------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CalcSimpleMatch:inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; palavra        ; 64    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ParallelAdd:inst3|parallel_add:parallel_add_component ;
+------------------------+---------------+-----------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                      ;
+------------------------+---------------+-----------------------------------------------------------+
; width                  ; 1             ; Signed Integer                                            ;
; size                   ; 8             ; Signed Integer                                            ;
; WIDTHR                 ; 4             ; Signed Integer                                            ;
; SHIFT                  ; 0             ; Signed Integer                                            ;
; REPRESENTATION         ; UNSIGNED      ; Untyped                                                   ;
; PIPELINE               ; 0             ; Signed Integer                                            ;
; MSW_SUBTRACT           ; NO            ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                   ;
; CBXI_PARAMETER         ; par_add_60f   ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                            ;
+------------------------+---------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MinDistanceMatch:inst1 ;
+------------------+-------+------------------------------------------+
; Parameter Name   ; Value ; Type                                     ;
+------------------+-------+------------------------------------------+
; maxsummatch      ; 7     ; Signed Integer                           ;
; maxcentroidsbits ; 10    ; Signed Integer                           ;
+------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+----------------------------+
; Parameter Name                                 ; Value         ; Type                       ;
+------------------------------------------------+---------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 10            ; Untyped                    ;
; LPM_WIDTHB                                     ; 3             ; Untyped                    ;
; LPM_WIDTHP                                     ; 13            ; Untyped                    ;
; LPM_WIDTHR                                     ; 13            ; Untyped                    ;
; LPM_WIDTHS                                     ; 1             ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                    ;
; LPM_PIPELINE                                   ; 0             ; Untyped                    ;
; LATENCY                                        ; 0             ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                    ;
; USE_EAB                                        ; OFF           ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                    ;
+------------------------------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+----------------------------+
; Parameter Name                                 ; Value         ; Type                       ;
+------------------------------------------------+---------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 14            ; Untyped                    ;
; LPM_WIDTHB                                     ; 3             ; Untyped                    ;
; LPM_WIDTHP                                     ; 17            ; Untyped                    ;
; LPM_WIDTHR                                     ; 17            ; Untyped                    ;
; LPM_WIDTHS                                     ; 1             ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                    ;
; LPM_PIPELINE                                   ; 0             ; Untyped                    ;
; LATENCY                                        ; 0             ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                    ;
; USE_EAB                                        ; OFF           ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                    ;
+------------------------------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 2                                          ;
; Entity Instance                       ; Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                         ;
;     -- LPM_WIDTHB                     ; 3                                          ;
;     -- LPM_WIDTHP                     ; 13                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 14                                         ;
;     -- LPM_WIDTHB                     ; 3                                          ;
;     -- LPM_WIDTHP                     ; 17                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 244                         ;
; cycloneiii_ff         ; 290                         ;
;     CLR               ; 11                          ;
;     ENA               ; 191                         ;
;     ENA SCLR          ; 23                          ;
;     plain             ; 65                          ;
; cycloneiii_lcell_comb ; 408                         ;
;     arith             ; 170                         ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 123                         ;
;     normal            ; 238                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 129                         ;
;                       ;                             ;
; Max LUT depth         ; 6.20                        ;
; Average LUT depth     ; 3.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Jun  4 11:13:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Kmodes_CalcMapModule -c Kmodes_CalcMapModule
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file CalcSimpleMatch.vhd
    Info (12022): Found design unit 1: CalcSimpleMatch-arch File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/CalcSimpleMatch.vhd Line: 33
    Info (12023): Found entity 1: CalcSimpleMatch File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/CalcSimpleMatch.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file Kmodes_CalcMapModule.bdf
    Info (12023): Found entity 1: Kmodes_CalcMapModule
Info (12021): Found 2 design units, including 1 entities, in source file MinDistanceMatch.vhd
    Info (12022): Found design unit 1: MinDistanceMatch-arch File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/MinDistanceMatch.vhd Line: 29
    Info (12023): Found entity 1: MinDistanceMatch File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/MinDistanceMatch.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file Kmodes_ControlCalcMap.vhd
    Info (12022): Found design unit 1: Kmodes_ControlCalcMap-arch File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd Line: 52
    Info (12023): Found entity 1: Kmodes_ControlCalcMap File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file ParallelAdd.vhd
    Info (12022): Found design unit 1: paralleladd-SYN File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd Line: 59
    Info (12023): Found entity 1: ParallelAdd File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd Line: 43
Info (12127): Elaborating entity "Kmodes_CalcMapModule" for the top level hierarchy
Info (12128): Elaborating entity "Kmodes_ControlCalcMap" for hierarchy "Kmodes_ControlCalcMap:inst2"
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "CalcSimpleMatch" for hierarchy "CalcSimpleMatch:inst"
Info (12128): Elaborating entity "ParallelAdd" for hierarchy "ParallelAdd:inst3"
Info (12128): Elaborating entity "parallel_add" for hierarchy "ParallelAdd:inst3|parallel_add:parallel_add_component" File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd Line: 93
Info (12130): Elaborated megafunction instantiation "ParallelAdd:inst3|parallel_add:parallel_add_component" File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd Line: 93
Info (12133): Instantiated megafunction "ParallelAdd:inst3|parallel_add:parallel_add_component" with the following parameter: File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/ParallelAdd.vhd Line: 93
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "size" = "8"
    Info (12134): Parameter "widthr" = "4"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "parallel_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_60f.tdf
    Info (12023): Found entity 1: par_add_60f File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/par_add_60f.tdf Line: 25
Info (12128): Elaborating entity "par_add_60f" for hierarchy "ParallelAdd:inst3|parallel_add:parallel_add_component|par_add_60f:auto_generated" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "MinDistanceMatch" for hierarchy "MinDistanceMatch:inst1"
Info (13014): Ignored 40 buffer(s)
    Info (13019): Ignored 40 SOFT buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Kmodes_ControlCalcMap:inst2|Mult1" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Kmodes_ControlCalcMap:inst2|Mult0" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1" with the following parameter: File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_qgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_rgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult1" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0" with the following parameter: File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf
    Info (12023): Found entity 1: add_sub_ugh File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_ugh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vgh.tdf
    Info (12023): Found entity 1: add_sub_vgh File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/db/add_sub_vgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][13]" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 252
        Warning (14320): Synthesized away node "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][12]" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 252
        Warning (14320): Synthesized away node "Kmodes_ControlCalcMap:inst2|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][13]" File: /home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 252
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Kmodes_ControlCalcMap:inst2|state.WAITCALCDISTANCE" is converted into an equivalent circuit using register "Kmodes_ControlCalcMap:inst2|state.WAITCALCDISTANCE~_emulated" and latch "Kmodes_ControlCalcMap:inst2|state.WAITCALCDISTANCE~1" File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd Line: 55
    Warning (13310): Register "Kmodes_ControlCalcMap:inst2|state.RESET" is converted into an equivalent circuit using register "Kmodes_ControlCalcMap:inst2|state.RESET~_emulated" and latch "Kmodes_ControlCalcMap:inst2|state.RESET~1" File: /home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcMapModule/Kmodes_ControlCalcMap.vhd Line: 55
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 848 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 173 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 604 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1130 megabytes
    Info: Processing ended: Mon Jun  4 11:14:04 2018
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:46


