{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681891348876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681891348892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 16:02:28 2023 " "Processing started: Wed Apr 19 16:02:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681891348892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891348892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MMA7660_test -c MMA7660_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off MMA7660_test -c MMA7660_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891348892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681891349065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681891349065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mma7660_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mma7660_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMA7660_test " "Found entity 1: MMA7660_test" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681891355442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack MMA7660_driver.v(42) " "Verilog HDL Declaration information at MMA7660_driver.v(42): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "MMA7660_driver.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_driver.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mma7660_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file mma7660_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMA7660_driver " "Found entity 1: MMA7660_driver" {  } { { "MMA7660_driver.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681891355442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD cmd OLED_driver.v(27) " "Verilog HDL Declaration information at OLED_driver.v(27): object \"CMD\" differs only in case from object \"cmd\" in the same scope" {  } { { "OLED_driver.v" "" { Text "D:/WORK/new/MMA7660_test/OLED_driver.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file oled_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_driver " "Found entity 1: OLED_driver" {  } { { "OLED_driver.v" "" { Text "D:/WORK/new/MMA7660_test/OLED_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681891355442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "D:/WORK/new/MMA7660_test/bin_to_bcd.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681891355442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculate " "Found entity 1: Calculate" {  } { { "Calculate.v" "" { Text "D:/WORK/new/MMA7660_test/Calculate.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681891355442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_100 MMA7660_test.v(44) " "Verilog HDL Implicit Net warning at MMA7660_test.v(44): created implicit net for \"freq_100\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_10 MMA7660_test.v(45) " "Verilog HDL Implicit Net warning at MMA7660_test.v(45): created implicit net for \"freq_10\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_1 MMA7660_test.v(46) " "Verilog HDL Implicit Net warning at MMA7660_test.v(46): created implicit net for \"freq_1\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc1_10 MMA7660_test.v(47) " "Verilog HDL Implicit Net warning at MMA7660_test.v(47): created implicit net for \"dc1_10\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc1_1 MMA7660_test.v(48) " "Verilog HDL Implicit Net warning at MMA7660_test.v(48): created implicit net for \"dc1_1\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc1_01 MMA7660_test.v(49) " "Verilog HDL Implicit Net warning at MMA7660_test.v(49): created implicit net for \"dc1_01\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc2_10 MMA7660_test.v(50) " "Verilog HDL Implicit Net warning at MMA7660_test.v(50): created implicit net for \"dc2_10\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc2_1 MMA7660_test.v(51) " "Verilog HDL Implicit Net warning at MMA7660_test.v(51): created implicit net for \"dc2_1\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dc2_01 MMA7660_test.v(52) " "Verilog HDL Implicit Net warning at MMA7660_test.v(52): created implicit net for \"dc2_01\"" {  } { { "MMA7660_test.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MMA7660_test " "Elaborating entity \"MMA7660_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681891355457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMA7660_driver MMA7660_driver:U_MMA7660_driver " "Elaborating entity \"MMA7660_driver\" for hierarchy \"MMA7660_driver:U_MMA7660_driver\"" {  } { { "MMA7660_test.v" "U_MMA7660_driver" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 MMA7660_driver.v(101) " "Verilog HDL assignment warning at MMA7660_driver.v(101): truncated value with size 32 to match size of target (24)" {  } { { "MMA7660_driver.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_driver.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681891355457 "|MMA7660_test|MMA7660_driver:U_MMA7660_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculate Calculate:U_Calculate " "Elaborating entity \"Calculate\" for hierarchy \"Calculate:U_Calculate\"" {  } { { "MMA7660_test.v" "U_Calculate" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd Calculate:U_Calculate\|bin_to_bcd:u1 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"Calculate:U_Calculate\|bin_to_bcd:u1\"" {  } { { "Calculate.v" "u1" { Text "D:/WORK/new/MMA7660_test/Calculate.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_driver OLED_driver:U_OLED_driver " "Elaborating entity \"OLED_driver\" for hierarchy \"OLED_driver:U_OLED_driver\"" {  } { { "MMA7660_test.v" "U_OLED_driver" { Text "D:/WORK/new/MMA7660_test/MMA7660_test.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891355502 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[31..16\] 0 OLED_driver.v(30) " "Net \"mem\[31..16\]\" at OLED_driver.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "OLED_driver.v" "" { Text "D:/WORK/new/MMA7660_test/OLED_driver.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681891355504 "|MMA7660_test|OLED_driver:U_OLED_driver"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681891356680 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MMA7660_driver.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_driver.v" 79 -1 0 } } { "OLED_driver.v" "" { Text "D:/WORK/new/MMA7660_test/OLED_driver.v" 18 -1 0 } } { "OLED_driver.v" "" { Text "D:/WORK/new/MMA7660_test/OLED_driver.v" 20 -1 0 } } { "OLED_driver.v" "" { Text "D:/WORK/new/MMA7660_test/OLED_driver.v" 47 -1 0 } } { "MMA7660_driver.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_driver.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681891356695 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681891356695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681891357590 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MMA7660_driver:U_MMA7660_driver\|sda~en High " "Register MMA7660_driver:U_MMA7660_driver\|sda~en will power up to High" {  } { { "MMA7660_driver.v" "" { Text "D:/WORK/new/MMA7660_test/MMA7660_driver.v" 48 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1681891357669 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1681891357669 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681891359310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORK/new/MMA7660_test/output_files/MMA7660_test.map.smsg " "Generated suppressed messages file D:/WORK/new/MMA7660_test/output_files/MMA7660_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891359363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681891359457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681891359457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "975 " "Implemented 975 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681891359536 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681891359536 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681891359536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "967 " "Implemented 967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681891359536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681891359536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681891359567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 16:02:39 2023 " "Processing ended: Wed Apr 19 16:02:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681891359567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681891359567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681891359567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681891359567 ""}
