[{"DBLP title": "DYNASCORE: DYNAmic Software COntroller to Increase REsource Utilization in Mixed-Critical Systems.", "DBLP authors": ["Angeliki Kritikakou", "Thibaut Marty", "Matthieu Roy"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Emerging NVM: A Survey on Architectural Integration and Research Challenges.", "DBLP authors": ["Jalil Boukhobza", "St\u00e9phane Rubini", "Renhai Chen", "Zili Shao"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Exploiting Chip Idleness for Minimizing Garbage Collection - Induced Chip Access Conflict on SSDs.", "DBLP authors": ["Congming Gao", "Liang Shi", "Yejia Di", "Qiao Li", "Chun Jason Xue", "Kaijie Wu", "Edwin Hsing-Mean Sha"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Revisiting Routability-Driven Placement for Analog and Mixed-Signal Circuits.", "DBLP authors": ["Hongxia Zhou", "Chiu-Wing Sham", "Hailong Yao"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Architecture and Compiler Support for GPUs Using Energy-Efficient Affine Register Files.", "DBLP authors": ["Shao-Chung Wang", "Li-Chen Kan", "Chao-Lin Lee", "Yuan-Shin Hwang", "Jenq-Kuen Lee"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Repair of FPGA-Based Real-Time Systems With Variable Slacks.", "DBLP authors": ["Leonardo Pereira Santos", "Gabriel Luca Nazar", "Luigi Carro"], "year": 2018, "MAG papers": [{"PaperId": 2783397962, "PaperTitle": "repair of fpga based real time systems with variable slacks", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "C-Mine: Data Mining of Logic Common Cases for Improved Timing Error Resilience with Energy Efficiency.", "DBLP authors": ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Flexible and Tradeoff-Aware Constraint-Based Design Space Exploration for Streaming Applications on Heterogeneous Platforms.", "DBLP authors": ["Kathrin Rosvall", "Ingo Sander"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Multi-Objective 3D Floorplanning with Integrated Voltage Assignment.", "DBLP authors": ["Johann Knechtel", "Jens Lienig", "Ibrahim Abe M. Elfadel"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Hardware-Enabled Pharmaceutical Supply Chain Security.", "DBLP authors": ["Kun Yang", "Hao-Ting Shen", "Domenic Forte", "Swarup Bhunia", "Mark Mohammad Tehranipoor"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Runtime Slack Creation for Processor Performance Variability using System Scenarios.", "DBLP authors": ["Michail Noltsis", "Dimitrios Rodopoulos", "Nikolaos Zompakis", "Francky Catthoor", "Dimitrios Soudris"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "A Disturbance-Free Built-In Self-Test and Diagnosis Technique for DC-DC Converters.", "DBLP authors": ["Maryam Shafiee", "Navankur Beohar", "Priyanka Bakliwal", "Sidhanto Roy", "Debashis Mandal", "Bertan Bakkaloglu", "Sule Ozev"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Static Mapping of Applications on Heterogeneous Multi-Core Platforms Combining Logic-Based Benders Decomposition with Integer Linear Programming.", "DBLP authors": ["Andreas Emeretlis", "George Theodoridis", "Panayiotis Alefragis", "Nikos S. Voros"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Selection of Critical Paths for Reliable Frequency Scaling under BTI-Aging Considering Workload Uncertainty and Process Variations Effects.", "DBLP authors": ["Andres F. Gomez", "V\u00edctor H. Champac"], "year": 2018, "MAG papers": [{"PaperId": 2794328362, "PaperTitle": "selection of critical paths for reliable frequency scaling under bti aging considering workload uncertainty and process variations effects", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Providing SLO Compliance on NVMe SSDs Through Parallelism Reservation.", "DBLP authors": ["Sheng-Min Huang", "Li-Pin Chang"], "year": 2018, "MAG papers": [{"PaperId": 2786131708, "PaperTitle": "providing slo compliance on nvme ssds through parallelism reservation", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "ReSC: An RFID-Enabled Solution for Defending IoT Supply Chain.", "DBLP authors": ["Kun Yang", "Domenic Forte", "Mark Mohammad Tehranipoor"], "year": 2018, "MAG papers": [{"PaperId": 2786477842, "PaperTitle": "resc an rfid enabled solution for defending iot supply chain", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Learning-Based, Fine-Grain Power Modeling of System-Level Hardware IPs.", "DBLP authors": ["Dongwook Lee", "Andreas Gerstlauer"], "year": 2018, "MAG papers": [{"PaperId": 2793449948, "PaperTitle": "learning based fine grain power modeling of system level hardware ips", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Domino Cache: An Energy-Efficient Data Cache for Modern Applications.", "DBLP authors": ["Mahmood Naderan-Tahan", "Hamid Sarbazi-Azad"], "year": 2018, "MAG papers": [{"PaperId": 2786820085, "PaperTitle": "domino cache an energy efficient data cache for modern applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Efficient False Path-Aware Heuristic Critical Path Selection Method with High Coverage of the Process Variation Space.", "DBLP authors": ["Sheis Abolma&aposali", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2018, "MAG papers": [{"PaperId": 2793417036, "PaperTitle": "an efficient false path aware heuristic critical path selection method with high coverage of the process variation space", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tehran": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Express Read in MLC Phase Change Memories.", "DBLP authors": ["Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2018, "MAG papers": [{"PaperId": 2790712845, "PaperTitle": "express read in mlc phase change memories", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Direction-Constrained Rectangle Escape Routing.", "DBLP authors": ["Jin-Tai Yan"], "year": 2018, "MAG papers": [{"PaperId": 2794175138, "PaperTitle": "direction constrained rectangle escape routing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chung hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Multicast Testing of Interposer-Based 2.5D ICs: Test-Architecture Design and Test Scheduling.", "DBLP authors": ["Shengcheng Wang", "Ran Wang", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2793115540, "PaperTitle": "multicast testing of interposer based 2 5d ics test architecture design and test scheduling", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"karlsruhe institute of technology": 2.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "An Efficient Non-Gaussian Sampling Method for High Sigma SRAM Yield Analysis.", "DBLP authors": ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou", "Hai Zhou", "Xuan Zeng"], "year": 2018, "MAG papers": [{"PaperId": 2792683422, "PaperTitle": "an efficient non gaussian sampling method for high sigma sram yield analysis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at dallas": 1.0, "university of north carolina at charlotte": 1.0, "fudan university": 3.0, "northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "Flexible Droplet Routing in Active Matrix-Based Digital Microfluidic Biochips.", "DBLP authors": ["Guan-Ruei Lu", "Chun-Hao Kuo", "Kuen-Cheng Chiang", "Ansuman Banerjee", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Hung-Ming Chen"], "year": 2018, "MAG papers": [{"PaperId": 2793343517, "PaperTitle": "flexible droplet routing in active matrix based digital microfluidic biochips", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national tsing hua university": 1.0, "national chiao tung university": 4.0, "indian statistical institute": 2.0}}], "source": "ES"}, {"DBLP title": "Avoiding Data Inconsistency in Energy Harvesting Powered Embedded Systems.", "DBLP authors": ["Mimi Xie", "Chen Pan", "Mengying Zhao", "Yongpan Liu", "Chun Jason Xue", "Jingtong Hu"], "year": 2018, "MAG papers": [{"PaperId": 2792363899, "PaperTitle": "avoiding data inconsistency in energy harvesting powered embedded systems", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"shandong university": 1.0, "university of pittsburgh": 3.0, "tsinghua university": 1.0, "city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "On the Reliability and Tightness of GP and Exponential Models for Probabilistic WCET Estimation.", "DBLP authors": ["Luis Fernando Arcaro", "Karila Palma Silva", "R\u00f4mulo Silva de Oliveira"], "year": 2018, "MAG papers": [{"PaperId": 2793331441, "PaperTitle": "on the reliability and tightness of gp and exponential models for probabilistic wcet estimation", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"universidade federal de santa catarina": 3.0}}], "source": "ES"}, {"DBLP title": "Graph-Grammar-Based IP-Integration (GRIP) - An EDA Tool for Software-Defined SoCs.", "DBLP authors": ["Munish Jassi", "Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2798176432, "PaperTitle": "graph grammar based ip integration grip an eda tool for software defined socs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine.", "DBLP authors": ["Wuxi Li", "Yibo Lin", "Meng Li", "Shounak Dhar", "David Z. Pan"], "year": 2018, "MAG papers": [{"PaperId": 2801898382, "PaperTitle": "utplacef 2 0 a high performance clock aware fpga placement engine", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 5.0}}], "source": "ES"}, {"DBLP title": "Eh?Legalizer: A High Performance Standard-Cell Legalizer Observing Technology Constraints.", "DBLP authors": ["Nima Karimpour Darav", "Ismail S. Bustany", "Andrew A. Kennings", "David T. Westwick", "Laleh Behjat"], "year": 2018, "MAG papers": [{"PaperId": 2800418272, "PaperTitle": "eh legalizer a high performance standard cell legalizer observing technology constraints", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of waterloo": 1.0, "university of calgary": 3.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Global Placement for Improving Timing-Yield of Carbon-Nanotube Field Effect Transistor Circuit.", "DBLP authors": ["Chen Wang", "Yanan Sun", "Shiyan Hu", "Li Jiang", "Weikang Qian"], "year": 2018, "MAG papers": [{"PaperId": 2808637031, "PaperTitle": "variation aware global placement for improving timing yield of carbon nanotube field effect transistor circuit", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"michigan technological university": 1.0, "shanghai jiao tong university": 4.0}}], "source": "ES"}, {"DBLP title": "A Maze Routing-Based Methodology With Bounded Exploration and Path-Assessed Retracing for Constrained Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction.", "DBLP authors": ["Kuen-Wey Lin", "Yeh-Sheng Lin", "Yih-Lang Li", "Rung-Bin Lin"], "year": 2018, "MAG papers": [{"PaperId": 2802244581, "PaperTitle": "a maze routing based methodology with bounded exploration and path assessed retracing for constrained multilayer obstacle avoiding rectilinear steiner tree construction", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 3.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Ordered Escape Routing with Consideration of Differential Pair and Blockage.", "DBLP authors": ["Fengxian Jiao", "Sheqin Dong"], "year": 2018, "MAG papers": [{"PaperId": 2997962048, "PaperTitle": "ordered escape routing with consideration of differential pair and blockage", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Routable and Matched Layout Styles for Analog Module Generation.", "DBLP authors": ["Bo Liu", "Gong Chen", "Bo Yang", "Shigetoshi Nakatake"], "year": 2018, "MAG papers": [{"PaperId": 2811209689, "PaperTitle": "routable and matched layout styles for analog module generation", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"synopsys": 1.0, "chengdu university of information technology": 1.0, "henan university of science and technology": 1.0, "university of kitakyushu": 1.0}}], "source": "ES"}, {"DBLP title": "iTimerM: A Compact and Accurate Timing Macro Model for Efficient Hierarchical Timing Analysis.", "DBLP authors": ["Pei-Yu Lee", "Iris Hui-Ru Jiang"], "year": 2018, "MAG papers": [{"PaperId": 2808273492, "PaperTitle": "itimerm a compact and accurate timing macro model for efficient hierarchical timing analysis", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal Allocation of LDOs and Decoupling Capacitors within a Distributed On-Chip Power Grid.", "DBLP authors": ["Sayed Abdullah Sadat", "Mustafa S. Canbolat", "Sel\u00e7uk K\u00f6se"], "year": 2018, "MAG papers": [{"PaperId": 2799981517, "PaperTitle": "optimal allocation of ldos and decoupling capacitors within a distributed on chip power grid", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"state university of new york at brockport": 1.0, "university of utah": 1.0, "university of south florida": 1.0}}], "source": "ES"}, {"DBLP title": "Reverse Engineering Digital ICs through Geometric Embedding of Circuit Graphs.", "DBLP authors": ["Bur\u00e7in \u00c7akir", "Sharad Malik"], "year": 2018, "MAG papers": [{"PaperId": 2884646805, "PaperTitle": "reverse engineering digital ics through geometric embedding of circuit graphs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "An Integration Flow for Mixed-Critical Embedded Systems on a Flexible Time-Triggered Platform.", "DBLP authors": ["Philipp Ittershagen", "Kim Gr\u00fcttner", "Wolfgang Nebel"], "year": 2018, "MAG papers": [{"PaperId": 2802658972, "PaperTitle": "an integration flow for mixed critical embedded systems on a flexible time triggered platform", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of oldenburg": 1.0, "offis": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancements to SAT Attack: Speedup and Breaking Cyclic Logic Encryption.", "DBLP authors": ["Yung-Chih Chen"], "year": 2018, "MAG papers": [{"PaperId": 2802290189, "PaperTitle": "enhancements to sat attack speedup and breaking cyclic logic encryption", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Partially Invariant Patterns for LFSR-Based Generation of Close-to-Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "MAG papers": [{"PaperId": 2806212214, "PaperTitle": "partially invariant patterns for lfsr based generation of close to functional broadside tests", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal-Sensor-Based Occupancy Detection for Smart Buildings Using Machine-Learning Methods.", "DBLP authors": ["Hengyang Zhao", "Qi Hua", "Hai-Bao Chen", "Yaoyao Ye", "Hai Wang", "Sheldon X.-D. Tan", "Esteban Tlelo-Cuautle"], "year": 2018, "MAG papers": [{"PaperId": 2810361442, "PaperTitle": "thermal sensor based occupancy detection for smart buildings using machine learning methods", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"shanghai jiao tong university": 3.0, "university of california riverside": 2.0, "university of electronic science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "Demand-Driven Single- and Multitarget Mixture Preparation Using Digital Microfluidic Biochips.", "DBLP authors": ["Shalu", "Srijan Kumar", "Ananya Singla", "Sudip Roy", "Krishnendu Chakrabarty", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya"], "year": 2018, "MAG papers": [{"PaperId": 2811364359, "PaperTitle": "demand driven single and multitarget mixture preparation using digital microfluidic biochips", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology roorkee": 3.0, "indian statistical institute": 1.0, "duke university": 1.0, "indian institute of technology kharagpur": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Distributed Machine Learning on Smart-Gateway Network toward Real-Time Smart-Grid Energy Management with Behavior Cognition.", "DBLP authors": ["Hantao Huang", "Hang Xu", "Yuehua Cai", "Suleman Khalid Rai", "Hao Yu"], "year": 2018, "MAG papers": [{"PaperId": 2897117324, "PaperTitle": "distributed machine learning on smart gateway network toward real time smart grid energy management with behavior cognition", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive Side-Channel Information Leakage Analysis of an In-Order RISC CPU Microarchitecture.", "DBLP authors": ["Davide Zoni", "Alessandro Barenghi", "Gerardo Pelosi", "William Fornaciari"], "year": 2018, "MAG papers": [{"PaperId": 2888014022, "PaperTitle": "a comprehensive side channel information leakage analysis of an in order risc cpu microarchitecture", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "Non-Intrusive In-Situ Requirements Monitoring of Embedded System.", "DBLP authors": ["Minjun Seo", "Roman Lysecky"], "year": 2018, "MAG papers": [{"PaperId": 2888285544, "PaperTitle": "non intrusive in situ requirements monitoring of embedded system", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamically Determined Preferred Values and a Design-for-Testability Approach for Multiplexer Select Inputs under Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "MAG papers": [{"PaperId": 2888406770, "PaperTitle": "dynamically determined preferred values and a design for testability approach for multiplexer select inputs under functional test sequences", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip.", "DBLP authors": ["Dongjin Lee", "Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2018, "MAG papers": [{"PaperId": 2888269620, "PaperTitle": "performance and thermal tradeoffs for energy efficient monolithic 3d network on chip", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"washington state university": 4.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Folded Circuit Synthesis: Min-Area Logic Synthesis Using Dual-Edge-Triggered Flip-Flops.", "DBLP authors": ["Inhak Han", "Youngsoo Shin"], "year": 2018, "MAG papers": [{"PaperId": 2888391482, "PaperTitle": "folded circuit synthesis min area logic synthesis using dual edge triggered flip flops", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Guiding Formal Verification Orchestration Using Machine Learning Methods.", "DBLP authors": ["Eman M. Elmandouh", "Amr G. Wassal"], "year": 2018, "MAG papers": [{"PaperId": 2997434955, "PaperTitle": "guiding formal verification orchestration using machine learning methods", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cairo university": 1.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "An Algorithmic Approach to Formally Verify an ECC Library.", "DBLP authors": ["Keerthi K.", "Chester Rebeiro", "Aritra Hazra"], "year": 2018, "MAG papers": [{"PaperId": 2888872530, "PaperTitle": "an algorithmic approach to formally verify an ecc library", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology madras": 2.0, "indian institute of technology kharagpur": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancing Flash Memory Reliability by Jointly Considering Write-back Pattern and Block Endurance.", "DBLP authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Ming-Chang Yang", "Yu-Ming Chang", "Pi-Cheng Hsiu"], "year": 2018, "MAG papers": [{"PaperId": 2888139573, "PaperTitle": "enhancing flash memory reliability by jointly considering write back pattern and block endurance", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"academia sinica": 4.0, "the chinese university of hong kong": 1.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Toward Effective Reliability Requirement Assurance for Automotive Functional Safety.", "DBLP authors": ["Guoqi Xie", "Zhetao Li", "Na Yuan", "Renfa Li", "Keqin Li"], "year": 2018, "MAG papers": [{"PaperId": 2888324552, "PaperTitle": "toward effective reliability requirement assurance for automotive functional safety", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"hunan university": 3.0, "xiangtan university": 1.0, "state university of new york system": 1.0}}], "source": "ES"}, {"DBLP title": "GPlace3.0: Routability-Driven Analytic Placer for UltraScale FPGA Architectures.", "DBLP authors": ["Ziad Abuowaimer", "Dani Maarouf", "Timothy Martin", "J\u00e9r\u00e9my Foxcroft", "Gary Gr\u00e9wal", "Shawki Areibi", "Anthony Vannelli"], "year": 2018, "MAG papers": [{"PaperId": 2897505503, "PaperTitle": "gplace3 0 routability driven analytic placer for ultrascale fpga architectures", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of guelph": 7.0}}], "source": "ES"}, {"DBLP title": "Trading Off Power Consumption and Prediction Performance in Wearable Motion Sensors: An Optimal and Real-Time Approach.", "DBLP authors": ["Ramin Fallahzadeh", "Hassan Ghasemzadeh"], "year": 2018, "MAG papers": [{"PaperId": 2896900236, "PaperTitle": "trading off power consumption and prediction performance in wearable motion sensors an optimal and real time approach", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "An Approximation Algorithm for Threshold Voltage Optimization.", "DBLP authors": ["Siad Daboul", "Stephan Held", "Jens Vygen", "Sonja Wittke"], "year": 2018, "MAG papers": [{"PaperId": 2899604132, "PaperTitle": "an approximation algorithm for threshold voltage optimization", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bonn": 4.0}}], "source": "ES"}, {"DBLP title": "CASCA: A Design Automation Approach for Designing Hardware Countermeasures Against Side-Channel Attacks.", "DBLP authors": ["Lorenzo Delledonne", "Vittorio Zaccaria", "Ruggero Susella", "Guido Bertoni", "Filippo Melzani"], "year": 2018, "MAG papers": [{"PaperId": 2899874511, "PaperTitle": "casca a design automation approach for designing hardware countermeasures against side channel attacks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stmicroelectronics": 2.0, "polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "Detection Mechanisms for Unauthorized Wireless Transmissions.", "DBLP authors": ["Doohwang Chang", "Ganapati Bhat", "\u00dcmit Y. Ogras", "Bertan Bakkaloglu", "Sule Ozev"], "year": 2018, "MAG papers": [{"PaperId": 2900352848, "PaperTitle": "detection mechanisms for unauthorized wireless transmissions", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"arizona state university": 4.0}}], "source": "ES"}, {"DBLP title": "PV-Aware Analog Sizing for Robust Analog Layout Retargeting with Optical Proximity Correction.", "DBLP authors": ["Xuan Dong", "Lihong Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2899985657, "PaperTitle": "pv aware analog sizing for robust analog layout retargeting with optical proximity correction", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"memorial university of newfoundland": 2.0}}], "source": "ES"}, {"DBLP title": "Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug.", "DBLP authors": ["Fatemeh Eslami", "Steven J. E. Wilton"], "year": 2018, "MAG papers": [{"PaperId": 2905522727, "PaperTitle": "rapid triggering capability using an adaptive overlay during fpga debug", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-Tolerant Unicast-Based Multicast for Reliable Network-on-Chip Testing.", "DBLP authors": ["Dong Xiang", "Krishnendu Chakrabarty", "Hideo Fujiwara"], "year": 2018, "MAG papers": [{"PaperId": 2905163486, "PaperTitle": "fault tolerant unicast based multicast for reliable network on chip testing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 1.0, "osaka gakuin university": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "UCR: An Unclonable Environmentally Sensitive Chipless RFID Tag For Protecting Supply Chain.", "DBLP authors": ["Kun Yang", "Ulbert Botero", "Hao-Ting Shen", "Damon L. Woodard", "Domenic Forte", "Mark Mohammad Tehranipoor"], "year": 2018, "MAG papers": [{"PaperId": 2903029143, "PaperTitle": "ucr an unclonable environmentally sensitive chipless rfid tag for protecting supply chain", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of florida": 6.0}}], "source": "ES"}, {"DBLP title": "SHAIP: Secure Hamming Distance for Authentication of Intrinsic PUFs.", "DBLP authors": ["Siam Umar Hussain", "M. Sadegh Riazi", "Farinaz Koushanfar"], "year": 2018, "MAG papers": [{"PaperId": 2904804748, "PaperTitle": "shaip secure hamming distance for authentication of intrinsic pufs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Programmable Gates Using Hybrid CMOS-STT Design to Prevent IC Reverse Engineering.", "DBLP authors": ["Ted Winograd", "Gaurav Shenoy", "Hassan Salmani", "Hamid Mahmoodi", "Setareh Rafatirad", "Houman Homayoun"], "year": 2018, "MAG papers": [{"PaperId": 2905969040, "PaperTitle": "programmable gates using hybrid cmos stt design to prevent ic reverse engineering", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"san francisco state university": 1.0, "george mason university": 4.0, "howard university": 1.0}}], "source": "ES"}, {"DBLP title": "Learning From Sleeping Experts: Rewarding Informative, Available, and Accurate Experts.", "DBLP authors": ["Anh Truong", "S. Rasoul Etesami", "Negar Kiyavash"], "year": 2018, "MAG papers": [{"PaperId": 2899762402, "PaperTitle": "learning from sleeping experts rewarding informative available and accurate experts", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal Allocation of Computation and Communication in an IoT Network.", "DBLP authors": ["Abhimanyu Chopra", "Hakan Aydin", "Setareh Rafatirad", "Houman Homayoun"], "year": 2018, "MAG papers": [{"PaperId": 2906242844, "PaperTitle": "optimal allocation of computation and communication in an iot network", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"george mason university": 4.0}}], "source": "ES"}, {"DBLP title": "P3: Privacy Preserving Positioning for Smart Automotive Systems.", "DBLP authors": ["Siam Umar Hussain", "Farinaz Koushanfar"], "year": 2018, "MAG papers": [{"PaperId": 2794128473, "PaperTitle": "p3 privacy preserving positioning for smart automotive systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Instinctive Assistive Indoor Navigation using Distributed Intelligence.", "DBLP authors": ["Md Muztoba", "Rohit Voleti", "Fatih Karabacak", "Jaehyun Park", "\u00dcmit Y. Ogras"], "year": 2018, "MAG papers": [{"PaperId": 2903525615, "PaperTitle": "instinctive assistive indoor navigation using distributed intelligence", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"arizona state university": 4.0, "university of ulsan": 1.0}}], "source": "ES"}, {"DBLP title": "Remote Detection of Unauthorized Activity via Spectral Analysis.", "DBLP authors": ["Fatih Karabacak", "\u00dcmit Y. Ogras", "Sule Ozev"], "year": 2018, "MAG papers": [{"PaperId": 2902622436, "PaperTitle": "remote detection of unauthorized activity via spectral analysis", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}]