<def f='llvm/llvm/include/llvm/TableGen/Record.h' l='1804' ll='1845' type='bool llvm::LessRecordRegister::operator()(const llvm::Record * Rec1, const llvm::Record * Rec2) const'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='454' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='461' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb'/>
