#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr  9 22:18:55 2023
# Process ID: 18508
# Current directory: C:/Users/mpres/Desktop/2nd_exercise/exc4/exc4.runs/synth_1
# Command line: vivado.exe -log bcd_1dec_bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bcd_1dec_bit.tcl
# Log file: C:/Users/mpres/Desktop/2nd_exercise/exc4/exc4.runs/synth_1/bcd_1dec_bit.vds
# Journal file: C:/Users/mpres/Desktop/2nd_exercise/exc4/exc4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source bcd_1dec_bit.tcl -notrace
Command: synth_design -top bcd_1dec_bit -part xc7z007sclg225-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10388 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 355.195 ; gain = 98.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bcd_1dec_bit' [C:/Users/mpres/Desktop/2nd_exercise/exc4/exc4.srcs/sources_1/new/bcd_1dec_bit.vhd:14]
INFO: [Synth 8-3491] module 'fa_4bit' declared at 'C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa_4bit.vhd:4' bound to instance 'fa4bit' of component 'fa_4bit' [C:/Users/mpres/Desktop/2nd_exercise/exc4/exc4.srcs/sources_1/new/bcd_1dec_bit.vhd:28]
INFO: [Synth 8-638] synthesizing module 'fa_4bit' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa_4bit.vhd:14]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa.vhd:4' bound to instance 'fa1' of component 'fa' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa_4bit.vhd:26]
INFO: [Synth 8-638] synthesizing module 'fa' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa.vhd:14]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/ha.vhd:4' bound to instance 'ha1' of component 'ha' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa.vhd:26]
INFO: [Synth 8-638] synthesizing module 'ha' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/ha.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ha' (1#1) [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/ha.vhd:13]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/ha.vhd:4' bound to instance 'ha2' of component 'ha' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'fa' (2#1) [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa.vhd:14]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa.vhd:4' bound to instance 'fa2' of component 'fa' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa_4bit.vhd:33]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa.vhd:4' bound to instance 'fa3' of component 'fa' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa_4bit.vhd:40]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa.vhd:4' bound to instance 'fa4' of component 'fa' [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa_4bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'fa_4bit' (3#1) [C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa_4bit.vhd:14]
INFO: [Synth 8-3491] module 'fa_4bit' declared at 'C:/Users/mpres/Desktop/2nd_exercise/exc3/exc3.srcs/sources_1/new/fa_4bit.vhd:4' bound to instance 'fa4bitcompare' of component 'fa_4bit' [C:/Users/mpres/Desktop/2nd_exercise/exc4/exc4.srcs/sources_1/new/bcd_1dec_bit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'bcd_1dec_bit' (4#1) [C:/Users/mpres/Desktop/2nd_exercise/exc4/exc4.srcs/sources_1/new/bcd_1dec_bit.vhd:14]
WARNING: [Synth 8-3917] design bcd_1dec_bit has port cout[3] driven by constant 0
WARNING: [Synth 8-3917] design bcd_1dec_bit has port cout[2] driven by constant 0
WARNING: [Synth 8-3917] design bcd_1dec_bit has port cout[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 410.051 ; gain = 153.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 410.051 ; gain = 153.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 410.051 ; gain = 153.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 410.051 ; gain = 153.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bcd_1dec_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ha 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design bcd_1dec_bit has port cout[3] driven by constant 0
WARNING: [Synth 8-3917] design bcd_1dec_bit has port cout[2] driven by constant 0
WARNING: [Synth 8-3917] design bcd_1dec_bit has port cout[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT5 |     2|
|3     |LUT6 |     4|
|4     |IBUF |     9|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 548.703 ; gain = 291.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 654.438 ; gain = 410.426
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpres/Desktop/2nd_exercise/exc4/exc4.runs/synth_1/bcd_1dec_bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bcd_1dec_bit_utilization_synth.rpt -pb bcd_1dec_bit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 654.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr  9 22:19:20 2023...
