// Seed: 4155271847
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    output id_3
);
  type_0 id_4 (
      .id_0(id_5),
      .id_1(1),
      .id_2(1'd0 == 1'd0 + 1),
      .id_3(id_0),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_3 + 1),
      .id_7(id_1),
      .id_8(id_3),
      .id_9(1)
  );
  logic id_6;
  logic id_7;
endmodule
