// Seed: 175983815
module module_0 (
    output id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  logic id_4 = id_3 & 1;
  assign id_3 = 1'b0;
endmodule
module module_1;
  assign id_1 = id_2;
endmodule
