<stg><name>dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6></name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %ReuseLoop ], [ true, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:1  %data_0_V_read2_rewind = phi i5 [ undef, %0 ], [ %data_0_V_read2_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_0_V_read2_rewind"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:2  %data_1_V_read3_rewind = phi i5 [ undef, %0 ], [ %data_1_V_read3_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_1_V_read3_rewind"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:3  %data_2_V_read4_rewind = phi i5 [ undef, %0 ], [ %data_2_V_read4_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_2_V_read4_rewind"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:4  %data_3_V_read5_rewind = phi i5 [ undef, %0 ], [ %data_3_V_read5_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_3_V_read5_rewind"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:5  %data_4_V_read6_rewind = phi i5 [ undef, %0 ], [ %data_4_V_read6_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_4_V_read6_rewind"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:6  %data_5_V_read7_rewind = phi i5 [ undef, %0 ], [ %data_5_V_read7_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_5_V_read7_rewind"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:7  %data_6_V_read8_rewind = phi i5 [ undef, %0 ], [ %data_6_V_read8_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_6_V_read8_rewind"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:8  %data_7_V_read9_rewind = phi i5 [ undef, %0 ], [ %data_7_V_read9_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_7_V_read9_rewind"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:9  %data_8_V_read10_rewind = phi i5 [ undef, %0 ], [ %data_8_V_read10_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_8_V_read10_rewind"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:10  %data_9_V_read11_rewind = phi i5 [ undef, %0 ], [ %data_9_V_read11_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_9_V_read11_rewind"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:11  %data_10_V_read12_rewind = phi i5 [ undef, %0 ], [ %data_10_V_read12_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_10_V_read12_rewind"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:12  %data_11_V_read13_rewind = phi i5 [ undef, %0 ], [ %data_11_V_read13_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_11_V_read13_rewind"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:13  %data_12_V_read14_rewind = phi i5 [ undef, %0 ], [ %data_12_V_read14_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_12_V_read14_rewind"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:14  %data_13_V_read15_rewind = phi i5 [ undef, %0 ], [ %data_13_V_read15_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_13_V_read15_rewind"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:15  %data_14_V_read16_rewind = phi i5 [ undef, %0 ], [ %data_14_V_read16_phi, %ReuseLoop ], [ undef, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="data_14_V_read16_rewind"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
rewind_header:16  %w_index1 = phi i2 [ 0, %0 ], [ %w_index, %ReuseLoop ], [ 0, %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit" ]

]]></Node>
<StgValue><ssdm name="w_index1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:17  br i1 %do_init, label %rewind_init, label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_init:0  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)

]]></Node>
<StgValue><ssdm name="specclockdomain_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:1  %data_14_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:2  %data_13_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:3  %data_12_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:4  %data_11_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:5  %data_10_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:6  %data_9_V_read11 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read11"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:7  %data_8_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:8  %data_7_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:9  %data_6_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:10  %data_5_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:11  %data_4_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:12  %data_3_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:13  %data_2_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:14  %data_1_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:15  %data_0_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:16  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %data_0_V_read2_phi = phi i5 [ %data_0_V_read_2, %rewind_init ], [ %data_0_V_read2_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_0_V_read2_phi"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %data_1_V_read3_phi = phi i5 [ %data_1_V_read_2, %rewind_init ], [ %data_1_V_read3_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_1_V_read3_phi"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %data_2_V_read4_phi = phi i5 [ %data_2_V_read_2, %rewind_init ], [ %data_2_V_read4_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_2_V_read4_phi"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %data_3_V_read5_phi = phi i5 [ %data_3_V_read_2, %rewind_init ], [ %data_3_V_read5_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_3_V_read5_phi"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %data_4_V_read6_phi = phi i5 [ %data_4_V_read_2, %rewind_init ], [ %data_4_V_read6_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_4_V_read6_phi"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %data_5_V_read7_phi = phi i5 [ %data_5_V_read_2, %rewind_init ], [ %data_5_V_read7_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_5_V_read7_phi"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %data_6_V_read8_phi = phi i5 [ %data_6_V_read_2, %rewind_init ], [ %data_6_V_read8_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_6_V_read8_phi"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %data_7_V_read9_phi = phi i5 [ %data_7_V_read_2, %rewind_init ], [ %data_7_V_read9_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_7_V_read9_phi"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %data_8_V_read10_phi = phi i5 [ %data_8_V_read_2, %rewind_init ], [ %data_8_V_read10_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_8_V_read10_phi"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:9  %data_9_V_read11_phi = phi i5 [ %data_9_V_read11, %rewind_init ], [ %data_9_V_read11_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_9_V_read11_phi"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:10  %data_10_V_read12_phi = phi i5 [ %data_10_V_read_2, %rewind_init ], [ %data_10_V_read12_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_10_V_read12_phi"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:11  %data_11_V_read13_phi = phi i5 [ %data_11_V_read_2, %rewind_init ], [ %data_11_V_read13_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_11_V_read13_phi"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:12  %data_12_V_read14_phi = phi i5 [ %data_12_V_read_2, %rewind_init ], [ %data_12_V_read14_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_12_V_read14_phi"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:13  %data_13_V_read15_phi = phi i5 [ %data_13_V_read_2, %rewind_init ], [ %data_13_V_read15_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_13_V_read15_phi"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:14  %data_14_V_read16_phi = phi i5 [ %data_14_V_read_2, %rewind_init ], [ %data_14_V_read16_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_14_V_read16_phi"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:15  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:16  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="2">
<![CDATA[
ReuseLoop:18  %phi_ln = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_0_V_read2_phi, i5 %data_1_V_read3_phi, i5 %data_2_V_read4_phi, i5 %data_2_V_read4_phi, i2 %w_index1)

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="2">
<![CDATA[
ReuseLoop:19  %phi_ln77_1 = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_3_V_read5_phi, i5 %data_4_V_read6_phi, i5 %data_5_V_read7_phi, i5 %data_5_V_read7_phi, i2 %w_index1)

]]></Node>
<StgValue><ssdm name="phi_ln77_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="2">
<![CDATA[
ReuseLoop:20  %phi_ln77_2 = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_6_V_read8_phi, i5 %data_7_V_read9_phi, i5 %data_8_V_read10_phi, i5 %data_8_V_read10_phi, i2 %w_index1)

]]></Node>
<StgValue><ssdm name="phi_ln77_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="2">
<![CDATA[
ReuseLoop:21  %phi_ln77_3 = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_9_V_read11_phi, i5 %data_10_V_read12_phi, i5 %data_11_V_read13_phi, i5 %data_11_V_read13_phi, i2 %w_index1)

]]></Node>
<StgValue><ssdm name="phi_ln77_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="2">
<![CDATA[
ReuseLoop:22  %phi_ln77_4 = call i5 @_ssdm_op_Mux.ap_auto.4i5.i2(i5 %data_12_V_read14_phi, i5 %data_13_V_read15_phi, i5 %data_14_V_read16_phi, i5 %data_14_V_read16_phi, i2 %w_index1)

]]></Node>
<StgValue><ssdm name="phi_ln77_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:23  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str15, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ReuseLoop:24  %w_index = add i2 %w_index1, 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ReuseLoop:25  %icmp_ln64 = icmp eq i2 %w_index1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:26  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:27  br i1 %icmp_ln64, label %"dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name="return_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_leq_nin<ap_ufixed<5, 2, 0, 0, 0>, ap_fixed<16, 5, 5, 3, 0>, config6>.exit:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
