// Seed: 2137829359
macromodule module_0 (
    output wand  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    output wire  id_4,
    input  tri1  id_5
    , id_7
);
  parameter id_8 = 1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_5 = 32'd60
) (
    input tri0 _id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri1 id_4
    , id_7,
    input wor _id_5
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3
  );
  wire id_8;
  always @(posedge -1);
  tri0 id_9;
  wire [id_0 : id_5] id_10;
  assign id_1  = -1;
  assign id_10 = 1'd0;
  assign id_7  = id_0;
  assign id_9  = 1;
  assign id_9  = id_3;
endmodule
