
*** Running vivado
    with args -log xm_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xm_cpu.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xm_cpu.tcl -notrace
Command: synth_design -top xm_cpu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15784 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 364.000 ; gain = 99.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xm_cpu' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_cpu.sv:5]
	Parameter WORD bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xm_control_plane' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_control_plane.sv:5]
	Parameter WORD bound to: 16 - type: integer 
	Parameter LR bound to: 5 - type: integer 
	Parameter PC bound to: 7 - type: integer 
	Parameter FLAGS_L bound to: 0 - type: integer 
	Parameter FLAGS_H bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xm_inst_decoder' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_inst_decoder.sv:7]
	Parameter WORD bound to: 16 - type: integer 
	Parameter LR bound to: 5 - type: integer 
	Parameter PC bound to: 7 - type: integer 
	Parameter BYTE bound to: 6 - type: integer 
	Parameter DST_H bound to: 2 - type: integer 
	Parameter DST_L bound to: 0 - type: integer 
	Parameter SRC_H bound to: 5 - type: integer 
	Parameter SRC_L bound to: 3 - type: integer 
	Parameter IMM_H bound to: 10 - type: integer 
	Parameter IMM_L bound to: 3 - type: integer 
	Parameter COND_OFFS_H bound to: 9 - type: integer 
	Parameter BL_OFFS_H bound to: 12 - type: integer 
	Parameter COND_SXT bound to: 5 - type: integer 
	Parameter BL_SXT bound to: 2 - type: integer 
	Parameter COND_H bound to: 12 - type: integer 
	Parameter COND_L bound to: 10 - type: integer 
	Parameter ALU_I_H bound to: 11 - type: integer 
	Parameter ALU_I_L bound to: 7 - type: integer 
	Parameter ADD_I bound to: 5'b0000z 
	Parameter ADDC_I bound to: 5'b0001z 
	Parameter SUB_I bound to: 5'b0010z 
	Parameter SUBC_I bound to: 5'b0011z 
	Parameter DADD_I bound to: 5'b0100z 
	Parameter CMP_I bound to: 5'b0101z 
	Parameter XOR_I bound to: 5'b0110z 
	Parameter AND_I bound to: 5'b0111z 
	Parameter BIT_I bound to: 5'b1000z 
	Parameter BIC_I bound to: 5'b1001z 
	Parameter BIS_I bound to: 5'b1010z 
	Parameter MOV_I bound to: 5'b1011z 
	Parameter SWAP_I bound to: 5'b1100z 
	Parameter SRA_I bound to: 5'b1101z 
	Parameter RRC_I bound to: 5'b1110z 
	Parameter SWPB_I bound to: 5'b11110 
	Parameter SXT_I bound to: 5'b11111 
	Parameter CONST bound to: 7 - type: integer 
	Parameter MEM_OFFS_H bound to: 13 - type: integer 
	Parameter MEM_OFFS_L bound to: 7 - type: integer 
	Parameter MEM_SXT bound to: 9 - type: integer 
	Parameter ACC_H bound to: 8 - type: integer 
	Parameter ACC_L bound to: 6 - type: integer 
	Parameter PRPO bound to: 9 - type: integer 
	Parameter NO_INC bound to: 3'b00z 
	Parameter INC_2 bound to: 3'b010 
	Parameter INC_1 bound to: 3'b011 
	Parameter DEC_2 bound to: 3'b100 
	Parameter DEC_1 bound to: 3'b101 
	Parameter INVALID bound to: 3'b11z 
INFO: [Synth 8-6155] done synthesizing module 'xm_inst_decoder' (1#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_inst_decoder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xm_controller' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_controller.sv:5]
	Parameter WORD bound to: 16 - type: integer 
	Parameter LR bound to: 5 - type: integer 
	Parameter PC bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xm_controller' (2#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_controller.sv:5]
WARNING: [Synth 8-689] width (5) of port connection 'instOp_i' does not match port width (4) of module 'xm_controller' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_control_plane.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'xm_control_plane' (3#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_control_plane.sv:5]
INFO: [Synth 8-6157] synthesizing module 'xm_datapath' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_datapath.sv:13]
	Parameter WORD bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/register_file.sv:41]
	Parameter WORD bound to: 16 - type: integer 
	Parameter READ_PORTS bound to: 2 - type: integer 
	Parameter REGISTERS bound to: 8 - type: integer 
	Parameter PC bound to: 7 - type: integer 
	Parameter BYTE bound to: 8 - type: integer 
	Parameter BYTES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (4#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/register_file.sv:41]
INFO: [Synth 8-6157] synthesizing module 'PC_offset_select' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/PC_offset_select.sv:12]
	Parameter WORD bound to: 16 - type: integer 
	Parameter DEF_OFFS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PC_offset_select' (5#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/PC_offset_select.sv:12]
INFO: [Synth 8-6157] synthesizing module 'address_decoder' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/address_decoder.sv:13]
	Parameter WORD bound to: 16 - type: integer 
	Parameter EXC_RET bound to: 16'b1111111111111111 
	Parameter PSW_ADDR bound to: 16'b1111111111111100 
INFO: [Synth 8-6155] done synthesizing module 'address_decoder' (6#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/address_decoder.sv:13]
INFO: [Synth 8-6157] synthesizing module 'constant_table' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/constant_table.sv:12]
	Parameter WORD bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_table' (7#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/constant_table.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/alu.sv:21]
	Parameter WORD bound to: 16 - type: integer 
	Parameter BCD_EN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arrithmetic_unit' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/arrithmetic_unit.sv:17]
	Parameter WORD bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arrithmetic_unit' (8#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/arrithmetic_unit.sv:17]
INFO: [Synth 8-6157] synthesizing module 'logic_unit' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/logic_unit.sv:15]
	Parameter WORD bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'logic_unit' (9#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/logic_unit.sv:15]
INFO: [Synth 8-6157] synthesizing module 'shifter_unit' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/shifter_unit.sv:16]
	Parameter WORD bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shifter_unit' (10#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/shifter_unit.sv:16]
INFO: [Synth 8-6157] synthesizing module 'stray_op_unit' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/stray_operations_unit.sv:16]
	Parameter WORD bound to: 16 - type: integer 
	Parameter HALF_WORD bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stray_op_unit' (11#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/stray_operations_unit.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/alu.sv:21]
INFO: [Synth 8-6157] synthesizing module 'status_register' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/status_register.sv:11]
	Parameter WORD bound to: 16 - type: integer 
	Parameter FLAGS bound to: 4 - type: integer 
	Parameter PLVLS bound to: 8 - type: integer 
	Parameter BYTE bound to: 8 - type: integer 
	Parameter BYTES bound to: 2 - type: integer 
	Parameter PRIVWIDTH bound to: 3 - type: integer 
	Parameter RESWIDTH bound to: 7 - type: integer 
	Parameter FLAGS_L bound to: 0 - type: integer 
	Parameter FLAGS_H bound to: 3 - type: integer 
	Parameter SLP bound to: 4 - type: integer 
	Parameter IE bound to: 5 - type: integer 
	Parameter CURRP_H bound to: 15 - type: integer 
	Parameter CURRP_L bound to: 13 - type: integer 
	Parameter PREVP_H bound to: 12 - type: integer 
	Parameter PREVP_L bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'status_register' (13#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/status_register.sv:11]
WARNING: [Synth 8-689] width (1) of port connection 'data_i' does not match port width (16) of module 'status_register' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_datapath.sv:118]
WARNING: [Synth 8-350] instance 'StatusRegister' of module 'status_register' requires 17 connections, but only 13 given [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_datapath.sv:107]
WARNING: [Synth 8-3848] Net data_i in module/entity xm_datapath does not have driver. [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_datapath.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'xm_datapath' (14#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_datapath.sv:13]
INFO: [Synth 8-6157] synthesizing module 'memory_controller_unit' [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/memory_controller_unit.sv:42]
	Parameter WORD bound to: 16 - type: integer 
	Parameter HALF_WORD bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_controller_unit' (15#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/memory_controller_unit.sv:42]
WARNING: [Synth 8-3848] Net statWr in module/entity xm_cpu does not have driver. [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_cpu.sv:38]
WARNING: [Synth 8-3848] Net statWrMode in module/entity xm_cpu does not have driver. [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_cpu.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'xm_cpu' (16#1) [C:/Users/Manuel/Desktop/xmakina_multi_cycle/src/xm_cpu.sv:5]
WARNING: [Synth 8-3331] design status_register has unconnected port data_i[9]
WARNING: [Synth 8-3331] design status_register has unconnected port data_i[8]
WARNING: [Synth 8-3331] design status_register has unconnected port data_i[7]
WARNING: [Synth 8-3331] design status_register has unconnected port data_i[6]
WARNING: [Synth 8-3331] design ALU has unconnected port bcd
WARNING: [Synth 8-3331] design register_file has unconnected port arst_i
WARNING: [Synth 8-3331] design xm_datapath has unconnected port adrSel_i[1]
WARNING: [Synth 8-3331] design xm_datapath has unconnected port adrSel_i[0]
WARNING: [Synth 8-3331] design xm_controller has unconnected port arst_i
WARNING: [Synth 8-3331] design xm_controller has unconnected port bcdEn_i
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[15]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[14]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[13]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[12]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[11]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[10]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[9]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[8]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[7]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[6]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[5]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[4]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[3]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[2]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[1]
WARNING: [Synth 8-3331] design xm_controller has unconnected port accOffset_i[0]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[15]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[14]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[13]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[12]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[11]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[10]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[9]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[8]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[7]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[6]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[5]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[4]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[3]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[2]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[1]
WARNING: [Synth 8-3331] design xm_controller has unconnected port relOffset_i[0]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[15]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[14]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[13]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[12]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[11]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[10]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[9]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[8]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[7]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[6]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[5]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.453 ; gain = 154.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.453 ; gain = 154.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.453 ; gain = 154.766
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "instOp_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "memEn_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flagsWr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memRW_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcSel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regWrSel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "R_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ConstantTable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'memory_controller_unit'
INFO: [Synth 8-5544] ROM "we_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   WRITE |                              010 |                               10
                    READ |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'memory_controller_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.453 ; gain = 154.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               16 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	  11 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
	  16 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  11 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	  11 Input      2 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xm_inst_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module xm_controller 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	  11 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 9     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 24    
Module PC_offset_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module constant_table 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
Module arrithmetic_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
Module logic_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module shifter_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module stray_op_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module status_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module xm_datapath 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module memory_controller_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "registerFile/R_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile/R_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile/R_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile/R_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile/R_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile/R_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile/R_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile/R_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design xm_datapath has unconnected port adrSel_i[1]
WARNING: [Synth 8-3331] design xm_datapath has unconnected port adrSel_i[0]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port arst_i
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[15]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[14]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[13]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[12]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[11]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[10]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[9]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[8]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[7]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[6]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[5]
WARNING: [Synth 8-3331] design xm_control_plane has unconnected port status_i[4]
WARNING: [Synth 8-3332] Sequential element (datapath/StatusRegister/slp_o_reg) is unused and will be removed from module xm_cpu.
WARNING: [Synth 8-3332] Sequential element (datapath/StatusRegister/ie_o_reg) is unused and will be removed from module xm_cpu.
WARNING: [Synth 8-3332] Sequential element (datapath/StatusRegister/prevPriv_o_reg[2]) is unused and will be removed from module xm_cpu.
WARNING: [Synth 8-3332] Sequential element (datapath/StatusRegister/prevPriv_o_reg[1]) is unused and will be removed from module xm_cpu.
WARNING: [Synth 8-3332] Sequential element (datapath/StatusRegister/prevPriv_o_reg[0]) is unused and will be removed from module xm_cpu.
WARNING: [Synth 8-3332] Sequential element (datapath/StatusRegister/currPriv_o_reg[2]) is unused and will be removed from module xm_cpu.
WARNING: [Synth 8-3332] Sequential element (datapath/StatusRegister/currPriv_o_reg[1]) is unused and will be removed from module xm_cpu.
WARNING: [Synth 8-3332] Sequential element (datapath/StatusRegister/currPriv_o_reg[0]) is unused and will be removed from module xm_cpu.
WARNING: [Synth 8-3332] Sequential element (datapath/mar_reg[0]) is unused and will be removed from module xm_cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    12|
|5     |LUT3   |    40|
|6     |LUT4   |    46|
|7     |LUT5   |    88|
|8     |LUT6   |   157|
|9     |MUXF7  |    12|
|10    |FDCE   |     4|
|11    |FDRE   |   182|
|12    |IBUF   |    19|
|13    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   606|
|2     |  control          |xm_control_plane       |    96|
|3     |    controller     |xm_controller          |    96|
|4     |  datapath         |xm_datapath            |   446|
|5     |    StatusRegister |status_register        |    14|
|6     |    alu            |ALU                    |    15|
|7     |      AU           |arrithmetic_unit       |    15|
|8     |    registerFile   |register_file          |   363|
|9     |  memoryController |memory_controller_unit |     8|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 625.242 ; gain = 360.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 664.797 ; gain = 412.984
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Manuel/Desktop/xmakina_multi_cycle/Vivado Projects/XMakina_MultiCycle/XMakina_MultiCycle.runs/synth_1/xm_cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xm_cpu_utilization_synth.rpt -pb xm_cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 664.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 02:17:25 2020...
