Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Mar 10 16:44:50 2022
| Host         : ferry running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegDecoder_timing_summary_routed.rpt -pb SevenSegDecoder_timing_summary_routed.pb -rpx SevenSegDecoder_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegDecoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_sw[2]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.914ns  (logic 5.328ns (48.824%)  route 5.585ns (51.176%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  io_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.673     5.137    io_sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.152     5.289 r  io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912     7.201    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.914 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.914    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[2]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.889ns  (logic 5.359ns (49.218%)  route 5.530ns (50.782%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  io_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.672     5.136    io_sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.152     5.288 r  io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.857     7.146    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.889 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.889    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[2]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.685ns  (logic 5.325ns (49.839%)  route 5.360ns (50.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  io_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.683     5.147    io_sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.154     5.301 r  io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676     6.977    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    10.685 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.685    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[2]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.671ns  (logic 5.117ns (47.950%)  route 5.555ns (52.050%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  io_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.673     5.137    io_sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.261 r  io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881     7.142    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.671 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.671    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[2]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.595ns  (logic 5.108ns (48.210%)  route 5.487ns (51.790%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  io_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.683     5.147    io_sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     5.271 r  io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804     7.075    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.595 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.595    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[2]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.516ns  (logic 5.123ns (48.715%)  route 5.393ns (51.285%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  io_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.672     5.136    io_sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.260 r  io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.721     6.981    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.516 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.516    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[0]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 5.108ns (50.668%)  route 4.974ns (49.332%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  io_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.315     4.768    io_sw_IBUF[0]
    SLICE_X63Y12         LUT4 (Prop_lut4_I3_O)        0.124     4.892 r  io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.659     6.550    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.082 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.082    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_sw[2]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.152ns  (logic 1.509ns (47.885%)  route 1.642ns (52.115%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  io_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.317     1.548    io_sw_IBUF[2]
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.593 r  io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.326     1.919    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.152 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.152    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[3]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.312ns  (logic 1.492ns (45.037%)  route 1.820ns (54.963%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.398     1.615    io_sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.660 r  io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.082    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.312 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.312    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[3]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.321ns  (logic 1.538ns (46.319%)  route 1.783ns (53.681%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.451     1.668    io_sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.051     1.719 r  io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.050    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.321 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.321    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[3]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.325ns  (logic 1.483ns (44.582%)  route 1.843ns (55.418%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  io_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  io_sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.451     1.668    io_sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.713 r  io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.105    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.325 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.325    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[3]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.335ns  (logic 1.498ns (44.909%)  route 1.837ns (55.091%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.474     1.691    io_sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.736 r  io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.099    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.335 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.335    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[3]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.378ns  (logic 1.538ns (45.549%)  route 1.839ns (54.451%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.398     1.615    io_sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.048     1.663 r  io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.104    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.378 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.378    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[3]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.450ns  (logic 1.563ns (45.310%)  route 1.887ns (54.690%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.474     1.691    io_sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.043     1.734 r  io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.146    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.450 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.450    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





