{
  "design": {
    "design_info": {
      "boundary_crc": "0x7DDB77953D36F5E9",
      "device": "xc7a100tcsg324-1",
      "name": "pll",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": ""
    },
    "ports": {
      "locked": {
        "direction": "O"
      },
      "clk_out1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "90.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_in1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pll_clk_in1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "pll_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_REQUESTED_PHASE": {
            "value": "90"
          },
          "MMCM_CLKOUT0_PHASE": {
            "value": "90.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_out1"
        ]
      },
      "clk_in1_1": {
        "ports": [
          "clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      }
    }
  }
}