Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc7a200t-3-fbg484

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\stall_controller.v" into library work
Parsing module <stall_controller>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\main_controller.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\/..\..\define.v" included at line 1.
Parsing module <main_controller>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\forward_controller.v" into library work
Parsing module <forward_controller>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\CTreg.v" into library work
Parsing module <CTreg>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\ATDecoder.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\/..\..\define.v" included at line 1.
Parsing module <ATDecoder>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\controller.v" into library work
Parsing module <controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <controller>.

Elaborating module <main_controller>.

Elaborating module <ATDecoder>.

Elaborating module <CTreg>.

Elaborating module <forward_controller>.

Elaborating module <stall_controller>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <controller>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\controller.v".
    Summary:
	no macro.
Unit <controller> synthesized.

Synthesizing Unit <main_controller>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\main_controller.v".
    Summary:
	inferred  15 Multiplexer(s).
Unit <main_controller> synthesized.

Synthesizing Unit <ATDecoder>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\ATDecoder.v".
WARNING:Xst:647 - Input <Instr<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  21 Multiplexer(s).
Unit <ATDecoder> synthesized.

Synthesizing Unit <CTreg>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\CTreg.v".
    Found 5-bit register for signal <DEA2>.
    Found 5-bit register for signal <DEA3>.
    Found 2-bit register for signal <DETnew>.
    Found 5-bit register for signal <EMA1>.
    Found 5-bit register for signal <EMA2>.
    Found 5-bit register for signal <EMA3>.
    Found 2-bit register for signal <EMTnew>.
    Found 5-bit register for signal <MWA3>.
    Found 2-bit register for signal <MWTnew>.
    Found 5-bit register for signal <DEA1>.
    Found 2-bit subtractor for signal <Tnew[1]_GND_4_o_sub_3_OUT> created at line 64.
    Found 2-bit subtractor for signal <DETnew[1]_GND_4_o_sub_6_OUT> created at line 68.
    Found 2-bit subtractor for signal <EMTnew[1]_GND_4_o_sub_9_OUT> created at line 72.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
Unit <CTreg> synthesized.

Synthesizing Unit <forward_controller>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\forward_controller.v".
    Found 5-bit comparator equal for signal <IDA1[4]_DEA3[4]_equal_2_o> created at line 48
    Found 5-bit comparator equal for signal <IDA1[4]_EMA3[4]_equal_4_o> created at line 49
    Found 5-bit comparator equal for signal <IDA1[4]_MWA3[4]_equal_6_o> created at line 50
    Found 5-bit comparator equal for signal <IDA2[4]_DEA3[4]_equal_13_o> created at line 53
    Found 5-bit comparator equal for signal <IDA2[4]_EMA3[4]_equal_15_o> created at line 54
    Found 5-bit comparator equal for signal <IDA2[4]_MWA3[4]_equal_17_o> created at line 55
    Found 5-bit comparator equal for signal <DEA1[4]_EMA3[4]_equal_24_o> created at line 58
    Found 5-bit comparator equal for signal <DEA1[4]_MWA3[4]_equal_26_o> created at line 59
    Found 5-bit comparator equal for signal <DEA2[4]_EMA3[4]_equal_32_o> created at line 62
    Found 5-bit comparator equal for signal <DEA2[4]_MWA3[4]_equal_34_o> created at line 63
    Found 5-bit comparator equal for signal <EMA1[4]_MWA3[4]_equal_40_o> created at line 66
    Found 5-bit comparator equal for signal <EMA2[4]_MWA3[4]_equal_45_o> created at line 69
    Summary:
	inferred  12 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <forward_controller> synthesized.

Synthesizing Unit <stall_controller>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\stall_controller.v".
    Found 5-bit comparator equal for signal <IDA1[4]_DEA3[4]_equal_1_o> created at line 45
    Found 5-bit comparator equal for signal <IDA1[4]_EMA3[4]_equal_2_o> created at line 46
    Found 5-bit comparator equal for signal <IDA1[4]_MWA3[4]_equal_3_o> created at line 47
    Found 5-bit comparator equal for signal <IDA2[4]_DEA3[4]_equal_7_o> created at line 49
    Found 5-bit comparator equal for signal <IDA2[4]_EMA3[4]_equal_8_o> created at line 50
    Found 5-bit comparator equal for signal <IDA2[4]_MWA3[4]_equal_9_o> created at line 51
    Found 2-bit comparator greater for signal <Tuse1[1]_A1Tnew[1]_LessThan_14_o> created at line 54
    Found 2-bit comparator greater for signal <Tuse2[1]_A2Tnew[1]_LessThan_16_o> created at line 54
    Summary:
	inferred   8 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <stall_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 2-bit subtractor                                      : 3
# Registers                                            : 10
 2-bit register                                        : 3
 5-bit register                                        : 7
# Comparators                                          : 20
 2-bit comparator greater                              : 2
 5-bit comparator equal                                : 18
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 18
 21-bit 2-to-1 multiplexer                             : 20
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 2-bit subtractor                                      : 3
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 20
 2-bit comparator greater                              : 2
 5-bit comparator equal                                : 18
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 18
 21-bit 2-to-1 multiplexer                             : 20
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <controller> ...

Optimizing unit <ATDecoder> ...

Optimizing unit <CTreg> ...

Optimizing unit <forward_controller> ...

Optimizing unit <stall_controller> ...

Optimizing unit <main_controller> ...
WARNING:Xst:1710 - FF/Latch <CTR/MWTnew_1> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CTR/MWTnew_0> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CTR/EMTnew_1> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 159
#      GND                         : 1
#      LUT2                        : 8
#      LUT3                        : 30
#      LUT4                        : 9
#      LUT5                        : 20
#      LUT6                        : 90
#      MUXF7                       : 1
# FlipFlops/Latches                : 38
#      FD                          : 1
#      FDR                         : 37
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 33
#      OBUF                        : 42

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  269200     0%  
 Number of Slice LUTs:                  157  out of  134600     0%  
    Number used as Logic:               157  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    171
   Number with an unused Flip Flop:     133  out of    171    77%  
   Number with an unused LUT:            14  out of    171     8%  
   Number of fully used LUT-FF pairs:    24  out of    171    14%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          81
 Number of bonded IOBs:                  76  out of    285    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.859ns (Maximum Frequency: 1163.738MHz)
   Minimum input arrival time before clock: 2.934ns
   Maximum output required time after clock: 4.193ns
   Maximum combinational path delay: 6.293ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.859ns (frequency: 1163.738MHz)
  Total number of paths / destination ports: 22 / 21
-------------------------------------------------------------------------
Delay:               0.859ns (Levels of Logic = 1)
  Source:            CTR/DETnew_0 (FF)
  Destination:       CTR/EMTnew_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CTR/DETnew_0 to CTR/EMTnew_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.361   0.393  CTR/DETnew_0 (CTR/DETnew_0)
     LUT3:I1->O            1   0.097   0.000  CTR/EMTnew_0_rstpot (CTR/EMTnew_0_rstpot)
     FD:D                      0.008          CTR/EMTnew_0
    ----------------------------------------
    Total                      0.859ns (0.466ns logic, 0.393ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 557 / 55
-------------------------------------------------------------------------
Offset:              2.934ns (Levels of Logic = 5)
  Source:            Instr<1> (PAD)
  Destination:       CTR/DETnew_1 (FF)
  Destination Clock: clk rising

  Data Path: Instr<1> to CTR/DETnew_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.743  Instr_1_IBUF (Instr_1_IBUF)
     LUT5:I0->O            4   0.097   0.570  ATD/Funct[5]_GND_3_o_equal_34_o<5>11 (ATD/Funct[5]_GND_3_o_equal_34_o<5>1)
     LUT6:I2->O            2   0.097   0.299  ATD/Mmux_value21 (ATD/Mmux_value2)
     LUT6:I5->O            2   0.097   0.300  ATD/Mmux_value23 (ATDTnew<0>)
     LUT3:I2->O            2   0.097   0.283  CTR/GND_4_o_GND_4_o_equal_2_o_01 (CTR/GND_4_o_GND_4_o_equal_2_o_0)
     FDR:R                     0.349          CTR/DETnew_0
    ----------------------------------------
    Total                      2.934ns (0.738ns logic, 2.196ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 11
-------------------------------------------------------------------------
Offset:              4.193ns (Levels of Logic = 6)
  Source:            CTR/DEA3_2 (FF)
  Destination:       stall (PAD)
  Source Clock:      clk rising

  Data Path: CTR/DEA3_2 to stall
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.361   0.702  CTR/DEA3_2 (CTR/DEA3_2)
     LUT6:I1->O            1   0.097   0.683  SCT/IDA1[4]_DERegWE_AND_115_o_SW0 (N22)
     LUT6:I1->O            1   0.097   0.693  SCT/IDA1[4]_DERegWE_AND_115_o (SCT/IDA1[4]_DERegWE_AND_115_o)
     LUT6:I0->O            1   0.097   0.693  SCT/stall12 (SCT/stall11)
     LUT6:I0->O            1   0.097   0.295  SCT/stall13_SW0 (N40)
     LUT6:I5->O            1   0.097   0.279  SCT/stall13 (stall_OBUF)
     OBUF:I->O                 0.000          stall_OBUF (stall)
    ----------------------------------------
    Total                      4.193ns (0.846ns logic, 3.347ns route)
                                       (20.2% logic, 79.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3658 / 37
-------------------------------------------------------------------------
Delay:               6.293ns (Levels of Logic = 11)
  Source:            Instr<26> (PAD)
  Destination:       stall (PAD)

  Data Path: Instr<26> to stall
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.001   0.799  Instr_26_IBUF (Instr_26_IBUF)
     LUT6:I0->O            1   0.097   0.556  ATD/Mmux_value1423 (ATD/Mmux_value1423)
     LUT4:I0->O            1   0.097   0.295  ATD/Mmux_value1425_SW0 (N38)
     LUT6:I5->O            5   0.097   0.398  ATD/Mmux_value1425 (ATD/Mmux_value142)
     LUT3:I1->O            8   0.097   0.726  ATD/Mmux_value211 (ATDA1<2>)
     LUT6:I0->O            1   0.097   0.683  SCT/IDA1[4]_DERegWE_AND_115_o_SW0 (N22)
     LUT6:I1->O            1   0.097   0.693  SCT/IDA1[4]_DERegWE_AND_115_o (SCT/IDA1[4]_DERegWE_AND_115_o)
     LUT6:I0->O            1   0.097   0.693  SCT/stall12 (SCT/stall11)
     LUT6:I0->O            1   0.097   0.295  SCT/stall13_SW0 (N40)
     LUT6:I5->O            1   0.097   0.279  SCT/stall13 (stall_OBUF)
     OBUF:I->O                 0.000          stall_OBUF (stall)
    ----------------------------------------
    Total                      6.293ns (0.874ns logic, 5.419ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.859|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.13 secs
 
--> 

Total memory usage is 4654280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

