{"vcs1":{"timestamp_begin":1738064219.814108347, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1738064220.130397440, "rt":0.24, "ut":0.15, "st":0.08}}
{"link":{"timestamp_begin":1738064220.420972395, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738064219.594730590}
{"VCS_COMP_START_TIME": 1738064219.594730590}
{"VCS_COMP_END_TIME": 1738064220.635785084}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
