// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fir2dim_hwa,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.565200,HLS_SYN_LAT=134,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=8,HLS_SYN_FF=2014,HLS_SYN_LUT=1482}" *)

module fir2dim_hwa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fir2dim_input_Addr_A,
        fir2dim_input_EN_A,
        fir2dim_input_WEN_A,
        fir2dim_input_Din_A,
        fir2dim_input_Dout_A,
        fir2dim_input_Clk_A,
        fir2dim_input_Rst_A,
        fir2dim_output_Addr_A,
        fir2dim_output_EN_A,
        fir2dim_output_WEN_A,
        fir2dim_output_Din_A,
        fir2dim_output_Dout_A,
        fir2dim_output_Clk_A,
        fir2dim_output_Rst_A
);

parameter    ap_ST_fsm_state1 = 29'b1;
parameter    ap_ST_fsm_pp0_stage0 = 29'b10;
parameter    ap_ST_fsm_pp0_stage1 = 29'b100;
parameter    ap_ST_fsm_pp0_stage2 = 29'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 29'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 29'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 29'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 29'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 29'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 29'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 29'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 29'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 29'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 29'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 29'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 29'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 29'b10000000000000000;
parameter    ap_ST_fsm_pp0_stage16 = 29'b100000000000000000;
parameter    ap_ST_fsm_pp0_stage17 = 29'b1000000000000000000;
parameter    ap_ST_fsm_pp0_stage18 = 29'b10000000000000000000;
parameter    ap_ST_fsm_pp0_stage19 = 29'b100000000000000000000;
parameter    ap_ST_fsm_pp0_stage20 = 29'b1000000000000000000000;
parameter    ap_ST_fsm_pp0_stage21 = 29'b10000000000000000000000;
parameter    ap_ST_fsm_pp0_stage22 = 29'b100000000000000000000000;
parameter    ap_ST_fsm_pp0_stage23 = 29'b1000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage24 = 29'b10000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage25 = 29'b100000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage26 = 29'b1000000000000000000000000000;
parameter    ap_ST_fsm_state54 = 29'b10000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv6_19 = 6'b11001;
parameter    ap_const_lv6_1B = 6'b11011;
parameter    ap_const_lv6_21 = 6'b100001;
parameter    ap_const_lv6_26 = 6'b100110;
parameter    ap_const_lv6_1C = 6'b11100;
parameter    ap_const_lv7_E = 7'b1110;
parameter    ap_const_lv6_1E = 6'b11110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv6_1A = 6'b11010;
parameter    ap_const_lv6_1F = 6'b11111;
parameter    ap_const_lv6_25 = 6'b100101;
parameter    ap_const_lv6_27 = 6'b100111;
parameter    ap_const_lv6_22 = 6'b100010;
parameter    ap_const_lv6_1D = 6'b11101;
parameter    ap_const_lv6_23 = 6'b100011;
parameter    ap_const_lv6_24 = 6'b100100;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv32_1C = 32'b11100;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] fir2dim_input_Addr_A;
output   fir2dim_input_EN_A;
output  [3:0] fir2dim_input_WEN_A;
output  [31:0] fir2dim_input_Din_A;
input  [31:0] fir2dim_input_Dout_A;
output   fir2dim_input_Clk_A;
output   fir2dim_input_Rst_A;
output  [31:0] fir2dim_output_Addr_A;
output   fir2dim_output_EN_A;
output  [3:0] fir2dim_output_WEN_A;
output  [31:0] fir2dim_output_Din_A;
input  [31:0] fir2dim_output_Dout_A;
output   fir2dim_output_Clk_A;
output   fir2dim_output_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fir2dim_input_EN_A;
reg fir2dim_output_EN_A;
reg[3:0] fir2dim_output_WEN_A;
reg[31:0] fir2dim_output_Din_A;

(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [2:0] k_reg_370;
reg   [4:0] poutput_0_idx_reg_382;
reg   [4:0] ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382;
wire   [0:0] ap_CS_fsm_pp0_stage16;
wire   [31:0] grp_fu_394_p2;
reg   [6:0] reg_420;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond1_fu_966_p2;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg   [0:0] exitcond1_reg_1200;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [31:0] grp_fu_395_p2;
reg   [5:0] reg_424;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [5:0] reg_435;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [31:0] reg_445;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage18;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200;
reg   [31:0] reg_449;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage21;
reg   [31:0] reg_459;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage15;
wire   [0:0] ap_CS_fsm_pp0_stage17;
wire   [0:0] ap_CS_fsm_pp0_stage23;
reg   [5:0] sum8_0_2_reg_463;
reg   [5:0] sum_1_2_reg_473;
wire   [0:0] ap_CS_fsm_pp0_stage4;
reg   [5:0] sum4_1_2_reg_477;
reg   [6:0] sum8_1_2_reg_488;
reg   [5:0] sum4_2_2_reg_497;
reg   [5:0] sum_3_2_reg_508;
reg   [6:0] sum8_3_2_reg_513;
wire   [0:0] ap_CS_fsm_pp0_stage8;
reg   [31:0] tmp9_reg_519;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp9_reg_519;
reg   [2:0] k_1_reg_536;
reg   [4:0] tmp_2_reg_541;
reg   [31:0] tmp1_reg_552;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp1_reg_552;
reg   [31:0] tmp5_reg_556;
wire   [0:0] ap_CS_fsm_pp0_stage19;
reg   [31:0] reg_560;
wire   [0:0] ap_CS_fsm_pp0_stage25;
reg   [31:0] reg_567;
wire   [0:0] ap_CS_fsm_pp0_stage26;
wire   [0:0] ap_CS_fsm_pp0_stage20;
reg   [31:0] tmp16_reg_571;
reg   [31:0] tmp12_reg_575;
reg   [31:0] reg_579;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage22;
reg   [31:0] reg_584;
wire   [0:0] ap_CS_fsm_pp0_stage10;
reg   [31:0] tmp19_reg_588;
reg   [31:0] reg_592;
wire   [0:0] ap_CS_fsm_pp0_stage12;
reg   [31:0] tmp20_reg_600;
reg   [31:0] tmp26_reg_606;
wire   [0:0] ap_CS_fsm_pp0_stage14;
reg   [31:0] reg_610;
reg  signed [31:0] reg_897;
reg  signed [31:0] reg_902;
reg  signed [31:0] reg_908;
wire   [31:0] grp_fu_768_p2;
reg   [31:0] reg_916;
reg   [31:0] reg_922;
wire   [31:0] grp_fu_769_p2;
reg   [31:0] reg_929;
reg  signed [31:0] reg_935;
reg   [31:0] reg_941;
reg  signed [31:0] reg_948;
reg   [31:0] reg_954;
wire   [0:0] ap_CS_fsm_pp0_stage24;
reg   [31:0] reg_960;
wire   [5:0] tmp_fu_998_p2;
reg   [5:0] tmp_reg_1204;
reg  signed [31:0] fir2dim_input_load_reg_1216;
reg  signed [31:0] fir2dim_input_load_2_reg_1227;
reg  signed [31:0] fir2dim_input_load_4_reg_1238;
reg  signed [31:0] fir2dim_input_load_6_reg_1248;
reg  signed [31:0] fir2dim_input_load_8_reg_1259;
reg  signed [31:0] fir2dim_input_load_10_reg_1270;
reg  signed [31:0] fir2dim_input_load_14_reg_1286;
reg  signed [31:0] fir2dim_input_load_16_reg_1297;
reg   [31:0] tmp_8_1_1_reg_1308;
reg   [31:0] tmp_8_2_reg_1318;
reg  signed [31:0] fir2dim_input_load_19_reg_1323;
reg  signed [31:0] fir2dim_input_load_20_reg_1334;
reg   [31:0] tmp_1_2_reg_1345;
reg  signed [31:0] fir2dim_input_load_22_reg_1355;
reg   [31:0] tmp_1_1_reg_1365;
reg  signed [31:0] fir2dim_input_load_23_reg_1370;
reg  signed [31:0] fir2dim_input_load_24_reg_1381;
reg  signed [31:0] fir2dim_input_load_25_reg_1391;
reg   [31:0] tmp_8_2_2_reg_1401;
reg   [31:0] tmp_6_3_reg_1406;
reg   [31:0] tmp_2_2_reg_1411;
reg   [31:0] tmp_6_3_1_reg_1416;
reg   [31:0] tmp_6_3_2_reg_1421;
reg   [31:0] tmp_8_3_reg_1426;
reg   [31:0] tmp_8_3_1_reg_1431;
reg   [31:0] tmp_8_3_2_reg_1436;
reg   [31:0] tmp_3_5_reg_1441;
reg   [31:0] tmp_3_1_reg_1446;
reg   [31:0] tmp_3_2_reg_1451;
wire   [3:0] tmp_5_fu_1116_p1;
reg   [3:0] tmp_5_reg_1456;
reg   [2:0] k_phi_fu_374_p4;
reg   [4:0] poutput_0_idx_phi_fu_386_p4;
wire   [63:0] tmp_4_fu_1006_p1;
wire   [63:0] sum_0_1_cast_fu_1011_p1;
wire   [63:0] sum_0_2_cast_fu_1016_p1;
wire   [63:0] sum4_cast_fu_1031_p1;
wire   [63:0] sum4_0_1_cast_fu_1046_p1;
wire   [63:0] sum4_0_2_cast_fu_1051_p1;
wire   [63:0] sum8_cast_fu_1056_p1;
wire   [63:0] sum8_0_1_cast_fu_1061_p1;
wire   [63:0] sum8_0_2_cast_fu_1066_p1;
wire   [63:0] sum_1_2_cast_fu_1071_p1;
wire   [63:0] sum4_1_2_cast_fu_1076_p1;
wire  signed [63:0] sum8_1_2_cast_fu_1081_p1;
wire   [63:0] sum_2_2_cast_fu_1086_p1;
wire   [63:0] sum4_2_2_cast_fu_1091_p1;
wire  signed [63:0] sum8_2_2_cast_fu_1096_p1;
wire   [63:0] sum_3_2_cast_fu_1101_p1;
wire   [63:0] sum4_3_2_cast_fu_1106_p1;
wire  signed [63:0] sum8_3_2_cast_fu_1111_p1;
wire   [63:0] poutput_0_idx_cast_fu_1120_p1;
wire   [63:0] poutput_0_idx1_cast_fu_1130_p1;
wire   [63:0] poutput_0_idx1_1_cas_fu_1140_p1;
wire   [63:0] poutput_0_idx1_2_cas_fu_1150_p1;
reg   [31:0] fir2dim_input_Addr_A_orig;
reg   [31:0] fir2dim_output_Addr_A_orig;
reg   [31:0] grp_fu_394_p0;
reg   [31:0] grp_fu_394_p1;
wire   [6:0] tmp_4_1_cast_fu_1021_p1;
wire   [6:0] tmp_4_2_cast_fu_1026_p1;
wire   [6:0] tmp_4_3_cast_fu_1036_p1;
reg   [31:0] grp_fu_395_p0;
reg   [31:0] grp_fu_395_p1;
reg  signed [31:0] grp_fu_768_p0;
reg  signed [31:0] grp_fu_768_p1;
reg  signed [31:0] grp_fu_769_p0;
reg  signed [31:0] grp_fu_769_p1;
wire   [1:0] tmp_7_fu_972_p1;
wire   [4:0] p_shl_fu_976_p3;
wire   [2:0] tmp_9_fu_988_p2;
wire   [5:0] p_shl_cast_fu_984_p1;
wire   [5:0] p_shl1_cast_fu_994_p1;
wire   [5:0] tmp_4_fu_1006_p0;
wire   [5:0] sum_0_2_cast_fu_1016_p0;
wire   [5:0] tmp_4_2_cast_fu_1026_p0;
wire   [5:0] sum4_0_1_fu_1041_p2;
wire   [5:0] sum4_0_2_cast_fu_1051_p0;
wire   [5:0] sum8_cast_fu_1056_p0;
wire   [5:0] sum8_0_1_cast_fu_1061_p0;
wire   [3:0] poutput_0_idx1_s_fu_1125_p2;
wire   [3:0] poutput_0_idx1_1_fu_1135_p2;
wire   [3:0] poutput_0_idx1_2_fu_1145_p2;
wire   [0:0] ap_CS_fsm_state54;
reg   [28:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

fir2dim_hwa_mul_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fir2dim_hwa_mul_3bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_768_p0),
    .din1(grp_fu_768_p1),
    .ce(1'b1),
    .dout(grp_fu_768_p2)
);

fir2dim_hwa_mul_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fir2dim_hwa_mul_3bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_769_p0),
    .din1(grp_fu_769_p1),
    .ce(1'b1),
    .dout(grp_fu_769_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage16) & ~(1'b0 == exitcond1_reg_1200))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & ~(1'b0 == exitcond1_reg_1200)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_reg_370 <= k_1_reg_536;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        k_reg_370 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) begin
        poutput_0_idx_reg_382 <= tmp_2_reg_541;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        poutput_0_idx_reg_382 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        reg_445 <= grp_fu_395_p2;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)))) begin
        reg_445 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        reg_449 <= grp_fu_394_p2;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        reg_449 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200 <= exitcond1_reg_1200;
        exitcond1_reg_1200 <= exitcond1_fu_966_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
        ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382 <= poutput_0_idx_reg_382;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
        ap_pipeline_reg_pp0_iter1_tmp1_reg_552 <= tmp1_reg_552;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp9_reg_519 <= tmp9_reg_519;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        fir2dim_input_load_10_reg_1270 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        fir2dim_input_load_14_reg_1286 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        fir2dim_input_load_16_reg_1297 <= fir2dim_input_Dout_A;
        tmp1_reg_552 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        fir2dim_input_load_19_reg_1323 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        fir2dim_input_load_20_reg_1334 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        fir2dim_input_load_22_reg_1355 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        fir2dim_input_load_23_reg_1370 <= fir2dim_input_Dout_A;
        tmp_1_1_reg_1365 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        fir2dim_input_load_24_reg_1381 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        fir2dim_input_load_25_reg_1391 <= fir2dim_input_Dout_A;
        tmp16_reg_571 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        fir2dim_input_load_2_reg_1227 <= fir2dim_input_Dout_A;
        sum8_0_2_reg_463 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        fir2dim_input_load_4_reg_1238 <= fir2dim_input_Dout_A;
        sum8_1_2_reg_488 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        fir2dim_input_load_6_reg_1248 <= fir2dim_input_Dout_A;
        sum_3_2_reg_508 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        fir2dim_input_load_8_reg_1259 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == exitcond1_reg_1200))) begin
        fir2dim_input_load_reg_1216 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        k_1_reg_536 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_fu_966_p2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == exitcond1_reg_1200)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_420 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_fu_966_p2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_424 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == exitcond1_reg_1200)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_435 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
        reg_459 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        reg_560 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        reg_567 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        reg_579 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        reg_584 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_592 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_610 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_897 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        reg_902 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_908 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        reg_916 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        reg_922 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_929 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_935 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        reg_941 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        reg_948 <= fir2dim_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)))) begin
        reg_954 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)))) begin
        reg_960 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sum4_1_2_reg_477 <= grp_fu_395_p2;
        sum_1_2_reg_473 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        sum4_2_2_reg_497 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        sum8_3_2_reg_513 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp12_reg_575 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp19_reg_588 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp20_reg_600 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp26_reg_606 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp5_reg_556 <= grp_fu_394_p2;
        tmp_8_2_reg_1318 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp9_reg_519 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_1_2_reg_1345 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_2_2_reg_1411 <= grp_fu_768_p2;
        tmp_6_3_1_reg_1416 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200))) begin
        tmp_2_reg_541 <= grp_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) begin
        tmp_3_1_reg_1446 <= grp_fu_769_p2;
        tmp_3_5_reg_1441 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) begin
        tmp_3_2_reg_1451 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_5_reg_1456 <= tmp_5_fu_1116_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_6_3_2_reg_1421 <= grp_fu_768_p2;
        tmp_8_3_reg_1426 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) begin
        tmp_6_3_reg_1406 <= grp_fu_769_p2;
        tmp_8_2_2_reg_1401 <= grp_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_8_1_1_reg_1308 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) begin
        tmp_8_3_1_reg_1431 <= grp_fu_768_p2;
        tmp_8_3_2_reg_1436 <= grp_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond1_fu_966_p2 == 1'b0))) begin
        tmp_reg_1204[5 : 1] <= tmp_fu_998_p2[5 : 1];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            fir2dim_input_Addr_A_orig = sum8_3_2_cast_fu_1111_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            fir2dim_input_Addr_A_orig = sum4_3_2_cast_fu_1106_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            fir2dim_input_Addr_A_orig = sum_3_2_cast_fu_1101_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            fir2dim_input_Addr_A_orig = sum8_2_2_cast_fu_1096_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            fir2dim_input_Addr_A_orig = sum4_2_2_cast_fu_1091_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            fir2dim_input_Addr_A_orig = sum_2_2_cast_fu_1086_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            fir2dim_input_Addr_A_orig = sum8_1_2_cast_fu_1081_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            fir2dim_input_Addr_A_orig = sum4_1_2_cast_fu_1076_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            fir2dim_input_Addr_A_orig = sum_1_2_cast_fu_1071_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            fir2dim_input_Addr_A_orig = sum8_0_2_cast_fu_1066_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_8;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            fir2dim_input_Addr_A_orig = sum8_0_1_cast_fu_1061_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            fir2dim_input_Addr_A_orig = sum8_cast_fu_1056_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            fir2dim_input_Addr_A_orig = sum4_0_2_cast_fu_1051_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            fir2dim_input_Addr_A_orig = sum4_0_1_cast_fu_1046_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            fir2dim_input_Addr_A_orig = sum4_cast_fu_1031_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            fir2dim_input_Addr_A_orig = sum_0_2_cast_fu_1016_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            fir2dim_input_Addr_A_orig = sum_0_1_cast_fu_1011_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            fir2dim_input_Addr_A_orig = tmp_4_fu_1006_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            fir2dim_input_Addr_A_orig = ap_const_lv64_0;
        end else begin
            fir2dim_input_Addr_A_orig = 'bx;
        end
    end else begin
        fir2dim_input_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
        fir2dim_input_EN_A = 1'b1;
    end else begin
        fir2dim_input_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            fir2dim_output_Addr_A_orig = poutput_0_idx1_2_cas_fu_1150_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            fir2dim_output_Addr_A_orig = poutput_0_idx1_1_cas_fu_1140_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            fir2dim_output_Addr_A_orig = poutput_0_idx1_cast_fu_1130_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            fir2dim_output_Addr_A_orig = poutput_0_idx_cast_fu_1120_p1;
        end else begin
            fir2dim_output_Addr_A_orig = 'bx;
        end
    end else begin
        fir2dim_output_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        fir2dim_output_Din_A = reg_459;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        fir2dim_output_Din_A = reg_579;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        fir2dim_output_Din_A = grp_fu_394_p2;
    end else begin
        fir2dim_output_Din_A = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        fir2dim_output_EN_A = 1'b1;
    end else begin
        fir2dim_output_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        fir2dim_output_WEN_A = ap_const_lv4_F;
    end else begin
        fir2dim_output_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_394_p0 = reg_567;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_394_p0 = reg_445;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_394_p0 = ap_pipeline_reg_pp0_iter1_tmp1_reg_552;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_394_p0 = reg_592;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_394_p0 = ap_pipeline_reg_pp0_iter1_tmp9_reg_519;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_394_p0 = tmp5_reg_556;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_394_p0 = tmp_8_3_2_reg_1436;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_394_p0 = tmp_8_3_reg_1426;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_394_p0 = tmp_6_3_reg_1406;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_394_p0 = tmp_2_2_reg_1411;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_394_p0 = tmp_8_2_2_reg_1401;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_394_p0 = reg_941;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_394_p0 = reg_954;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_394_p0 = k_reg_370;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_394_p0 = reg_922;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_394_p0 = ap_const_lv6_1E;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_394_p0 = ap_const_lv7_E;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_394_p0 = ap_const_lv6_1C;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_394_p0 = ap_const_lv6_26;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_394_p0 = ap_const_lv6_21;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_394_p0 = ap_const_lv6_1B;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_394_p0 = ap_const_lv6_19;
    end else begin
        grp_fu_394_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_394_p1 = reg_459;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_394_p1 = reg_449;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_394_p1 = reg_567;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_394_p1 = reg_560;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_394_p1 = tmp_8_3_1_reg_1431;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_394_p1 = tmp_6_3_2_reg_1421;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_394_p1 = tmp_6_3_1_reg_1416;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_394_p1 = reg_960;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_394_p1 = reg_929;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_394_p1 = tmp_1_1_reg_1365;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_394_p1 = reg_922;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_394_p1 = ap_const_lv3_1;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        grp_fu_394_p1 = reg_916;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_394_p1 = tmp_4_3_cast_fu_1036_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_394_p1 = tmp_4_2_cast_fu_1026_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_394_p1 = tmp_4_1_cast_fu_1021_p1;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_394_p1 = tmp_reg_1204;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_394_p1 = tmp_fu_998_p2;
    end else begin
        grp_fu_394_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_395_p0 = reg_584;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_395_p0 = tmp26_reg_606;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_395_p0 = tmp19_reg_588;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_395_p0 = tmp16_reg_571;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_395_p0 = tmp12_reg_575;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_395_p0 = tmp_3_5_reg_1441;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_395_p0 = tmp_3_2_reg_1451;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_395_p0 = reg_941;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_395_p0 = tmp_8_2_reg_1318;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_395_p0 = tmp_1_2_reg_1345;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_395_p0 = reg_445;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_395_p0 = ap_const_lv5_4;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        grp_fu_395_p0 = reg_929;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_395_p0 = reg_916;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_395_p0 = ap_const_lv6_24;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_395_p0 = ap_const_lv6_23;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_395_p0 = ap_const_lv6_1D;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_395_p0 = ap_const_lv6_22;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_395_p0 = ap_const_lv6_27;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_395_p0 = ap_const_lv6_25;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_395_p0 = ap_const_lv6_1F;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_395_p0 = ap_const_lv6_1A;
    end else begin
        grp_fu_395_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_395_p1 = tmp20_reg_600;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_395_p1 = reg_584;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_395_p1 = reg_579;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_395_p1 = reg_610;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_395_p1 = tmp_3_1_reg_1446;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_395_p1 = reg_592;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_395_p1 = reg_954;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_395_p1 = tmp_8_1_1_reg_1308;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_395_p1 = reg_960;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_395_p1 = grp_fu_394_p2;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_395_p1 = reg_459;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_395_p1 = poutput_0_idx_phi_fu_386_p4;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_395_p1 = reg_941;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_395_p1 = reg_922;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_395_p1 = tmp_reg_1204;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_395_p1 = tmp_fu_998_p2;
    end else begin
        grp_fu_395_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_768_p0 = fir2dim_input_load_16_reg_1297;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_768_p0 = fir2dim_input_load_14_reg_1286;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_768_p0 = reg_908;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_fu_768_p0 = fir2dim_input_load_10_reg_1270;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_768_p0 = fir2dim_input_load_8_reg_1259;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_768_p0 = fir2dim_input_load_6_reg_1248;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
        grp_fu_768_p0 = fir2dim_input_load_4_reg_1238;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_768_p0 = fir2dim_input_load_2_reg_1227;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_768_p0 = fir2dim_input_load_reg_1216;
    end else begin
        grp_fu_768_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_768_p1 = fir2dim_input_load_24_reg_1381;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_768_p1 = fir2dim_input_load_23_reg_1370;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        grp_fu_768_p1 = fir2dim_input_load_22_reg_1355;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_768_p1 = fir2dim_input_load_20_reg_1334;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_768_p1 = fir2dim_input_load_19_reg_1323;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_768_p1 = reg_948;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_768_p1 = reg_935;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_768_p1 = reg_908;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
        grp_fu_768_p1 = reg_902;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_768_p1 = reg_897;
    end else begin
        grp_fu_768_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_769_p0 = fir2dim_input_load_16_reg_1297;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_769_p0 = fir2dim_input_load_10_reg_1270;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
        grp_fu_769_p0 = fir2dim_input_load_14_reg_1286;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_769_p0 = reg_908;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_fu_769_p0 = fir2dim_input_load_8_reg_1259;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_769_p0 = fir2dim_input_load_6_reg_1248;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_769_p0 = fir2dim_input_load_2_reg_1227;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        grp_fu_769_p0 = fir2dim_input_load_reg_1216;
    end else begin
        grp_fu_769_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_769_p1 = fir2dim_input_load_23_reg_1370;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_769_p1 = fir2dim_input_load_25_reg_1391;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_769_p1 = fir2dim_input_load_20_reg_1334;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_fu_769_p1 = fir2dim_input_load_19_reg_1323;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_769_p1 = reg_948;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        grp_fu_769_p1 = reg_935;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_769_p1 = reg_908;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        grp_fu_769_p1 = reg_902;
    end else begin
        grp_fu_769_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond1_reg_1200) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_phi_fu_374_p4 = k_1_reg_536;
    end else begin
        k_phi_fu_374_p4 = k_reg_370;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) begin
        poutput_0_idx_phi_fu_386_p4 = tmp_2_reg_541;
    end else begin
        poutput_0_idx_phi_fu_386_p4 = poutput_0_idx_reg_382;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage1;
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage16;
        end
        ap_ST_fsm_pp0_stage16 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_reg_1200) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage18;
        end
        ap_ST_fsm_pp0_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage19;
        end
        ap_ST_fsm_pp0_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage20;
        end
        ap_ST_fsm_pp0_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage21;
        end
        ap_ST_fsm_pp0_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage22;
        end
        ap_ST_fsm_pp0_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage23;
        end
        ap_ST_fsm_pp0_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage24;
        end
        ap_ST_fsm_pp0_stage24 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage24) & ~(1'b1 == ap_enable_reg_pp0_iter0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage26;
        end
        ap_ST_fsm_pp0_stage26 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state54 = ap_CS_fsm[ap_const_lv32_1C];

assign exitcond1_fu_966_p2 = ((k_phi_fu_374_p4 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign fir2dim_input_Addr_A = fir2dim_input_Addr_A_orig << ap_const_lv32_2;

assign fir2dim_input_Clk_A = ap_clk;

assign fir2dim_input_Din_A = ap_const_lv32_0;

assign fir2dim_input_Rst_A = ap_rst;

assign fir2dim_input_WEN_A = ap_const_lv4_0;

assign fir2dim_output_Addr_A = fir2dim_output_Addr_A_orig << ap_const_lv32_2;

assign fir2dim_output_Clk_A = ap_clk;

assign fir2dim_output_Rst_A = ap_rst;

assign grp_fu_394_p2 = (grp_fu_394_p0 + grp_fu_394_p1);

assign grp_fu_395_p2 = (grp_fu_395_p0 + grp_fu_395_p1);

assign p_shl1_cast_fu_994_p1 = tmp_9_fu_988_p2;

assign p_shl_cast_fu_984_p1 = p_shl_fu_976_p3;

assign p_shl_fu_976_p3 = {{tmp_7_fu_972_p1}, {ap_const_lv3_0}};

assign poutput_0_idx1_1_cas_fu_1140_p1 = poutput_0_idx1_1_fu_1135_p2;

assign poutput_0_idx1_1_fu_1135_p2 = (tmp_5_reg_1456 | ap_const_lv4_2);

assign poutput_0_idx1_2_cas_fu_1150_p1 = poutput_0_idx1_2_fu_1145_p2;

assign poutput_0_idx1_2_fu_1145_p2 = (tmp_5_reg_1456 | ap_const_lv4_3);

assign poutput_0_idx1_cast_fu_1130_p1 = poutput_0_idx1_s_fu_1125_p2;

assign poutput_0_idx1_s_fu_1125_p2 = (tmp_5_reg_1456 | ap_const_lv4_1);

assign poutput_0_idx_cast_fu_1120_p1 = ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382;

assign sum4_0_1_cast_fu_1046_p1 = sum4_0_1_fu_1041_p2;

assign sum4_0_1_fu_1041_p2 = (tmp_reg_1204 ^ ap_const_lv6_20);

assign sum4_0_2_cast_fu_1051_p0 = reg_445;

assign sum4_0_2_cast_fu_1051_p1 = sum4_0_2_cast_fu_1051_p0;

assign sum4_1_2_cast_fu_1076_p1 = sum4_1_2_reg_477;

assign sum4_2_2_cast_fu_1091_p1 = sum4_2_2_reg_497;

assign sum4_3_2_cast_fu_1106_p1 = reg_435;

assign sum4_cast_fu_1031_p1 = reg_435;

assign sum8_0_1_cast_fu_1061_p0 = reg_459;

assign sum8_0_1_cast_fu_1061_p1 = sum8_0_1_cast_fu_1061_p0;

assign sum8_0_2_cast_fu_1066_p1 = sum8_0_2_reg_463;

assign sum8_1_2_cast_fu_1081_p1 = $signed(sum8_1_2_reg_488);

assign sum8_2_2_cast_fu_1096_p1 = $signed(reg_420);

assign sum8_3_2_cast_fu_1111_p1 = $signed(sum8_3_2_reg_513);

assign sum8_cast_fu_1056_p0 = reg_449;

assign sum8_cast_fu_1056_p1 = sum8_cast_fu_1056_p0;

assign sum_0_1_cast_fu_1011_p1 = reg_424;

assign sum_0_2_cast_fu_1016_p0 = reg_420;

assign sum_0_2_cast_fu_1016_p1 = sum_0_2_cast_fu_1016_p0;

assign sum_1_2_cast_fu_1071_p1 = sum_1_2_reg_473;

assign sum_2_2_cast_fu_1086_p1 = reg_424;

assign sum_3_2_cast_fu_1101_p1 = sum_3_2_reg_508;

assign tmp_4_1_cast_fu_1021_p1 = reg_424;

assign tmp_4_2_cast_fu_1026_p0 = reg_420;

assign tmp_4_2_cast_fu_1026_p1 = tmp_4_2_cast_fu_1026_p0;

assign tmp_4_3_cast_fu_1036_p1 = sum_1_2_reg_473;

assign tmp_4_fu_1006_p0 = reg_420;

assign tmp_4_fu_1006_p1 = tmp_4_fu_1006_p0;

assign tmp_5_fu_1116_p1 = ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382[3:0];

assign tmp_7_fu_972_p1 = k_phi_fu_374_p4[1:0];

assign tmp_9_fu_988_p2 = k_phi_fu_374_p4 << ap_const_lv3_1;

assign tmp_fu_998_p2 = (p_shl_cast_fu_984_p1 - p_shl1_cast_fu_994_p1);

always @ (posedge ap_clk) begin
    tmp_reg_1204[0] <= 1'b0;
end

endmodule //fir2dim_hwa
