<stg><name>dataflow_parent_loop_proc18</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %co_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %co

]]></Node>
<StgValue><ssdm name="co_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1 %ko_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ko_1

]]></Node>
<StgValue><ssdm name="ko_1_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1184" op_0_bw="1184" op_1_bw="1184">
<![CDATA[
entry:2 %param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param

]]></Node>
<StgValue><ssdm name="param_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %param_L1_TILENUM_S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %param_L1_TILENUM_S

]]></Node>
<StgValue><ssdm name="param_L1_TILENUM_S_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %lshr_ln282_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lshr_ln282_cast

]]></Node>
<StgValue><ssdm name="lshr_ln282_cast_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %lshr_ln282_1_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lshr_ln282_1_cast

]]></Node>
<StgValue><ssdm name="lshr_ln282_1_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %lshr_ln282_2_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lshr_ln282_2_cast

]]></Node>
<StgValue><ssdm name="lshr_ln282_2_cast_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %ho = phi i32, void %entry, i32 %ho_1, void %.split13.i

]]></Node>
<StgValue><ssdm name="ho"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln359 = icmp_eq  i32 %ho, i32 %lshr_ln282_2_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln359"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="32">
<![CDATA[
:2 %specdataflowpipeline_ln359 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %ho, i32 %lshr_ln282_2_cast

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln359"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %ho_1 = add i32 %ho, i32

]]></Node>
<StgValue><ssdm name="ho_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln359 = br i1 %icmp_ln359, void %.split13.i, void %dataflow_parent_loop_proc18.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1184" op_5_bw="12" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32">
<![CDATA[
.split13.i:2 %call_ln359 = call void @dataflow_parent_loop_proc17, i32 %lshr_ln282_1_cast_read, i32 %lshr_ln282_cast_read, i32 %param_L1_TILENUM_S_read, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i32 %ho, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15

]]></Node>
<StgValue><ssdm name="call_ln359"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
dataflow_parent_loop_proc18.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split13.i:0 %speclooptripcount_ln359 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln359"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13.i:1 %specloopname_ln359 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln359"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="1184" op_5_bw="12" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32">
<![CDATA[
.split13.i:2 %call_ln359 = call void @dataflow_parent_loop_proc17, i32 %lshr_ln282_1_cast_read, i32 %lshr_ln282_cast_read, i32 %param_L1_TILENUM_S_read, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i32 %ho, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15

]]></Node>
<StgValue><ssdm name="call_ln359"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split13.i:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
