

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_305_4'
================================================================
* Date:           Sun Feb  5 17:04:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  7.348 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  1.080 us|  1.080 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_305_4  |       16|       16|         7|          4|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     3|        -|       -|    -|
|Expression           |        -|     -|        0|    6409|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     134|    -|
|Register             |        -|     -|      108|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      108|    6543|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_17ns_18ns_35_4_1_U4340  |mul_mul_17ns_18ns_35_4_1  |    i0 * i1|
    |mul_mul_18ns_19ns_37_4_1_U4338  |mul_mul_18ns_19ns_37_4_1  |    i0 * i1|
    |mul_mul_18ns_19ns_37_4_1_U4339  |mul_mul_18ns_19ns_37_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln305_fu_154_p2    |         +|   0|  0|     9|           2|           1|
    |add_ln307_1_fu_248_p2  |         +|   0|  0|    14|           7|           6|
    |add_ln307_2_fu_278_p2  |         +|   0|  0|    19|           8|           8|
    |add_ln307_fu_172_p2    |         +|   0|  0|    25|          18|          18|
    |add_ln308_1_fu_448_p2  |         +|   0|  0|    13|           6|           6|
    |add_ln308_2_fu_199_p2  |         +|   0|  0|    20|          13|          13|
    |add_ln308_3_fu_496_p2  |         +|   0|  0|    13|           6|           6|
    |add_ln308_4_fu_436_p2  |         +|   0|  0|    13|           6|           5|
    |add_ln308_5_fu_420_p2  |         +|   0|  0|    13|           6|           6|
    |add_ln308_6_fu_476_p2  |         +|   0|  0|    13|           6|           6|
    |add_ln308_7_fu_410_p2  |         +|   0|  0|    12|           5|           4|
    |add_ln308_fu_187_p2    |         +|   0|  0|    25|          18|          18|
    |sub_ln307_fu_272_p2    |         -|   0|  0|    19|           8|           8|
    |ap_condition_124       |       and|   0|  0|     2|           1|           1|
    |ap_condition_541       |       and|   0|  0|     2|           1|           1|
    |icmp_ln305_fu_148_p2   |      icmp|   0|  0|     8|           2|           2|
    |lshr_ln307_fu_300_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln308_fu_466_p2   |      lshr|   0|  0|  1865|         448|         448|
    |shl_ln307_1_fu_339_p2  |       shl|   0|  0|   686|         192|         192|
    |shl_ln307_fu_317_p2    |       shl|   0|  0|    62|           8|          24|
    |shl_ln308_1_fu_518_p2  |       shl|   0|  0|  1560|         384|         384|
    |shl_ln308_fu_430_p2    |       shl|   0|  0|   149|           8|          48|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  6409|        1602|        1655|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    2|          4|
    |i_62_fu_100                       |   9|          2|    2|          4|
    |pnp_iter_address0                 |  26|          5|   13|         65|
    |pnp_iter_d0                       |  14|          3|  448|       1344|
    |pnp_iter_we0                      |  14|          3|   48|        144|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 134|         28|  518|       1574|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_62_fu_100                       |   2|   0|    2|          0|
    |i_reg_562                         |   2|   0|    2|          0|
    |icmp_ln305_reg_567                |   1|   0|    1|          0|
    |icmp_ln305_reg_567_pp0_iter1_reg  |   1|   0|    1|          0|
    |shl_ln308_reg_645                 |  48|   0|   48|          0|
    |shl_ln_reg_571                    |   2|   0|    5|          3|
    |shl_ln_reg_571_pp0_iter1_reg      |   2|   0|    5|          3|
    |tmp_1135_reg_614                  |  13|   0|   13|          0|
    |tmp_1136_reg_635                  |  12|   0|   12|          0|
    |tmp_1781_reg_609                  |   5|   0|    5|          0|
    |tmp_1783_reg_619                  |   3|   0|    3|          0|
    |tmp_1784_reg_640                  |   3|   0|    3|          0|
    |tmp_s_reg_604                     |   2|   0|    2|          0|
    |zext_ln307_1_reg_579              |   2|   0|   18|         16|
    |zext_ln307_7_reg_624              |   2|   0|    6|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 108|   0|  134|         26|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_305_4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_305_4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_305_4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_305_4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_305_4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_305_4|  return value|
|pnp_iter_address0  |  out|   13|   ap_memory|                           pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                           pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                           pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                           pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|                           pnp_iter|         array|
+-------------------+-----+-----+------------+-----------------------------------+--------------+

