<stg><name>xFAngleKernel_Pipeline_colLoop</name>


<trans_list>

<trans id="75" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_data4, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_data7, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_data9, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %imgwidth_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %imgwidth_load

]]></Node>
<StgValue><ssdm name="imgwidth_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %j_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body15:0 %j_V_load = load i16 %j_V

]]></Node>
<StgValue><ssdm name="j_V_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body15:1 %icmp_ln464 = icmp_eq  i16 %j_V_load, i16 %imgwidth_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body15:2 %add_ln1027 = add i16 %j_V_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body15:3 %br_ln464 = br i1 %icmp_ln464, void %fpga_resource_hint.for.body15.1, void %for.inc68.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body15.1:33 %store_ln464 = store i16 %add_ln1027, i16 %j_V

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body15.1:3 %val_src1_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %gradx2_mat_data4

]]></Node>
<StgValue><ssdm name="val_src1_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body15.1:4 %val_src2_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %grady2_mat_data7

]]></Node>
<StgValue><ssdm name="val_src2_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_src1_V, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body15.1:6 %sext_ln488 = sext i16 %val_src1_V

]]></Node>
<StgValue><ssdm name="sext_ln488"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body15.1:7 %sub_ln488 = sub i17 0, i17 %sext_ln488

]]></Node>
<StgValue><ssdm name="sub_ln488"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_hint.for.body15.1:8 %xa = select i1 %tmp, i17 %sub_ln488, i17 %sext_ln488

]]></Node>
<StgValue><ssdm name="xa"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.for.body15.1:9 %sext_ln488_1 = sext i17 %xa

]]></Node>
<StgValue><ssdm name="sext_ln488_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:10 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_src2_V, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:16 %tg22x = mul i32 %sext_ln488_1, i32 13573

]]></Node>
<StgValue><ssdm name="tg22x"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="17">
<![CDATA[
fpga_resource_hint.for.body15.1:20 %trunc_ln501 = trunc i17 %xa

]]></Node>
<StgValue><ssdm name="trunc_ln501"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:16 %tg22x = mul i32 %sext_ln488_1, i32 13573

]]></Node>
<StgValue><ssdm name="tg22x"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="32" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:16 %tg22x = mul i32 %sext_ln488_1, i32 13573

]]></Node>
<StgValue><ssdm name="tg22x"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body15.1:11 %sext_ln489 = sext i16 %val_src2_V

]]></Node>
<StgValue><ssdm name="sext_ln489"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body15.1:12 %sub_ln489 = sub i17 0, i17 %sext_ln489

]]></Node>
<StgValue><ssdm name="sub_ln489"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_hint.for.body15.1:13 %select_ln489 = select i1 %tmp_7, i17 %sub_ln489, i17 %sext_ln489

]]></Node>
<StgValue><ssdm name="select_ln489"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
fpga_resource_hint.for.body15.1:14 %ya = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %select_ln489, i15 0

]]></Node>
<StgValue><ssdm name="ya"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:16 %tg22x = mul i32 %sext_ln488_1, i32 13573

]]></Node>
<StgValue><ssdm name="tg22x"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body15.1:17 %specfucore_ln494 = specfucore void @_ssdm_op_SpecFUCore, i32 %tg22x, i64 12, i64 200, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln494"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:19 %icmp_ln498 = icmp_slt  i32 %ya, i32 %tg22x

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body15.1:21 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln501, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:22 %tg67x = add i32 %tg22x, i32 %shl_ln

]]></Node>
<StgValue><ssdm name="tg67x"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:23 %icmp_ln502 = icmp_sgt  i32 %ya, i32 %tg67x

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body15.1:24 %xor_ln505 = xor i16 %val_src2_V, i16 %val_src1_V

]]></Node>
<StgValue><ssdm name="xor_ln505"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:25 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln505, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body15.1:26 %xor_ln498 = xor i1 %icmp_ln498, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln498"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body15.1:27 %and_ln502 = and i1 %icmp_ln502, i1 %xor_ln498

]]></Node>
<StgValue><ssdm name="and_ln502"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body15.1:28 %select_ln502 = select i1 %and_ln502, i8 90, i8 0

]]></Node>
<StgValue><ssdm name="select_ln502"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body15.1:29 %or_ln502 = or i1 %and_ln502, i1 %icmp_ln498

]]></Node>
<StgValue><ssdm name="or_ln502"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body15.1:30 %select_ln502_1 = select i1 %tmp_8, i8 45, i8 135

]]></Node>
<StgValue><ssdm name="select_ln502_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body15.1:31 %angle_V = select i1 %or_ln502, i8 %select_ln502, i8 %select_ln502_1

]]></Node>
<StgValue><ssdm name="angle_V"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.inc68.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body15.1:0 %specpipeline_ln467 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_32

]]></Node>
<StgValue><ssdm name="specpipeline_ln467"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body15.1:1 %speclooptripcount_ln466 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln466"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body15.1:2 %specloopname_ln464 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln464"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body15.1:15 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body15.1:18 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body15.1:32 %write_ln554 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %phase_mat_data9, i8 %angle_V

]]></Node>
<StgValue><ssdm name="write_ln554"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.body15.1:34 %br_ln464 = br void %for.body15

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
