// Seed: 3304522142
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_21 = id_8[-1];
  always begin : LABEL_0
    begin : LABEL_0
      id_9 <= id_21;
      if (id_15) id_13[""] <= -1;
      begin : LABEL_0
        id_2 <= id_20;
      end
      @* id_5 = id_1;
    end : SymbolIdentifier
    `define pp_22 0
  end
  wire id_23;
  module_0 modCall_1 (id_3);
  always begin : LABEL_0
    id_11[-1] <= 1;
    id_6 = id_20;
  end
  always_latch id_18 = id_11;
endmodule
