

================================================================
== Vivado HLS Report for 'DistCalc_DistCalcThread'
================================================================
* Date:           Mon Dec 23 12:15:29 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ROGSAnne_HLS
* Solution:       solution_ROGSAnne
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.91|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|        75|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 77
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp & tmp_4)
	2  / (!tmp) | (!tmp_4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_78 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !50

ST_1: StgValue_79 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !54

ST_1: StgValue_80 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %numberOfPoints), !map !58

ST_1: StgValue_81 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ready), !map !62

ST_1: StgValue_82 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x1), !map !66

ST_1: StgValue_83 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y2), !map !70

ST_1: StgValue_84 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %outputDist), !map !74

ST_1: StgValue_85 (15)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:5
:7  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_86 (16)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:6
:8  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_87 (17)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:7
:9  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [6 x i8]* @p_str4, [15 x i8]* @p_str5, i32 0, i32 0, i32* %numberOfPoints) nounwind

ST_1: StgValue_88 (18)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:8
:10  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str6, i32 0, i32 0, i1* %ready) nounwind

ST_1: StgValue_89 (19)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:9
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %x1, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_90 (20)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:10
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %y2, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_91 (21)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:11
:13  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 1, [8 x i8]* @p_str9, [11 x i8]* @p_str10, i32 0, i32 0, float* %outputDist) nounwind

ST_1: StgValue_92 (22)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:12
:14  call void (...)* @_ssdm_op_SpecProcessDef([9 x i8]* @p_str, i32 2, [15 x i8]* @p_str11) nounwind

ST_1: tmp_5 (23)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:12
:15  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str12)

ST_1: StgValue_94 (24)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:12
:16  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str8) nounwind

ST_1: p_ssdm_reset_v (25)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:12
:17  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_96 (26)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:6
:18  call void (...)* @_ssdm_op_SpecIFCore(i32* %numberOfPoints, [1 x i8]* @p_str8, [10 x i8]* @p_str16, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [17 x i8]* @p_str17)

ST_1: StgValue_97 (27)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:7
:19  call void (...)* @_ssdm_op_SpecIFCore(i1* %ready, [1 x i8]* @p_str8, [10 x i8]* @p_str16, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [17 x i8]* @p_str17)

ST_1: StgValue_98 (28)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:10
:20  call void (...)* @_ssdm_op_SpecIFCore(float* %outputDist, [1 x i8]* @p_str8, [10 x i8]* @p_str16, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [17 x i8]* @p_str17)

ST_1: empty (29)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:10
:21  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (30)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:10
:22  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str12, i32 %tmp_5)

ST_1: StgValue_101 (31)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:10
:23  br label %1


 <State 2>: 3.91ns
ST_2: loop_begin (33)  [1/1] 0.00ns
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_2: tmp (34)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:14
:1  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %ready)

ST_2: StgValue_104 (35)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:14
:2  br i1 %tmp, label %2, label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_2: tmp_15 (37)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:19
:0  %tmp_15 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %numberOfPoints)

ST_2: tmp_16 (38)  [1/1] 2.32ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:23
:1  %tmp_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %x1)

ST_2: tmp_17 (39)  [1/1] 2.32ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:24
:2  %tmp_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %y2)

ST_2: StgValue_108 (40)  [1/1] 1.59ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:26
:3  br label %3


 <State 3>: 6.50ns
ST_3: totalDist (42)  [1/1] 0.00ns
:0  %totalDist = phi double [ 0.000000e+00, %2 ], [ %totalDist_1, %4 ]

ST_3: x (43)  [1/1] 0.00ns
:1  %x = phi i32 [ %tmp_16, %2 ], [ %tmp_18, %4 ]

ST_3: y (44)  [1/1] 0.00ns
:2  %y = phi i32 [ %tmp_17, %2 ], [ %tmp_19, %4 ]

ST_3: i (45)  [1/1] 0.00ns
:3  %i = phi i32 [ 1, %2 ], [ %i_1, %4 ]

ST_3: tmp_4 (46)  [1/1] 3.26ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:26
:4  %tmp_4 = icmp ult i32 %i, %tmp_15

ST_3: StgValue_114 (47)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:26
:5  br i1 %tmp_4, label %4, label %5

ST_3: tmp_18 (49)  [1/1] 2.32ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:28
:0  %tmp_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %x1)

ST_3: tmp_19 (50)  [1/1] 2.32ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:29
:1  %tmp_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %y2)

ST_3: tmp_7 (51)  [1/1] 2.90ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:2  %tmp_7 = sub nsw i32 %tmp_18, %x

ST_3: tmp_9 (53)  [1/1] 2.90ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:4  %tmp_9 = sub nsw i32 %tmp_19, %y

ST_3: i_1 (59)  [1/1] 2.90ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:26
:10  %i_1 = add nsw i32 %i, 1

ST_3: v (62)  [1/1] 6.50ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:37
:0  %v = fptrunc double %totalDist to float

ST_3: StgValue_121 (63)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:37
:1  call void @_ssdm_op_Write.ap_auto.volatile.floatP(float* %outputDist, float %v)

ST_3: StgValue_122 (64)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:38
:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_3: StgValue_123 (66)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:40
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: StgValue_124 (67)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:42
_ZN7_ap_sc_7sc_core4waitEi.exit:1  br label %1


 <State 4>: 6.91ns
ST_4: tmp_8 (52)  [2/2] 6.91ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:3  %tmp_8 = mul nsw i32 %tmp_7, %tmp_7

ST_4: tmp_s (54)  [2/2] 6.91ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:5  %tmp_s = mul nsw i32 %tmp_9, %tmp_9


 <State 5>: 6.91ns
ST_5: tmp_8 (52)  [1/2] 6.91ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:3  %tmp_8 = mul nsw i32 %tmp_7, %tmp_7

ST_5: tmp_s (54)  [1/2] 6.91ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:5  %tmp_s = mul nsw i32 %tmp_9, %tmp_9


 <State 6>: 2.90ns
ST_6: tmp_1 (55)  [1/1] 2.90ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:6  %tmp_1 = add nsw i32 %tmp_s, %tmp_8


 <State 7>: 6.28ns
ST_7: tmp_2 (56)  [6/6] 6.28ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:7  %tmp_2 = sitofp i32 %tmp_1 to double


 <State 8>: 6.28ns
ST_8: tmp_2 (56)  [5/6] 6.28ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:7  %tmp_2 = sitofp i32 %tmp_1 to double


 <State 9>: 6.28ns
ST_9: tmp_2 (56)  [4/6] 6.28ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:7  %tmp_2 = sitofp i32 %tmp_1 to double


 <State 10>: 6.28ns
ST_10: tmp_2 (56)  [3/6] 6.28ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:7  %tmp_2 = sitofp i32 %tmp_1 to double


 <State 11>: 6.28ns
ST_11: tmp_2 (56)  [2/6] 6.28ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:7  %tmp_2 = sitofp i32 %tmp_1 to double


 <State 12>: 6.28ns
ST_12: tmp_2 (56)  [1/6] 6.28ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:7  %tmp_2 = sitofp i32 %tmp_1 to double


 <State 13>: 5.17ns
ST_13: tmp_3 (57)  [57/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 14>: 5.17ns
ST_14: tmp_3 (57)  [56/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 15>: 5.17ns
ST_15: tmp_3 (57)  [55/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 16>: 5.17ns
ST_16: tmp_3 (57)  [54/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 17>: 5.17ns
ST_17: tmp_3 (57)  [53/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 18>: 5.17ns
ST_18: tmp_3 (57)  [52/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 19>: 5.17ns
ST_19: tmp_3 (57)  [51/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 20>: 5.17ns
ST_20: tmp_3 (57)  [50/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 21>: 5.17ns
ST_21: tmp_3 (57)  [49/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 22>: 5.17ns
ST_22: tmp_3 (57)  [48/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 23>: 5.17ns
ST_23: tmp_3 (57)  [47/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 24>: 5.17ns
ST_24: tmp_3 (57)  [46/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 25>: 5.17ns
ST_25: tmp_3 (57)  [45/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 26>: 5.17ns
ST_26: tmp_3 (57)  [44/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 27>: 5.17ns
ST_27: tmp_3 (57)  [43/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 28>: 5.17ns
ST_28: tmp_3 (57)  [42/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 29>: 5.17ns
ST_29: tmp_3 (57)  [41/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 30>: 5.17ns
ST_30: tmp_3 (57)  [40/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 31>: 5.17ns
ST_31: tmp_3 (57)  [39/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 32>: 5.17ns
ST_32: tmp_3 (57)  [38/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 33>: 5.17ns
ST_33: tmp_3 (57)  [37/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 34>: 5.17ns
ST_34: tmp_3 (57)  [36/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 35>: 5.17ns
ST_35: tmp_3 (57)  [35/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 36>: 5.17ns
ST_36: tmp_3 (57)  [34/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 37>: 5.17ns
ST_37: tmp_3 (57)  [33/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 38>: 5.17ns
ST_38: tmp_3 (57)  [32/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 39>: 5.17ns
ST_39: tmp_3 (57)  [31/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 40>: 5.17ns
ST_40: tmp_3 (57)  [30/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 41>: 5.17ns
ST_41: tmp_3 (57)  [29/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 42>: 5.17ns
ST_42: tmp_3 (57)  [28/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 43>: 5.17ns
ST_43: tmp_3 (57)  [27/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 44>: 5.17ns
ST_44: tmp_3 (57)  [26/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 45>: 5.17ns
ST_45: tmp_3 (57)  [25/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 46>: 5.17ns
ST_46: tmp_3 (57)  [24/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 47>: 5.17ns
ST_47: tmp_3 (57)  [23/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 48>: 5.17ns
ST_48: tmp_3 (57)  [22/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 49>: 5.17ns
ST_49: tmp_3 (57)  [21/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 50>: 5.17ns
ST_50: tmp_3 (57)  [20/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 51>: 5.17ns
ST_51: tmp_3 (57)  [19/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 52>: 5.17ns
ST_52: tmp_3 (57)  [18/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 53>: 5.17ns
ST_53: tmp_3 (57)  [17/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 54>: 5.17ns
ST_54: tmp_3 (57)  [16/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 55>: 5.17ns
ST_55: tmp_3 (57)  [15/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 56>: 5.17ns
ST_56: tmp_3 (57)  [14/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 57>: 5.17ns
ST_57: tmp_3 (57)  [13/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 58>: 5.17ns
ST_58: tmp_3 (57)  [12/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 59>: 5.17ns
ST_59: tmp_3 (57)  [11/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 60>: 5.17ns
ST_60: tmp_3 (57)  [10/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 61>: 5.17ns
ST_61: tmp_3 (57)  [9/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 62>: 5.17ns
ST_62: tmp_3 (57)  [8/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 63>: 5.17ns
ST_63: tmp_3 (57)  [7/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 64>: 5.17ns
ST_64: tmp_3 (57)  [6/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 65>: 5.17ns
ST_65: tmp_3 (57)  [5/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 66>: 5.17ns
ST_66: tmp_3 (57)  [4/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 67>: 5.17ns
ST_67: tmp_3 (57)  [3/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 68>: 5.17ns
ST_68: tmp_3 (57)  [2/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 69>: 5.17ns
ST_69: tmp_3 (57)  [1/57] 5.17ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:8  %tmp_3 = call double @llvm.sqrt.f64(double %tmp_2)


 <State 70>: 5.76ns
ST_70: totalDist_1 (58)  [8/8] 5.76ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:9  %totalDist_1 = fadd double %totalDist, %tmp_3


 <State 71>: 5.76ns
ST_71: totalDist_1 (58)  [7/8] 5.76ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:9  %totalDist_1 = fadd double %totalDist, %tmp_3


 <State 72>: 5.76ns
ST_72: totalDist_1 (58)  [6/8] 5.76ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:9  %totalDist_1 = fadd double %totalDist, %tmp_3


 <State 73>: 5.76ns
ST_73: totalDist_1 (58)  [5/8] 5.76ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:9  %totalDist_1 = fadd double %totalDist, %tmp_3


 <State 74>: 5.76ns
ST_74: totalDist_1 (58)  [4/8] 5.76ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:9  %totalDist_1 = fadd double %totalDist, %tmp_3


 <State 75>: 5.76ns
ST_75: totalDist_1 (58)  [3/8] 5.76ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:9  %totalDist_1 = fadd double %totalDist, %tmp_3


 <State 76>: 5.76ns
ST_76: totalDist_1 (58)  [2/8] 5.76ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:9  %totalDist_1 = fadd double %totalDist, %tmp_3


 <State 77>: 5.76ns
ST_77: totalDist_1 (58)  [1/8] 5.76ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:30
:9  %totalDist_1 = fadd double %totalDist, %tmp_3

ST_77: StgValue_201 (60)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:26
:11  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numberOfPoints]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputDist]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_78    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_79    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_80    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_81    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_82    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_83    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_84    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_85    (specport       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_86    (specport       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_87    (specport       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_88    (specport       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_89    (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_90    (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_91    (specport       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_92    (specprocessdef ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5          (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_94    (specprotocol   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ssdm_reset_v (specstatebegin ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_96    (specifcore     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_97    (specifcore     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_98    (specifcore     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty          (specstateend   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_2        (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_101   (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loop_begin     (specloopbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp            (read           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_104   (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15         (read           ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_16         (read           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_17         (read           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_108   (br             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
totalDist      (phi            ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111]
x              (phi            ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000]
y              (phi            ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000]
i              (phi            ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4          (icmp           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_114   (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18         (read           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_19         (read           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_7          (sub            ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9          (sub            ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000]
i_1            (add            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
v              (fptrunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_121   (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_122   (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_123   (wait           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_124   (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8          (mul            ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s          (mul            ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1          (add            ) [ 000000011111100000000000000000000000000000000000000000000000000000000000000000]
tmp_2          (sitodp         ) [ 000000000000011111111111111111111111111111111111111111111111111111111100000000]
tmp_3          (dsqrt          ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111]
totalDist_1    (dadd           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_201   (br             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numberOfPoints">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numberOfPoints"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ready">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ready"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outputDist">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputDist"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_15_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16/2 tmp_18/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_17/2 tmp_19/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_121_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_121/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="totalDist_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="totalDist (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="totalDist_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="64" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="totalDist/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="x_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="y_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="y_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="v/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="67"/>
<pin id="167" dir="0" index="1" bw="64" slack="1"/>
<pin id="168" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="totalDist_1/70 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_7_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_9_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_15_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_16_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_17_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_18_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_19_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_7_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_9_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_8_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_s_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp_2_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_3_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="287" class="1005" name="totalDist_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="totalDist_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="74" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="76" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="78" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="78" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="82" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="80" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="123" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="169"><net_src comp="119" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="86" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="153" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="100" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="134" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="106" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="143" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="153" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="216"><net_src comp="88" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="94" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="225"><net_src comp="100" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="230"><net_src comp="106" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="238"><net_src comp="100" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="243"><net_src comp="106" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="248"><net_src comp="183" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="254"><net_src comp="189" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="260"><net_src comp="195" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="265"><net_src comp="201" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="270"><net_src comp="205" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="275"><net_src comp="209" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="280"><net_src comp="170" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="285"><net_src comp="173" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="290"><net_src comp="165" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputDist | {3 }
 - Input state : 
	Port: DistCalc::DistCalcThread : numberOfPoints | {2 }
	Port: DistCalc::DistCalcThread : ready | {2 }
	Port: DistCalc::DistCalcThread : x1 | {2 3 }
	Port: DistCalc::DistCalcThread : y2 | {2 3 }
  - Chain level:
	State 1
		empty : 1
		empty_2 : 1
	State 2
	State 3
		tmp_4 : 1
		StgValue_114 : 2
		i_1 : 1
		v : 1
		StgValue_121 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dsqrt  |         grp_fu_173        |    0    |   3341  |   2220  |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_165        |    3    |   687   |   1071  |
|----------|---------------------------|---------|---------|---------|
|  sitodp  |         grp_fu_170        |    0    |   412   |   645   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_201        |    4    |   165   |    50   |
|          |         grp_fu_205        |    4    |   165   |    50   |
|----------|---------------------------|---------|---------|---------|
|  fptrunc |          v_fu_160         |    0    |   128   |   277   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        tmp_7_fu_183       |    0    |   101   |    37   |
|          |        tmp_9_fu_189       |    0    |   101   |    37   |
|----------|---------------------------|---------|---------|---------|
|    add   |         i_1_fu_195        |    0    |   101   |    37   |
|          |        tmp_1_fu_209       |    0    |   101   |    37   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |        tmp_4_fu_178       |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_read_fu_88      |    0    |    0    |    0    |
|   read   |     tmp_15_read_fu_94     |    0    |    0    |    0    |
|          |      grp_read_fu_100      |    0    |    0    |    0    |
|          |      grp_read_fu_106      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_121_write_fu_112 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    11   |   5302  |   4477  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_257    |   32   |
|     i_reg_149     |   32   |
|   tmp_15_reg_217  |   32   |
|   tmp_16_reg_222  |   32   |
|   tmp_17_reg_227  |   32   |
|   tmp_18_reg_235  |   32   |
|   tmp_19_reg_240  |   32   |
|   tmp_1_reg_272   |   32   |
|   tmp_2_reg_277   |   64   |
|   tmp_3_reg_282   |   64   |
|   tmp_7_reg_245   |   32   |
|   tmp_8_reg_262   |   32   |
|   tmp_9_reg_251   |   32   |
|    tmp_reg_213    |    1   |
|   tmp_s_reg_267   |   32   |
|totalDist_1_reg_287|   64   |
| totalDist_reg_119 |   64   |
|     x_reg_131     |   32   |
|     y_reg_140     |   32   |
+-------------------+--------+
|       Total       |   705  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| totalDist_reg_119 |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  5302  |  4477  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   705  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  6007  |  4486  |
+-----------+--------+--------+--------+--------+
