FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
//
// Spreadtrum divider clock driver
//
// Copyright (C) 2017 Spreadtrum, Inc.
// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>

#include <linux/clk-provider.h>

#include "div.h"

long sprd_div_helper_round_rate(struct sprd_clk_common *common,
				const struct sprd_div_internal *div,
				unsigned long rate,
				unsigned long *parent_rate)
{
	return divider_round_rate(&common->hw, rate, parent_rate,
				  NULL, div->width, 0);
}
EXPORT_SYMBOL_GPL(sprd_div_helper_round_rate);

static long sprd_div_round_rate(struct clk_hw *hw, unsigned long rate,
				unsigned long *parent_rate)
{
	struct sprd_div *cd = hw_to_sprd_div(hw);

	return sprd_div_helper_round_rate(&cd->common, &cd->div,
					  rate, parent_rate);
}

unsigned long sprd_div_helper_recalc_rate(struct sprd_clk_common *common,
					  const struct sprd_div_internal *div,
					  unsigned long parent_rate)
{
	unsigned long val;
	unsigned int reg;

	regmap_read(common->regmap, common->reg, &reg);
	val = reg >> div->shift;
	val &= (1 << div->width) - 1;

	return divider_recalc_rate(&common->hw, parent_rate, val, NULL, 0,
				   div->width);
}
EXPORT_SYMBOL_GPL(sprd_div_helper_recalc_rate);

static unsigned long sprd_div_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	struct sprd_div *cd = hw_to_sprd_div(hw);
/* bench 4792.2.0 a0e4b27f2ba3 */
/* bench 4792.2.1 aa955ba841e5 */
/* bench 4792.2.2 07f5464013b9 */
/* bench 4792.2.3 86bccba9619c */
/* bench 4792.2.4 89b7c5d6a8a8 */
/* bench 4792.2.5 ae99b6c2ac50 */
/* bench 4792.2.6 2ef0ede05beb */
/* bench 6443.3.0 a95cdbfa4f39 */
/* bench 6443.3.1 d7c2552cca09 */
/* bench 6443.3.2 dcafe55c9042 */
/* bench 6443.3.3 8c34acdb0935 */
/* bench 4792.2.8 8fe096ccc953 */
/* bench 4792.2.9 7e0d507c5092 */

	return sprd_div_helper_recalc_rate(&cd->common, &cd->div, parent_rate);
}

int sprd_div_helper_set_rate(const struct sprd_clk_common *common,
			     const struct sprd_div_internal *div,
			     unsigned long rate,
			     unsigned long parent_rate)
{
	unsigned long val;
	unsigned int reg;

	val = divider_get_val(rate, parent_rate, NULL,
			      div->width, 0);

	regmap_read(common->regmap, common->reg, &reg);
	reg &= ~GENMASK(div->width + div->shift - 1, div->shift);

	regmap_write(common->regmap, common->reg,
			  reg | (val << div->shift));

	return 0;

}
EXPORT_SYMBOL_GPL(sprd_div_helper_set_rate);

static int sprd_div_set_rate(struct clk_hw *hw, unsigned long rate,
			     unsigned long parent_rate)
{
	struct sprd_div *cd = hw_to_sprd_div(hw);

	return sprd_div_helper_set_rate(&cd->common, &cd->div,
					rate, parent_rate);
}

/* bench 19127.1.0 ce671b0f38cb */
/* bench 19127.1.1 10cbfe6d2608 */
/* bench 19127.1.2 c3c1b6d1adce */
/* bench 19127.1.3 2c247da56108 */
/* bench 19127.1.4 d44969657e66 */
/* bench 19127.1.5 9f1a848703c8 */
/* bench 19127.1.6 10ca844f52a4 */
/* bench 19127.1.7 29f98683ecc0 */
/* bench 19127.1.8 3781eaf74d00 */
/* bench 19127.1.9 cfa9910b9359 */
	.round_rate = sprd_div_round_rate,
	.set_rate = sprd_div_set_rate,
};
EXPORT_SYMBOL_GPL(sprd_div_ops);
