# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# datos.txt
# instrucciones.txt
# memory_data.vhd
# memory_instr.vhd
# processorR5_tb.vhd
# runsim_arq_pipe.do
# runsim_arq_pip_noRiesgos.do
# runsim_arq_unic.do
# transcript
# vsim.wlf
# wave_arq.do
# work
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# ** Error: ../rtl/processorRV_Pipe.vhd(367): near "Alu_Op1": (vcom-1576) expecting ';'.
# ** Note: ../rtl/processorRV_Pipe.vhd(479): VHDL Compiler exiting
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/questasim/linux_x86_64/vcom failed.
# Error in macro ./runsim_arq_pipe.do line 19
# /opt/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd"
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:22 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:34:22 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:34:24 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:34:24 on Oct 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:16 on Oct 06,2024, Elapsed time: 0:03:52
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:38:16 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# ** Warning: (vsim-8683) Uninitialized out port /processorrv_tb/i_processor/UnidadRiesgos/stall_pipe has no driver.
# This port will contribute value (U) to the signal network.
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:41:02 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:02 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:41:02 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:02 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:41:02 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:02 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:41:02 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:41:03 on Oct 06,2024, Elapsed time: 0:02:47
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:41:03 on Oct 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# ** Warning: (vsim-8683) Uninitialized out port /processorrv_tb/i_processor/UnidadRiesgos/stall_pipe has no driver.
# This port will contribute value (U) to the signal network.
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:04 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:04 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:04 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:04 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:50:05 on Oct 06,2024, Elapsed time: 0:09:02
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:50:05 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 24385 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:52:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:52:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:52:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:52:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:52:14 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:52:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# ** Error: ../rtl/hazard_unit.vhd(91): (vcom-1627) The sequence of  or  followed by  and  is illegal. Did you forget some parenthesis.
# ** Note: ../rtl/hazard_unit.vhd(94): VHDL Compiler exiting
# End time: 10:52:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/questasim/linux_x86_64/vcom failed.
# Error in macro ./runsim_arq_pipe.do line 18
# /opt/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd"
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:45 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:52:45 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:45 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:52:45 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:45 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:52:45 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:52:48 on Oct 06,2024, Elapsed time: 0:02:43
# Errors: 1, Warnings: 7
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:52:48 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:55:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:55:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:55:17 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:55:17 on Oct 06,2024, Elapsed time: 0:02:29
# Errors: 0, Warnings: 11
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:55:17 on Oct 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:57 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:17:57 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:57 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:17:58 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:17:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:17:59 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:17:59 on Oct 06,2024, Elapsed time: 0:22:42
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:17:59 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 335 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 485 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 635 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 785 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 935 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1085 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1235 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1385 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1535 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1855 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2005 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2155 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2305 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2455 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2605 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2755 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2905 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3055 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3525 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3675 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3825 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3975 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4125 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4275 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4425 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4575 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4725 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5195 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5345 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5495 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5645 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5795 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5945 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6095 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6245 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6395 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6545 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6865 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7015 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7165 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7315 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7465 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7615 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7765 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7915 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8065 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8215 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8535 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8685 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8835 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8985 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9135 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9285 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9435 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9585 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9735 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9885 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10355 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10505 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10655 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10805 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10955 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11105 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11255 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11555 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12025 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12175 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12325 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12475 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12625 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12775 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12925 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13075 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13225 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13545 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13695 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13845 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13995 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14145 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14295 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14445 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14595 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14745 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14895 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15215 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15365 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15515 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15665 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15815 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15965 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16115 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16265 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16415 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16565 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16785 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:12 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:21:12 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:12 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:21:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:21:14 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:21:15 on Oct 06,2024, Elapsed time: 0:03:16
# Errors: 0, Warnings: 111
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:21:15 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 335 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 485 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 635 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 785 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 935 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1085 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1235 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1385 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1535 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1855 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2005 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2155 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2305 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2455 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2605 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2755 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2905 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3055 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3525 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3675 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3825 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3975 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4125 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4275 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4425 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4575 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4725 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5195 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5345 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5495 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5645 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5795 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5945 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6095 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6245 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6395 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6545 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6865 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7015 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7165 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7315 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7465 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7615 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7765 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7915 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8065 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8215 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8535 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8685 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8835 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8985 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9135 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9285 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9435 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9585 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9735 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9885 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10355 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10505 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10655 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10805 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10955 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11105 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11255 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11555 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12025 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12175 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12325 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12475 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12625 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12775 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12925 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13075 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13225 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13545 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13695 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13845 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13995 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14145 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14295 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14445 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14595 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14745 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14895 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15215 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15365 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15515 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15665 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15815 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15965 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16115 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16265 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16415 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16565 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16785 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:23:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:23:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:23:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:17 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:23:17 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:17 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:23:17 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:17 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:23:17 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:17 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:23:17 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:17 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:23:17 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:17 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:23:17 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:17 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:23:17 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:23:17 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:23:17 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:23:18 on Oct 06,2024, Elapsed time: 0:02:03
# Errors: 0, Warnings: 111
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:23:18 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:25:55 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:25:55 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:25:55 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:25:55 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:25:55 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:25:55 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:25:55 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:25:55 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:25:55 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:25:55 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:25:55 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:25:55 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:25:55 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:25:55 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:25:56 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# ** Error: ../rtl/processorRV_Pipe.vhd(359): near "'": (vcom-1576) expecting ';'.
# ** Note: ../rtl/processorRV_Pipe.vhd(479): VHDL Compiler exiting
# End time: 11:25:56 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/questasim/linux_x86_64/vcom failed.
# Error in macro ./runsim_arq_pipe.do line 19
# /opt/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd"
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:26:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:26:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:26:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:26:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:26:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:26:24 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:24 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:26:24 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:24 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:26:24 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:24 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:26:24 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:24 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:26:24 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:26:24 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:26:24 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:26:25 on Oct 06,2024, Elapsed time: 0:03:07
# Errors: 1, Warnings: 10
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:26:25 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 335 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 485 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 635 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 785 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 935 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1085 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1235 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1385 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1535 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1855 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2005 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2155 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2305 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2455 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2605 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2755 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2905 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3055 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3525 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3675 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3825 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3975 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4125 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4275 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4425 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4575 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4725 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5195 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5345 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5495 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5645 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5795 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5945 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6095 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6245 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6395 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6545 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6865 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7015 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7165 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7315 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7465 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7615 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7765 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7915 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8065 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8215 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8535 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8685 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8835 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8985 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9135 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9285 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9435 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9585 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9735 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9885 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10355 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10505 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10655 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10805 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10955 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11105 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11255 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11555 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12025 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12175 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12325 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12475 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12625 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12775 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12925 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13075 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13225 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13545 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13695 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13845 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13995 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14145 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14295 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14445 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14595 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14745 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14895 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15215 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15365 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15515 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15665 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15815 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15965 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16115 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16265 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16415 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16565 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16785 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:47 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:40:48 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:48 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:40:49 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:40:49 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:40:49 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:40:50 on Oct 06,2024, Elapsed time: 0:14:25
# Errors: 0, Warnings: 111
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:40:50 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:49:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:49:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:49:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:49:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:49:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:49:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:49:47 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:47 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:49:47 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:47 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:49:47 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:47 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:49:47 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:49:47 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:49:47 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:49:48 on Oct 06,2024, Elapsed time: 0:08:58
# Errors: 0, Warnings: 11
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:49:48 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:51 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:50:51 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:51 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:50:51 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:51 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:50:51 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:51 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:50:51 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:51 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:50:51 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:51 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:50:51 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:51 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:50:51 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:51 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:50:52 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:52 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:50:52 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:52 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:50:52 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:50:52 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:50:52 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:50:53 on Oct 06,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:50:53 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:53 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:51:53 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:53 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:51:53 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:53 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:51:53 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:53 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:51:53 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:53 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:51:53 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:53 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:51:53 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:53 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:51:53 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:53 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:51:54 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:54 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:51:54 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:54 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:51:54 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:51:54 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:51:54 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:51:55 on Oct 06,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:51:55 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:53:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 11:53:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:53:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 11:53:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 11:54:00 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 11:54:00 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:54:00 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 11:54:00 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 11:54:00 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 11:54:00 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 11:54:00 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 11:54:00 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 11:54:00 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 11:54:01 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:54:02 on Oct 06,2024, Elapsed time: 0:02:07
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 11:54:02 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 255 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 255 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 315 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 445 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 495 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 625 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 675 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 835 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 965 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1015 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1175 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1305 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1355 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1515 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1645 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1695 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1825 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1955 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2065 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2065 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2125 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2255 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2305 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2435 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2485 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2645 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2775 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2825 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2985 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3115 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3165 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3265 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3315 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3445 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3495 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3625 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3755 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3865 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3865 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3925 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4055 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4105 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4235 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4285 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4445 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4575 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4625 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4725 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4775 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4905 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4955 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5055 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5105 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5235 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5285 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5415 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5545 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5655 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5655 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5715 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5845 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5895 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6025 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6075 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6175 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6225 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6355 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6505 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6555 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6685 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6735 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6835 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6885 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7015 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7065 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7195 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7325 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7425 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7475 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7585 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7585 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7645 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7775 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7825 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7925 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7975 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8105 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8155 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8255 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8305 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8465 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8565 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8615 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8745 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8795 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8925 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9055 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9155 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9315 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9315 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9375 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9505 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9555 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9655 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9705 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9835 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9885 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9985 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10035 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10135 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10185 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10285 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10335 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10465 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10515 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10645 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10775 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10925 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11025 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11075 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11185 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11185 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11245 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11345 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11395 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11525 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11575 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11675 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11725 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11825 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11975 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12025 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12155 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12335 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12465 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12565 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12615 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12715 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12765 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12865 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12915 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13015 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13065 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13175 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13175 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13235 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13335 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13385 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13485 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13535 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13635 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13685 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13815 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13865 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13995 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14125 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14225 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14275 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14375 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14425 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14525 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14575 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14675 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14725 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14825 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14875 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14975 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15025 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15125 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15175 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15275 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15325 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15435 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15435 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15495 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15625 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15755 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15855 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15905 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16005 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16055 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16155 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16305 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16355 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16455 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16505 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16605 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16655 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16755 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16805 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16905 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16955 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17055 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17105 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17215 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17215 ns  Iteration: 4  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17315 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
