<stg><name>RunDataFlow_Pipeline_VITIS_LOOP_341_1</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln341 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %add_ln341 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln341 = br i1 %icmp_ln341, void %.split.i, void %_Z12ReadIactBuffRN3hls6streamI8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEEPS4_.exit.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split.i:5 %store_ln341 = store i6 %add_ln341, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
_Z12ReadIactBuffRN3hls6streamI8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEEPS4_.exit.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
.split.i:0 %i_1_cast_i = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast_i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:2 %tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %iacts_stream

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %IACT_TEMP_BUFFER_V_addr = getelementptr i32 %IACT_TEMP_BUFFER_V, i64 0, i64 %i_1_cast_i

]]></Node>
<StgValue><ssdm name="IACT_TEMP_BUFFER_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.split.i:4 %store_ln342 = store i32 %tmp, i5 %IACT_TEMP_BUFFER_V_addr

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.split.i:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="32" name="iacts_stream" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="iacts_stream"/></StgValue>
</port>
<port id="33" name="IACT_TEMP_BUFFER_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="IACT_TEMP_BUFFER_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="35" from="StgValue_34" to="i" fromId="34" toId="5">
</dataflow>
<dataflow id="37" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="38" from="iacts_stream" to="specinterface_ln0" fromId="32" toId="6">
</dataflow>
<dataflow id="40" from="empty_12" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="45" from="empty_13" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="48" from="empty_13" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="49" from="empty_13" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="50" from="empty_13" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="55" from="empty_13" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="56" from="empty_13" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_57" to="store_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="59" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="60" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_41" to="specpipeline_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_34" to="specpipeline_ln0" fromId="34" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_41" to="specpipeline_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="69" from="p_str" to="specpipeline_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="i_1" to="icmp_ln341" fromId="9" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln341" fromId="71" toId="11">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="73" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_75" to="empty" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_75" to="empty" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_75" to="empty" fromId="75" toId="12">
</dataflow>
<dataflow id="79" from="i_1" to="add_ln341" fromId="9" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="add_ln341" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="icmp_ln341" to="br_ln341" fromId="11" toId="14">
</dataflow>
<dataflow id="83" from="add_ln341" to="store_ln341" fromId="13" toId="15">
</dataflow>
<dataflow id="84" from="i" to="store_ln341" fromId="5" toId="15">
</dataflow>
<dataflow id="85" from="i_1" to="i_1_cast_i" fromId="9" toId="16">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="86" toId="17">
</dataflow>
<dataflow id="89" from="empty_24" to="specloopname_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="tmp" fromId="90" toId="18">
</dataflow>
<dataflow id="92" from="iacts_stream" to="tmp" fromId="32" toId="18">
</dataflow>
<dataflow id="93" from="IACT_TEMP_BUFFER_V" to="IACT_TEMP_BUFFER_V_addr" fromId="33" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_94" to="IACT_TEMP_BUFFER_V_addr" fromId="94" toId="19">
</dataflow>
<dataflow id="96" from="i_1_cast_i" to="IACT_TEMP_BUFFER_V_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="97" from="tmp" to="store_ln342" fromId="18" toId="20">
</dataflow>
<dataflow id="98" from="IACT_TEMP_BUFFER_V_addr" to="store_ln342" fromId="19" toId="20">
</dataflow>
<dataflow id="99" from="icmp_ln341" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
