

# ğŸ”€ JK Flip-Flop

## ğŸ“˜ Description

The JK Flip-Flop is a widely-used sequential element that eliminates the **invalid state** of the SR Flip-Flop. When both inputs `J` and `K` are high, the output toggles. This makes it more flexible and robust in practical digital systems like counters, shift registers, and FSMs.

---

## ğŸ§  Theoretical Background

### ğŸ”¹ Inputs:
- `J` â€“ Set (like S)
- `K` â€“ Reset (like R)
- `CLK` â€“ Clock input

### ğŸ”¹ Outputs:
- `Q` â€“ Current output
- `QÌ…` â€“ Complement of Q

### ğŸ”¹ Truth Table:

| CLK (â†‘) | J | K | Q(next) | Description       |
|---------|---|---|---------|-------------------|
| 1       | 0 | 0 | Q       | Hold              |
| 1       | 0 | 1 | 0       | Reset             |
| 1       | 1 | 0 | 1       | Set               |
| 1       | 1 | 1 | ~Q      | **Toggle**        |

> âœ… **Toggle action** solves the invalid state problem in SR Flip-Flop, making JK more versatile.

---

## ğŸ” Why JK is Better Than SR

- âœ… Handles `1,1` input condition with toggling logic
- âœ… No undefined or unstable states
- âœ… Suitable for counters and control circuits

---

## ğŸ§ª Simulation Details

### âœ… Testbench Features:
- Applies all 4 possible input combinations of `(J, K)`
- Clock pulsed using `pulse_clk` task
- Outputs observed and stored in `.vcd` file for waveform inspection

### âš™ï¸ Internal Logic Snippet:
```verilog
always @(posedge clk)
    case({j, k})
        2'b00: q <= q;
        2'b01: q <= 0;
        2'b10: q <= 1;
        2'b11: q <= ~q;
    endcase
````

### ğŸ§¾ Observations from Waveform:

* `J=0, K=0` â†’ Q holds value
* `J=1, K=0` â†’ Q becomes 1 (Set)
* `J=0, K=1` â†’ Q becomes 0 (Reset)
* `J=1, K=1` â†’ Q toggles (complement)

---

## ğŸ“ Project Directory Structure

```
16_JK_Flip_Flop/
â”œâ”€â”€ JK_Flip_Flop.v         # Behavioral Verilog design
â”œâ”€â”€ testbench.v            # Testbench for input combinations
â”œâ”€â”€ JK_Flip_Flop.vcd       # VCD file for waveform
â”œâ”€â”€ images/
â”‚   â””â”€â”€ waveform.png       # Screenshot showing toggle behavior
â””â”€â”€ README.md              # Documentation for the project
```

---

## ğŸ› ï¸ Tools Used

* **Icarus Verilog** â€“ For compiling and simulating `.v` files
* **GTKWave** â€“ For waveform visualization
* Optionally: **VSCode** or **Sublime Text** for editing

---

## ğŸ’¡ Note on Design Style

This is a **behavioral model**, meaning:

* We describe **what** the flip-flop does, not **how** it's built.
* Toggling is modeled using internal feedback (`q <= ~q`) â€” no need for `jq/kq` inputs.

---

## ğŸ”— Author Info

* ğŸ‘¤ [Meet Hodar](https://www.linkedin.com/in/hodar-meet-2200b1284)
* ğŸ“§ [hodarmeet99010@gmail.com](mailto:hodarmeet99010@gmail.com)

```
