

================================================================
== Vivado HLS Report for 'sha512_update_32_2'
================================================================
* Date:           Mon Sep 25 21:40:13 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.17|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+------+------+------+------+---------+
        |                                |                     |   Latency   |   Interval  | Pipeline|
        |            Instance            |        Module       |  min |  max |  min |  max |   Type  |
        +--------------------------------+---------------------+------+------+------+------+---------+
        |grp_sha512_compress_32_fu_366   |sha512_compress_32   |  1279|  1279|  1279|  1279|   none  |
        |grp_sha512_compress_128_fu_378  |sha512_compress_128  |  1199|  1199|  1199|  1199|   none  |
        +--------------------------------+---------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !tmp_1)
3 --> 
	4  / true
4 --> 
	5  / (!or_cond)
	17  / (or_cond)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	10  / (exitcond3)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	16  / (!tmp_s)
	11  / (tmp_s)
11 --> 
	12  / (!exitcond2)
	13  / (exitcond2)
12 --> 
	11  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	16  / (exitcond)
15 --> 
	14  / true
16 --> 
	19  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.64ns
ST_1: temp_buf (7)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:310
:0  %temp_buf = alloca [128 x i8], align 16

ST_1: StgValue_21 (8)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:299
:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str44, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_22 (9)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:300
:2  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str246, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_23 (10)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:301
:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str347, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_24 (11)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:302
:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str448, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_25 (12)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:303
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str549, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_26 (13)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:304
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str650, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_27 (14)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:305
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str751, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: md_curlen_read (15)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:314
:8  %md_curlen_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_1: tmp (16)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:314
:9  %tmp = icmp ugt i64 %md_curlen_read, 128

ST_1: StgValue_30 (17)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:314
:10  br i1 %tmp, label %.loopexit, label %.backedge.preheader

ST_1: inlen (19)  [1/1] 0.00ns
.backedge.preheader:0  %inlen = alloca i64

ST_1: StgValue_32 (20)  [1/1] 0.41ns
.backedge.preheader:1  store i64 32, i64* %inlen

ST_1: StgValue_33 (21)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:317
.backedge.preheader:2  br label %.backedge


 <State 2>: 0.64ns
ST_2: p_01_idx (23)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:334
.backedge:0  %p_01_idx = phi i64 [ %p_01_idx_be, %.backedge.backedge ], [ 0, %.backedge.preheader ]

ST_2: inlen_load (24)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:324
.backedge:1  %inlen_load = load i64* %inlen

ST_2: tmp_1 (25)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:317
.backedge:2  %tmp_1 = icmp eq i64 %inlen_load, 0

ST_2: StgValue_37 (26)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:317
.backedge:3  br i1 %tmp_1, label %.loopexit.loopexit, label %1

ST_2: StgValue_38 (121)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_2: StgValue_39 (123)  [1/1] 0.00ns
.loopexit:0  ret void


 <State 3>: 0.64ns
ST_3: md_curlen_read_1 (28)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:0  %md_curlen_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_3: tmp_2 (29)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:318
:1  %tmp_2 = icmp eq i64 %md_curlen_read_1, 0


 <State 4>: 0.85ns
ST_4: tmp_3 (30)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:2  %tmp_3 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %inlen_load, i32 7, i32 63)

ST_4: icmp (31)  [1/1] 0.80ns  loc: ed25519/src/sha512.cpp:318
:3  %icmp = icmp ne i57 %tmp_3, 0

ST_4: or_cond (32)  [1/1] 0.05ns  loc: ed25519/src/sha512.cpp:318
:4  %or_cond = and i1 %tmp_2, %icmp

ST_4: StgValue_45 (33)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:5  br i1 %or_cond, label %2, label %._crit_edge

ST_4: sum (108)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:334
:0  %sum = add i64 %p_01_idx, 32

ST_4: StgValue_47 (109)  [2/2] 0.00ns  loc: ed25519/src/sha512.cpp:319
:1  call fastcc void @sha512_compress_32([8 x i64]* nocapture %md_state, [64 x i8]* nocapture %in_r, i64 %sum)


 <State 5>: 1.54ns
ST_5: tmp_6 (35)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:0  %tmp_6 = sub i64 128, %md_curlen_read_1

ST_5: tmp_7 (36)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:1  %tmp_7 = icmp ult i64 %inlen_load, %tmp_6

ST_5: n (37)  [1/1] 0.08ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:2  %n = select i1 %tmp_7, i64 %inlen_load, i64 %tmp_6

ST_5: StgValue_51 (38)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:328
._crit_edge:3  br label %3


 <State 6>: 0.82ns
ST_6: i (40)  [1/1] 0.00ns
:0  %i = phi i64 [ 0, %._crit_edge ], [ %i_1, %4 ]

ST_6: tmp_12 (41)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:1  %tmp_12 = trunc i64 %i to i9

ST_6: tmp_13 (42)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:2  %tmp_13 = trunc i64 %i to i8

ST_6: exitcond3 (43)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:328
:3  %exitcond3 = icmp eq i64 %i, %n

ST_6: i_1 (44)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:328
:4  %i_1 = add i64 1, %i

ST_6: StgValue_57 (45)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:5  br i1 %exitcond3, label %5, label %4


 <State 7>: 0.82ns
ST_7: tmp1 (47)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:328
:0  %tmp1 = add i8 32, %tmp_13


 <State 8>: 1.50ns
ST_8: tmp_14 (48)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:334
:1  %tmp_14 = trunc i64 %p_01_idx to i8

ST_8: sum2 (49)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:328
:2  %sum2 = add i8 %tmp1, %tmp_14

ST_8: sum2_cast (50)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:3  %sum2_cast = zext i8 %sum2 to i64

ST_8: in_addr (51)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:4  %in_addr = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_8: in_load (52)  [2/2] 0.68ns  loc: ed25519/src/sha512.cpp:329
:5  %in_load = load i8* %in_addr, align 1


 <State 9>: 1.43ns
ST_9: in_load (52)  [1/2] 0.68ns  loc: ed25519/src/sha512.cpp:329
:5  %in_load = load i8* %in_addr, align 1

ST_9: md_curlen_read_3 (53)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:6  %md_curlen_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_9: tmp_15 (54)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:7  %tmp_15 = trunc i64 %md_curlen_read_3 to i9

ST_9: tmp_5 (55)  [1/1] 0.86ns  loc: ed25519/src/sha512.cpp:329
:8  %tmp_5 = add i9 %tmp_15, %tmp_12

ST_9: tmp_5_cast (56)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:9  %tmp_5_cast = zext i9 %tmp_5 to i64

ST_9: md_buf_addr (57)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:10  %md_buf_addr = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_5_cast

ST_9: StgValue_70 (58)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:329
:11  store i8 %in_load, i8* %md_buf_addr, align 1

ST_9: StgValue_71 (59)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:12  br label %3


 <State 10>: 1.46ns
ST_10: md_curlen_read_2 (61)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:333
:0  %md_curlen_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_10: tmp_8 (62)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:333
:1  %tmp_8 = add i64 %md_curlen_read_2, %n

ST_10: StgValue_74 (63)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:333
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 %tmp_8)

ST_10: inlen_2 (64)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:335
:3  %inlen_2 = sub i64 %inlen_load, %n

ST_10: tmp_s (65)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:336
:4  %tmp_s = icmp eq i64 %tmp_8, 128

ST_10: StgValue_77 (66)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:336
:5  br i1 %tmp_s, label %.preheader5.preheader, label %._crit_edge7

ST_10: StgValue_78 (68)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:337
.preheader5.preheader:0  br label %.preheader5


 <State 11>: 0.82ns
ST_11: temp_index (70)  [1/1] 0.00ns
.preheader5:0  %temp_index = phi i8 [ %temp_index_2, %6 ], [ 0, %.preheader5.preheader ]

ST_11: exitcond2 (71)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:337
.preheader5:1  %exitcond2 = icmp eq i8 %temp_index, -128

ST_11: empty (72)  [1/1] 0.00ns
.preheader5:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_11: temp_index_2 (73)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:337
.preheader5:3  %temp_index_2 = add i8 %temp_index, 1

ST_11: StgValue_83 (74)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:337
.preheader5:4  br i1 %exitcond2, label %7, label %6

ST_11: tmp_9 (76)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:0  %tmp_9 = zext i8 %temp_index to i64

ST_11: md_buf_addr_1 (77)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:1  %md_buf_addr_1 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_9

ST_11: md_buf_load (78)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:338
:2  %md_buf_load = load i8* %md_buf_addr_1, align 1

ST_11: StgValue_87 (83)  [2/2] 0.00ns  loc: ed25519/src/sha512.cpp:340
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)


 <State 12>: 1.14ns
ST_12: md_buf_load (78)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:338
:2  %md_buf_load = load i8* %md_buf_addr_1, align 1

ST_12: temp_buf_addr (79)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:3  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_9

ST_12: StgValue_90 (80)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:338
:4  store i8 %md_buf_load, i8* %temp_buf_addr, align 1

ST_12: StgValue_91 (81)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:337
:5  br label %.preheader5


 <State 13>: 0.43ns
ST_13: StgValue_92 (83)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:340
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)

ST_13: StgValue_93 (84)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:340
:1  br label %.preheader


 <State 14>: 0.82ns
ST_14: temp_index_1 (86)  [1/1] 0.00ns
.preheader:0  %temp_index_1 = phi i8 [ %temp_index_3, %8 ], [ 0, %7 ]

ST_14: exitcond (87)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:343
.preheader:1  %exitcond = icmp eq i8 %temp_index_1, -128

ST_14: empty_83 (88)  [1/1] 0.00ns
.preheader:2  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_14: temp_index_3 (89)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:343
.preheader:3  %temp_index_3 = add i8 %temp_index_1, 1

ST_14: StgValue_98 (90)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:343
.preheader:4  br i1 %exitcond, label %9, label %8

ST_14: tmp_11 (92)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:0  %tmp_11 = zext i8 %temp_index_1 to i64

ST_14: temp_buf_addr_1 (93)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:1  %temp_buf_addr_1 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_11

ST_14: temp_buf_load (94)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:344
:2  %temp_buf_load = load i8* %temp_buf_addr_1, align 1


 <State 15>: 1.14ns
ST_15: temp_buf_load (94)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:344
:2  %temp_buf_load = load i8* %temp_buf_addr_1, align 1

ST_15: md_buf_addr_2 (95)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:3  %md_buf_addr_2 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_11

ST_15: StgValue_104 (96)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:344
:4  store i8 %temp_buf_load, i8* %md_buf_addr_2, align 1

ST_15: StgValue_105 (97)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:343
:5  br label %.preheader


 <State 16>: 0.82ns
ST_16: md_length_read_1 (99)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:346
:0  %md_length_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_16: tmp_10 (100)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:346
:1  %tmp_10 = add i64 %md_length_read_1, 1024

ST_16: StgValue_108 (101)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:346
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_10)

ST_16: StgValue_109 (102)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:347
:3  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 0)

ST_16: StgValue_110 (103)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:348
:4  br label %._crit_edge7

ST_16: StgValue_111 (105)  [1/1] 0.41ns  loc: ed25519/src/sha512.cpp:335
._crit_edge7:0  store i64 %inlen_2, i64* %inlen

ST_16: StgValue_112 (106)  [1/1] 0.43ns
._crit_edge7:1  br label %.backedge.backedge


 <State 17>: 0.82ns
ST_17: StgValue_113 (109)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:319
:1  call fastcc void @sha512_compress_32([8 x i64]* nocapture %md_state, [64 x i8]* nocapture %in_r, i64 %sum)

ST_17: md_length_read (110)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:322
:2  %md_length_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_17: tmp_4 (111)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:322
:3  %tmp_4 = add i64 %md_length_read, 1024

ST_17: StgValue_116 (112)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:322
:4  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_4)


 <State 18>: 1.23ns
ST_18: inlen_1 (113)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:324
:5  %inlen_1 = add i64 %inlen_load, -128

ST_18: StgValue_118 (114)  [1/1] 0.41ns  loc: ed25519/src/sha512.cpp:324
:6  store i64 %inlen_1, i64* %inlen

ST_18: StgValue_119 (115)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:325
:7  br label %.backedge.backedge


 <State 19>: 0.82ns
ST_19: p_pn (117)  [1/1] 0.00ns (grouped into LUT with out node p_01_idx_be)
.backedge.backedge:0  %p_pn = phi i64 [ 128, %2 ], [ %n, %._crit_edge7 ]

ST_19: p_01_idx_be (118)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:334 (out node of the LUT)
.backedge.backedge:1  %p_01_idx_be = add i64 %p_pn, %p_01_idx

ST_19: StgValue_122 (119)  [1/1] 0.00ns
.backedge.backedge:2  br label %.backedge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ md_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ md_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ md_curlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ md_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ K]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_buf         (alloca           ) [ 00111111111111111111]
StgValue_21      (specresourcelimit) [ 00000000000000000000]
StgValue_22      (specresourcelimit) [ 00000000000000000000]
StgValue_23      (specresourcelimit) [ 00000000000000000000]
StgValue_24      (specresourcelimit) [ 00000000000000000000]
StgValue_25      (specresourcelimit) [ 00000000000000000000]
StgValue_26      (specresourcelimit) [ 00000000000000000000]
StgValue_27      (specresourcelimit) [ 00000000000000000000]
md_curlen_read   (read             ) [ 00000000000000000000]
tmp              (icmp             ) [ 01111111111111111111]
StgValue_30      (br               ) [ 00000000000000000000]
inlen            (alloca           ) [ 01111111111111111111]
StgValue_32      (store            ) [ 00000000000000000000]
StgValue_33      (br               ) [ 01111111111111111111]
p_01_idx         (phi              ) [ 00111111111111111111]
inlen_load       (load             ) [ 00011111111000000110]
tmp_1            (icmp             ) [ 00111111111111111111]
StgValue_37      (br               ) [ 00000000000000000000]
StgValue_38      (br               ) [ 00000000000000000000]
StgValue_39      (ret              ) [ 00000000000000000000]
md_curlen_read_1 (read             ) [ 00001100000000000000]
tmp_2            (icmp             ) [ 00001000000000000000]
tmp_3            (partselect       ) [ 00000000000000000000]
icmp             (icmp             ) [ 00000000000000000000]
or_cond          (and              ) [ 00111111111111111111]
StgValue_45      (br               ) [ 00000000000000000000]
sum              (add              ) [ 00000000000000000100]
tmp_6            (sub              ) [ 00000000000000000000]
tmp_7            (icmp             ) [ 00000000000000000000]
n                (select           ) [ 00111011111111111111]
StgValue_51      (br               ) [ 00111111111111111111]
i                (phi              ) [ 00000010000000000000]
tmp_12           (trunc            ) [ 00000001110000000000]
tmp_13           (trunc            ) [ 00000001000000000000]
exitcond3        (icmp             ) [ 00111111111111111111]
i_1              (add              ) [ 00111111111111111111]
StgValue_57      (br               ) [ 00000000000000000000]
tmp1             (add              ) [ 00000000100000000000]
tmp_14           (trunc            ) [ 00000000000000000000]
sum2             (add              ) [ 00000000000000000000]
sum2_cast        (zext             ) [ 00000000000000000000]
in_addr          (getelementptr    ) [ 00000000010000000000]
in_load          (load             ) [ 00000000000000000000]
md_curlen_read_3 (read             ) [ 00000000000000000000]
tmp_15           (trunc            ) [ 00000000000000000000]
tmp_5            (add              ) [ 00000000000000000000]
tmp_5_cast       (zext             ) [ 00000000000000000000]
md_buf_addr      (getelementptr    ) [ 00000000000000000000]
StgValue_70      (store            ) [ 00000000000000000000]
StgValue_71      (br               ) [ 00111111111111111111]
md_curlen_read_2 (read             ) [ 00000000000000000000]
tmp_8            (add              ) [ 00000000000000000000]
StgValue_74      (write            ) [ 00000000000000000000]
inlen_2          (sub              ) [ 00000000000111111000]
tmp_s            (icmp             ) [ 00111111111111111111]
StgValue_77      (br               ) [ 00000000000000000000]
StgValue_78      (br               ) [ 00111111111111111111]
temp_index       (phi              ) [ 00000000000100000000]
exitcond2        (icmp             ) [ 00111111111111111111]
empty            (speclooptripcount) [ 00000000000000000000]
temp_index_2     (add              ) [ 00111111111111111111]
StgValue_83      (br               ) [ 00000000000000000000]
tmp_9            (zext             ) [ 00000000000010000000]
md_buf_addr_1    (getelementptr    ) [ 00000000000010000000]
md_buf_load      (load             ) [ 00000000000000000000]
temp_buf_addr    (getelementptr    ) [ 00000000000000000000]
StgValue_90      (store            ) [ 00000000000000000000]
StgValue_91      (br               ) [ 00111111111111111111]
StgValue_92      (call             ) [ 00000000000000000000]
StgValue_93      (br               ) [ 00111111111111111111]
temp_index_1     (phi              ) [ 00000000000000100000]
exitcond         (icmp             ) [ 00111111111111111111]
empty_83         (speclooptripcount) [ 00000000000000000000]
temp_index_3     (add              ) [ 00111111111111111111]
StgValue_98      (br               ) [ 00000000000000000000]
tmp_11           (zext             ) [ 00000000000000010000]
temp_buf_addr_1  (getelementptr    ) [ 00000000000000010000]
temp_buf_load    (load             ) [ 00000000000000000000]
md_buf_addr_2    (getelementptr    ) [ 00000000000000000000]
StgValue_104     (store            ) [ 00000000000000000000]
StgValue_105     (br               ) [ 00111111111111111111]
md_length_read_1 (read             ) [ 00000000000000000000]
tmp_10           (add              ) [ 00000000000000000000]
StgValue_108     (write            ) [ 00000000000000000000]
StgValue_109     (write            ) [ 00000000000000000000]
StgValue_110     (br               ) [ 00000000000000000000]
StgValue_111     (store            ) [ 00000000000000000000]
StgValue_112     (br               ) [ 00111111111111111111]
StgValue_113     (call             ) [ 00000000000000000000]
md_length_read   (read             ) [ 00000000000000000000]
tmp_4            (add              ) [ 00000000000000000000]
StgValue_116     (write            ) [ 00000000000000000000]
inlen_1          (add              ) [ 00000000000000000000]
StgValue_118     (store            ) [ 00000000000000000000]
StgValue_119     (br               ) [ 00111111111111111111]
p_pn             (phi              ) [ 00000000000000000001]
p_01_idx_be      (add              ) [ 01111111111111111111]
StgValue_122     (br               ) [ 01111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="md_length">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_length"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="md_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="md_curlen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_curlen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="md_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str448"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str549"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str650"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str751"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_128"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="temp_buf_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_buf/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="inlen_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inlen/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_curlen_read/1 md_curlen_read_1/3 md_curlen_read_3/9 md_curlen_read_2/10 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_74/10 StgValue_109/16 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_read_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_length_read_1/16 md_length_read/17 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="64" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_108/16 StgValue_116/17 "/>
</bind>
</comp>

<comp id="105" class="1004" name="in_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="md_buf_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_70/9 md_buf_load/11 StgValue_104/15 "/>
</bind>
</comp>

<comp id="130" class="1004" name="md_buf_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_1/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="temp_buf_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="1"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr/12 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_90/12 temp_buf_load/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="temp_buf_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr_1/14 "/>
</bind>
</comp>

<comp id="157" class="1004" name="md_buf_addr_2_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="1"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_2/15 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_01_idx_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_01_idx_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_idx/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="64" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="temp_index_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="temp_index_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index/11 "/>
</bind>
</comp>

<comp id="200" class="1005" name="temp_index_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index_1 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="temp_index_1_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index_1/14 "/>
</bind>
</comp>

<comp id="211" class="1005" name="reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_pn (phireg) sum tmp1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_pn_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="6"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="64" slack="7"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_pn/19 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 i_1/6 tmp1/7 sum2/8 tmp_5/9 tmp_8/10 temp_index_2/11 temp_index_3/14 tmp_10/16 tmp_4/17 inlen_1/18 p_01_idx_be/19 "/>
</bind>
</comp>

<comp id="242" class="1005" name="i_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="temp_index_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="temp_index_3_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="p_01_idx_be_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx_be "/>
</bind>
</comp>

<comp id="296" class="1005" name="inlen_2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="4"/>
<pin id="298" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="inlen_2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="2"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/5 inlen_2/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 tmp_2/3 exitcond3/6 tmp_s/10 exitcond2/11 exitcond/14 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="57" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="3"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_sha512_compress_32_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="0" index="3" bw="64" slack="0"/>
<pin id="371" dir="0" index="4" bw="64" slack="0"/>
<pin id="372" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_sha512_compress_128_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="382" dir="0" index="3" bw="64" slack="0"/>
<pin id="383" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_87/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="StgValue_32_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="inlen_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inlen_load/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="57" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="2"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="or_cond_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="n_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="3"/>
<pin id="414" dir="0" index="2" bw="64" slack="0"/>
<pin id="415" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_13_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_14_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="6"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sum2_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_15_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_5_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_9_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_11_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_111_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="4"/>
<pin id="458" dir="0" index="1" bw="64" slack="10"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/16 "/>
</bind>
</comp>

<comp id="461" class="1004" name="StgValue_118_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="5"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/18 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="470" class="1005" name="inlen_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inlen "/>
</bind>
</comp>

<comp id="478" class="1005" name="inlen_load_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="2"/>
<pin id="480" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inlen_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="md_curlen_read_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="2"/>
<pin id="492" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="md_curlen_read_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="n_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_12_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="3"/>
<pin id="513" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_13_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="524" class="1005" name="in_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="1"/>
<pin id="526" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_s_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="4"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_9_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="1"/>
<pin id="538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="541" class="1005" name="md_buf_addr_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="1"/>
<pin id="543" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="md_buf_addr_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_11_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="1"/>
<pin id="551" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="554" class="1005" name="temp_buf_addr_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="1"/>
<pin id="556" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_buf_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="112" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="124" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="144" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="231"><net_src comp="166" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="237"><net_src comp="222" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="241"><net_src comp="182" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="245"><net_src comp="222" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="253"><net_src comp="211" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="262"><net_src comp="78" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="263"><net_src comp="222" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="269"><net_src comp="193" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="277"><net_src comp="222" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="278"><net_src comp="254" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="280"><net_src comp="204" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="285"><net_src comp="222" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="286"><net_src comp="257" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="290"><net_src comp="91" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="292"><net_src comp="222" pin="2"/><net_sink comp="97" pin=2"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="306"><net_src comp="215" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="307"><net_src comp="166" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="316"><net_src comp="222" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="317"><net_src comp="293" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="336"><net_src comp="318" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="342"><net_src comp="78" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="349"><net_src comp="78" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="318" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="360"><net_src comp="182" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="361"><net_src comp="222" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="363"><net_src comp="193" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="365"><net_src comp="204" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="2" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="222" pin="2"/><net_sink comp="366" pin=3"/></net>

<net id="377"><net_src comp="10" pin="0"/><net_sink comp="366" pin=4"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="2" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="10" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="405"><net_src comp="396" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="410"><net_src comp="350" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="355" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="318" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="182" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="182" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="166" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="434"><net_src comp="222" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="439"><net_src comp="78" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="444"><net_src comp="222" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="449"><net_src comp="193" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="454"><net_src comp="204" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="460"><net_src comp="296" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="222" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="338" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="74" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="481"><net_src comp="392" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="493"><net_src comp="78" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="498"><net_src comp="344" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="506"><net_src comp="411" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="514"><net_src comp="418" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="519"><net_src comp="422" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="527"><net_src comp="105" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="532"><net_src comp="344" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="446" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="544"><net_src comp="130" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="552"><net_src comp="451" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="557"><net_src comp="150" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: md_length | {16 17 }
	Port: md_state | {4 11 13 17 }
	Port: md_curlen | {10 16 }
	Port: md_buf | {9 15 }
 - Input state : 
	Port: sha512_update_32.2 : md_length | {16 17 }
	Port: sha512_update_32.2 : md_state | {4 11 13 17 }
	Port: sha512_update_32.2 : md_curlen | {1 3 9 10 }
	Port: sha512_update_32.2 : md_buf | {11 12 }
	Port: sha512_update_32.2 : in_r | {4 8 9 17 }
	Port: sha512_update_32.2 : K | {4 11 13 17 }
  - Chain level:
	State 1
		StgValue_30 : 1
		StgValue_32 : 1
	State 2
		tmp_1 : 1
		StgValue_37 : 2
	State 3
	State 4
		icmp : 1
		or_cond : 2
		StgValue_45 : 2
		StgValue_47 : 1
	State 5
		tmp_7 : 1
		n : 2
	State 6
		tmp_12 : 1
		tmp_13 : 1
		exitcond3 : 1
		i_1 : 1
		StgValue_57 : 2
	State 7
	State 8
		sum2 : 1
		sum2_cast : 2
		in_addr : 3
		in_load : 4
	State 9
		tmp_5 : 1
		tmp_5_cast : 2
		md_buf_addr : 3
		StgValue_70 : 4
	State 10
		StgValue_74 : 1
		tmp_s : 1
		StgValue_77 : 2
	State 11
		exitcond2 : 1
		temp_index_2 : 1
		StgValue_83 : 2
		tmp_9 : 1
		md_buf_addr_1 : 2
		md_buf_load : 3
	State 12
		StgValue_90 : 1
	State 13
	State 14
		exitcond : 1
		temp_index_3 : 1
		StgValue_98 : 2
		tmp_11 : 1
		temp_buf_addr_1 : 2
		temp_buf_load : 3
	State 15
		StgValue_104 : 1
	State 16
		StgValue_108 : 1
	State 17
		StgValue_116 : 1
	State 18
		StgValue_118 : 1
	State 19
		p_01_idx_be : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   |  grp_sha512_compress_32_fu_366 |    8    | 9.49503 |   1960  |   6773  |
|          | grp_sha512_compress_128_fu_378 |    8    | 9.22142 |   1896  |   6729  |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |           grp_fu_222           |    0    |    0    |   197   |    70   |
|----------|--------------------------------|---------|---------|---------|---------|
|    sub   |           grp_fu_318           |    0    |    0    |   197   |    70   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           tmp_fu_338           |    0    |    0    |    0    |    32   |
|   icmp   |           grp_fu_344           |    0    |    0    |    0    |    32   |
|          |           icmp_fu_350          |    0    |    0    |    0    |    29   |
|          |          tmp_7_fu_355          |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |            n_fu_411            |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         or_cond_fu_406         |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |         grp_read_fu_78         |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_91         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_84        |    0    |    0    |    0    |    0    |
|          |         grp_write_fu_97        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|          tmp_3_fu_396          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_12_fu_418         |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_13_fu_422         |    0    |    0    |    0    |    0    |
|          |          tmp_14_fu_426         |    0    |    0    |    0    |    0    |
|          |          tmp_15_fu_436         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        sum2_cast_fu_431        |    0    |    0    |    0    |    0    |
|   zext   |        tmp_5_cast_fu_441       |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_446          |    0    |    0    |    0    |    0    |
|          |          tmp_11_fu_451         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    16   | 18.7165 |   4250  |  13833  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|temp_buf|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_1_reg_242      |   64   |
|        i_reg_178       |   64   |
|     in_addr_reg_524    |    6   |
|     inlen_2_reg_296    |   64   |
|   inlen_load_reg_478   |   64   |
|      inlen_reg_470     |   64   |
|  md_buf_addr_1_reg_541 |    7   |
|md_curlen_read_1_reg_490|   64   |
|        n_reg_503       |   64   |
|   p_01_idx_be_reg_293  |   64   |
|    p_01_idx_reg_166    |   64   |
|         reg_211        |   64   |
| temp_buf_addr_1_reg_554|    7   |
|  temp_index_1_reg_200  |    8   |
|  temp_index_2_reg_254  |    8   |
|  temp_index_3_reg_257  |    8   |
|   temp_index_reg_189   |    8   |
|     tmp_11_reg_549     |   64   |
|     tmp_12_reg_511     |    9   |
|     tmp_13_reg_516     |    8   |
|      tmp_2_reg_495     |    1   |
|      tmp_9_reg_536     |   64   |
|       tmp_reg_466      |    1   |
|      tmp_s_reg_529     |    1   |
+------------------------+--------+
|          Total         |   840  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_84  |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_112 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_124 |  p0  |   4  |   7  |   28   ||    17   |
| grp_access_fu_124 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_144 |  p0  |   3  |   7  |   21   ||    13   |
|  p_01_idx_reg_166 |  p0  |   2  |  64  |   128  ||    9    |
|      reg_211      |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_222    |  p0  |  11  |  64  |   704  ||    55   |
|     grp_fu_222    |  p1  |  10  |  64  |   640  ||    33   |
|     grp_fu_318    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_318    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_344    |  p0  |   6  |  64  |   384  ||    33   |
|     grp_fu_344    |  p1  |   4  |  64  |   256  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2701  ||  6.3825 ||   223   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   18   |  4250  |  13833 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   223  |
|  Register |    -   |    -   |   840  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   25   |  5090  |  14056 |
+-----------+--------+--------+--------+--------+
