*design* DebussyLib (btIdent Verdi_S-2021.09-SP2-9)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ./sim_define.v
        ../../../source/myCPU/rev00/SMU_RV32I_System.v
        ../../../source/myCPU/rev00/ASYNC_RAM_DP_WBE.v
        ../../../source/myCPU/rev00/datapath.sv
        ../../../source/myCPU/rev00/maindec.sv
        ../../../source/myCPU/rev00/branch_logic.sv
        ../../../source/myCPU/rev00/aludec.sv
        ../../../source/myCPU/rev00/alu.sv
        ../../../source/myCPU/rev00/controller.sv
        ../../../source/myCPU/rev00/riscvpipeline.sv
        ../../../source/myCPU/rev00/reg_file_async.v
        ../../../source/myCPU/rev00/ID_EX.sv
        ../../../source/myCPU/rev00/EX_MEM.sv
        ../../../source/myCPU/rev00/IF_ID.sv
        ../../../source/myCPU/rev00/MEM_WB.sv
        ../../../source/myCPU/rev00/building_blocks/BE_logic.sv
        ../../../source/myCPU/rev00/building_blocks/adder.sv
        ../../../source/myCPU/rev00/building_blocks/mux3.sv
        ../../../source/myCPU/rev00/building_blocks/mux2.sv
        ../../../source/myCPU/rev00/building_blocks/extend.sv
        ../../../source/myCPU/rev00/building_blocks/flopr.sv
        ../../../source/myCPU/rev00/building_blocks/flopenr.sv
        ../../testbench/cpu_tb.v

Highest level modules:
flopr
cpu_tb


*Warning* Failed to find the specified instance parameter RESET_VALUE in the master flopenr
"../../../source/myCPU/rev00/datapath.sv", 230: 
Total	0 error(s),   1 warning(s)
