// Seed: 3942566395
module module_0;
  logic id_1 = id_1;
  assign module_3.id_4 = 0;
  assign module_1.id_0 = 0;
endmodule
macromodule module_1 (
    input wire id_0
);
  logic [-1 : -1] id_2;
  module_0 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_2 (
    input wire id_0
);
  wire id_2 = id_0;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output wor   id_0
    , id_6,
    input  tri1  id_1,
    inout  tri1  id_2,
    input  uwire id_3,
    input  wand  id_4
);
  logic id_7;
  ;
  logic id_8[~  -1 'd0 : -1];
  module_0 modCall_1 ();
endmodule
