Command: vcs -Mupdate tb.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v \
-v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v \
-o results_1 -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt \
-l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Wed May 28 19:43:01 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'tb.sv'
Parsing included file 'top.sv'.
Back to file 'tb.sv'.
Top Level Modules:
       tb_top
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
top.sv, 19
"counter_and_parity counter_and_parity( .clk (clk),  .rst (rst),  .enable (enable),  .counter (counter),  .busy (busy),  .parity_stored (parity_stored),  .enable_last (enable_last),  .error_detected (error_detected),  .corrected_counter (corrected_counter),  .corrected_parity (corrected_parity));"
  The following 64-bit expression is connected to 128-bit port "counter" of 
  module "counter_and_parity", instance "counter_and_parity".
  Expression: counter
  Instantiated module defined at: "top.sv", 49
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
top.sv, 19
"counter_and_parity counter_and_parity( .clk (clk),  .rst (rst),  .enable (enable),  .counter (counter),  .busy (busy),  .parity_stored (parity_stored),  .enable_last (enable_last),  .error_detected (error_detected),  .corrected_counter (corrected_counter),  .corrected_parity (corrected_parity));"
  The following 48-bit expression is connected to 96-bit port "parity_stored" 
  of module "counter_and_parity", instance "counter_and_parity".
  Expression: parity_stored
  Instantiated module defined at: "top.sv", 49
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
top.sv, 19
"counter_and_parity counter_and_parity( .clk (clk),  .rst (rst),  .enable (enable),  .counter (counter),  .busy (busy),  .parity_stored (parity_stored),  .enable_last (enable_last),  .error_detected (error_detected),  .corrected_counter (corrected_counter),  .corrected_parity (corrected_parity));"
  The following 64-bit expression is connected to 128-bit port 
  "corrected_counter" of module "counter_and_parity", instance 
  "counter_and_parity".
  Expression: corrected_counter
  Instantiated module defined at: "top.sv", 49
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
top.sv, 19
"counter_and_parity counter_and_parity( .clk (clk),  .rst (rst),  .enable (enable),  .counter (counter),  .busy (busy),  .parity_stored (parity_stored),  .enable_last (enable_last),  .error_detected (error_detected),  .corrected_counter (corrected_counter),  .corrected_parity (corrected_parity));"
  The following 48-bit expression is connected to 96-bit port 
  "corrected_parity" of module "counter_and_parity", instance 
  "counter_and_parity".
  Expression: corrected_parity
  Instantiated module defined at: "top.sv", 49
  Use +lint=PCWM for more details.

VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb_top
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../results_1.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../results_1 ]; then chmod a-x ../results_1; fi
g++  -o ../results_1      -rdynamic  -Wl,-rpath='$ORIGIN'/results_1.daidir -Wl,-rpath=./results_1.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _4040950_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a -luclinative \
/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../results_1 up to date
CPU time: .404 seconds to compile + .247 seconds to elab + .257 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
