// Seed: 1381763582
`default_nettype id_2
module module_0 (
    output logic id_0
    , id_8,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic sample,
    output id_7
);
  always @(1 or 1'b0) begin
    #1;
  end
  always @(negedge id_3) begin
    id_7 = id_5 < id_1 ? 1 - 1 : 0;
  end
  logic id_9;
endmodule
