// Seed: 467599469
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1#(1) = 1;
  logic id_2;
  logic id_3;
  logic id_4;
  initial begin
    id_1 <= #1 1;
  end
endmodule
