============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 22:25:05 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../tx_control.v
HDL-1007 : analyze verilog file ../../calculate_rx.v
HDL-1007 : analyze verilog file ../../tx_bitrate.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 15 view nodes, 25 trigger nets, 25 data nets.
KIT-1004 : Chipwatcher code = 1100100000100010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 2117/51 useful/useless nets, 1160/43 useful/useless insts
SYN-1016 : Merged 68 instances.
SYN-1032 : 1750/26 useful/useless nets, 1554/26 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1734/16 useful/useless nets, 1542/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 429 better
SYN-1014 : Optimize round 2
SYN-1032 : 1430/30 useful/useless nets, 1238/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 12 instances.
SYN-2501 : Optimize round 1, 26 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1843/2 useful/useless nets, 1653/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 200 (3.89), #lev = 5 (2.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 216 (3.90), #lev = 4 (1.96)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 652 instances into 216 LUTs, name keeping = 77%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 101 adder to BLE ...
SYN-4008 : Packed 101 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.118896s wall, 1.015625s user + 0.109375s system = 1.125000s CPU (100.5%)

RUN-1004 : used memory is 118 MB, reserved memory is 81 MB, peak memory is 122 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U3/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U6/rTX_Data_n will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U8/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (272 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4024 : Net "TX_Data_Valid" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net TX_Data_Valid as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 187 clock pins.
SYN-4015 : Create BUFG instance for clk Net TX_Data_Valid to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1066 instances
RUN-0007 : 422 luts, 487 seqs, 74 mslices, 48 lslices, 25 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1256 nets
RUN-1001 : 670 nets have 2 pins
RUN-1001 : 484 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     32      
RUN-1001 :   No   |  No   |  Yes  |     187     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     268     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |   4   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 27
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1064 instances, 422 luts, 487 seqs, 122 slices, 23 macros(122 instances: 74 mslices 48 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 313216
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1064.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 185311, overlap = 4.5
PHY-3002 : Step(2): len = 130655, overlap = 4.5
PHY-3002 : Step(3): len = 92447.9, overlap = 6.75
PHY-3002 : Step(4): len = 75305.2, overlap = 6.75
PHY-3002 : Step(5): len = 64744.9, overlap = 2.25
PHY-3002 : Step(6): len = 57881.2, overlap = 2.25
PHY-3002 : Step(7): len = 46712.3, overlap = 6.75
PHY-3002 : Step(8): len = 43123.8, overlap = 6.75
PHY-3002 : Step(9): len = 36672.8, overlap = 6.75
PHY-3002 : Step(10): len = 36200.3, overlap = 2.25
PHY-3002 : Step(11): len = 29695.8, overlap = 6.75
PHY-3002 : Step(12): len = 29743.2, overlap = 6.75
PHY-3002 : Step(13): len = 27102.2, overlap = 6.75
PHY-3002 : Step(14): len = 26649.2, overlap = 6.75
PHY-3002 : Step(15): len = 26546.1, overlap = 6.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134449
PHY-3002 : Step(16): len = 26676.3, overlap = 2.5
PHY-3002 : Step(17): len = 26119.8, overlap = 2.5625
PHY-3002 : Step(18): len = 25354.9, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005287s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(19): len = 24214, overlap = 5.21875
PHY-3002 : Step(20): len = 24578.2, overlap = 5.125
PHY-3002 : Step(21): len = 24734, overlap = 4.8125
PHY-3002 : Step(22): len = 24360.1, overlap = 6.78125
PHY-3002 : Step(23): len = 23334.5, overlap = 14.9375
PHY-3002 : Step(24): len = 23255.6, overlap = 20.5625
PHY-3002 : Step(25): len = 21455.6, overlap = 22.9375
PHY-3002 : Step(26): len = 21474.2, overlap = 25.8438
PHY-3002 : Step(27): len = 21538.3, overlap = 25.9062
PHY-3002 : Step(28): len = 20347.7, overlap = 24.7188
PHY-3002 : Step(29): len = 19905.9, overlap = 23.5312
PHY-3002 : Step(30): len = 19753.9, overlap = 23.125
PHY-3002 : Step(31): len = 19712.4, overlap = 22.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000104211
PHY-3002 : Step(32): len = 18977.9, overlap = 23.625
PHY-3002 : Step(33): len = 19150.9, overlap = 23.7812
PHY-3002 : Step(34): len = 19150.9, overlap = 23.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000208421
PHY-3002 : Step(35): len = 18918.4, overlap = 24.4375
PHY-3002 : Step(36): len = 18918.4, overlap = 24.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000416842
PHY-3002 : Step(37): len = 18951, overlap = 23.9062
PHY-3002 : Step(38): len = 18989, overlap = 23.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000833685
PHY-3002 : Step(39): len = 18913.6, overlap = 22.4062
PHY-3002 : Step(40): len = 18943, overlap = 22.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00166737
PHY-3002 : Step(41): len = 18969.4, overlap = 23.0938
PHY-3002 : Step(42): len = 19004.5, overlap = 22.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00333474
PHY-3002 : Step(43): len = 18932.5, overlap = 21.0938
PHY-3002 : Step(44): len = 18941.6, overlap = 21.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02179e-05
PHY-3002 : Step(45): len = 19440.5, overlap = 45.7812
PHY-3002 : Step(46): len = 19440.5, overlap = 45.7812
PHY-3002 : Step(47): len = 18978.7, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04357e-05
PHY-3002 : Step(48): len = 20388.5, overlap = 37.5625
PHY-3002 : Step(49): len = 20388.5, overlap = 37.5625
PHY-3002 : Step(50): len = 19878.7, overlap = 36.5312
PHY-3002 : Step(51): len = 19878.7, overlap = 36.5312
PHY-3002 : Step(52): len = 20376.3, overlap = 32.9375
PHY-3002 : Step(53): len = 20376.3, overlap = 32.9375
PHY-3002 : Step(54): len = 20155.1, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08714e-05
PHY-3002 : Step(55): len = 21493, overlap = 26.8125
PHY-3002 : Step(56): len = 21727.1, overlap = 25
PHY-3002 : Step(57): len = 21873, overlap = 23.1875
PHY-3002 : Step(58): len = 21628.6, overlap = 22.1875
PHY-3002 : Step(59): len = 21675.8, overlap = 21.9688
PHY-3002 : Step(60): len = 21157.7, overlap = 22.25
PHY-3002 : Step(61): len = 20999.1, overlap = 22.8125
PHY-3002 : Step(62): len = 20673.6, overlap = 21.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.17429e-05
PHY-3002 : Step(63): len = 20700.7, overlap = 20.9688
PHY-3002 : Step(64): len = 20643.8, overlap = 19.5
PHY-3002 : Step(65): len = 20640.8, overlap = 19.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 49.78 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1256.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23728, over cnt = 103(0%), over = 349, worst = 19
PHY-1001 : End global iterations;  0.057306s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (136.3%)

PHY-1001 : Congestion index: top1 = 26.08, top5 = 13.68, top10 = 8.19, top15 = 5.67.
PHY-1001 : End incremental global routing;  0.116849s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (120.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5091, tnet num: 1254, tinst num: 1064, tnode num: 6847, tedge num: 8322.
TMR-2509 : Cut connection from U8/rTX_n1_syn_22.d to U8/rTX_n1_syn_22.o.
TMR-2509 : Cut connection from U8/rTX_reg_syn_14.e to U8/rTX_reg_syn_14.o.
TMR-2509 : Cut connection from U8/rTX_n_syn_1.d to U8/rTX_n_syn_1.o.
TMR-2509 : Cut connection from U8/State_b1[1]_syn_3.d to U8/State_b1[1]_syn_3.o.
TMR-2509 : Cut connection from U8/State_b1[3]_syn_3.c to U8/State_b1[3]_syn_3.o.
TMR-2509 : Cut connection from U8/reg0_syn_59.c to U8/reg0_syn_59.o.
TMR-2509 : Cut connection from U8/State_b1[2]_syn_2.c to U8/State_b1[2]_syn_2.o.
TMR-2509 : Cut connection from U8/State_b1[0]_syn_1.d to U8/State_b1[0]_syn_1.o.
TMR-2509 : Cut connection from U8/reg0_syn_54.d to U8/reg0_syn_54.o.
TMR-2509 : Cut connection from U7/Count_BPS_b[11]_syn_1.a to U7/Count_BPS_b[11]_syn_1.o.
TMR-2509 : Cut connection from U7/Count_BPS_b[12]_syn_8.a to U7/Count_BPS_b[12]_syn_8.o.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_21.dia[1] to auto_chipwatcher_0_logicbram_syn_21.Q_dia_D.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_21.dia[0] to auto_chipwatcher_0_logicbram_syn_21.Q_dia_D.
TMR-2509 : Cut connection from U7/Count_BPS_b[7]_syn_1.a to U7/Count_BPS_b[7]_syn_1.o.
TMR-2509 : Cut connection from U7/Count_BPS_b[8]_syn_1.a to U7/Count_BPS_b[8]_syn_1.o.
TMR-2509 : Cut connection from U7/Count_BPS_b[9]_syn_1.a to U7/Count_BPS_b[9]_syn_1.o.
TMR-2509 : Cut connection from U7/Count_BPS_b[10]_syn_1.a to U7/Count_BPS_b[10]_syn_1.o.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_1.dia[3] to auto_chipwatcher_0_logicbram_syn_1.Q_dia_D.
TMR-2509 : Cut connection from U7/Count_BPS_b[12]_syn_7.b to U7/Count_BPS_b[12]_syn_7.o.
TMR-2509 : Cut connection from U8/reg0_syn_58.a to U8/reg0_syn_58.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[1] to U3/rData[0]_syn_94.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_94.d[1] to U3/rData[0]_syn_94.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.f[0].
TMR-2509 : Cut connection from U6/sum[3]_syn_3.a to U6/sum[3]_syn_3.o.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_11.dia[8] to auto_chipwatcher_0_logicbram_syn_11.Q_dia_D.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_11.dia[6] to auto_chipwatcher_0_logicbram_syn_11.Q_dia_D.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_11.dia[5] to auto_chipwatcher_0_logicbram_syn_11.Q_dia_D.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_11.dia[4] to auto_chipwatcher_0_logicbram_syn_11.Q_dia_D.
TMR-2509 : Cut connection from U6/rTX_Data_b[3]_syn_1.a to U6/rTX_Data_b[3]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[3]_syn_1.b to U6/rTX_Data_b[3]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[3]_syn_1.c to U6/rTX_Data_b[3]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_14.a to U6/rTX_Data_b[0]_syn_14.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_14.b to U6/rTX_Data_b[0]_syn_14.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_14.c to U6/rTX_Data_b[0]_syn_14.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_14.e to U6/rTX_Data_b[0]_syn_14.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_17.b to U6/rTX_Data_b[0]_syn_17.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_17.c to U6/rTX_Data_b[0]_syn_17.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_17.d to U6/rTX_Data_b[0]_syn_17.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_17.e to U6/rTX_Data_b[0]_syn_17.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[1]_syn_1.b to U6/rTX_Data_b[1]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[1]_syn_1.c to U6/rTX_Data_b[1]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[1]_syn_1.d to U6/rTX_Data_b[1]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_15.a to U6/rTX_Data_b[0]_syn_15.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_15.e to U6/rTX_Data_b[0]_syn_15.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_15.b to U6/rTX_Data_b[0]_syn_15.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_15.c to U6/rTX_Data_b[0]_syn_15.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[0] to U3/rData[0]_syn_95.fx[0].
TMR-2509 : Cut connection from U6/sum[4]_syn_3.a to U6/sum[4]_syn_3.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[4]_syn_1.a to U6/rTX_Data_b[4]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[4]_syn_1.b to U6/rTX_Data_b[4]_syn_1.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[1] to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[1] to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U6/sum[6]_syn_3.a to U6/sum[6]_syn_3.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_9.a to U6/rTX_Data_b[0]_syn_9.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_9.b to U6/rTX_Data_b[0]_syn_9.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_9.c to U6/rTX_Data_b[0]_syn_9.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_9.e to U6/rTX_Data_b[0]_syn_9.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[6]_syn_1.a to U6/rTX_Data_b[6]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[6]_syn_1.b to U6/rTX_Data_b[6]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[6]_syn_1.c to U6/rTX_Data_b[6]_syn_1.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[1] to U3/rData[0]_syn_95.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[0] to U3/rData[0]_syn_96.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_3.a to U6/sum[7]_syn_3.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[7]_syn_1.a to U6/rTX_Data_b[7]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[7]_syn_1.b to U6/rTX_Data_b[7]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_12.a to U6/rTX_Data_b[0]_syn_12.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_12.b to U6/rTX_Data_b[0]_syn_12.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_12.e to U6/rTX_Data_b[0]_syn_12.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_10.a to U6/rTX_Data_b[0]_syn_10.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_10.b to U6/rTX_Data_b[0]_syn_10.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_10.e to U6/rTX_Data_b[0]_syn_10.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_96.e[0] to U3/rData[0]_syn_96.fx[0].
TMR-2509 : Cut connection from U6/sum[8]_syn_3.a to U6/sum[8]_syn_3.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_7.a to U6/rTX_Data_b[0]_syn_7.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_7.b to U6/rTX_Data_b[0]_syn_7.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_7.c to U6/rTX_Data_b[0]_syn_7.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_7.d to U6/rTX_Data_b[0]_syn_7.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_96.e[1] to U3/rData[0]_syn_96.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.fx[1].
TMR-2509 : Cut connection from U6/sum[10]_syn_3.a to U6/sum[10]_syn_3.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[0] to U3/rData[0]_syn_97.f[0].
TMR-2509 : Cut connection from U6/sum[11]_syn_3.a to U6/sum[11]_syn_3.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_1.a to U6/rTX_Data_b[0]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_1.b to U6/rTX_Data_b[0]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_1.c to U6/rTX_Data_b[0]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_1.d to U6/rTX_Data_b[0]_syn_1.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_5.b to U6/rTX_Data_b[0]_syn_5.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_5.d to U6/rTX_Data_b[0]_syn_5.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_97.e[0] to U3/rData[0]_syn_97.fx[0].
TMR-2509 : Cut connection from U6/sum[12]_syn_3.a to U6/sum[12]_syn_3.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_97.e[1] to U3/rData[0]_syn_97.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.fx[1].
TMR-2509 : Cut connection from U6/sum[14]_syn_4.a to U6/sum[14]_syn_4.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_3.a to U6/rTX_Data_b[0]_syn_3.o.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_3.c to U6/rTX_Data_b[0]_syn_3.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_98.d[0] to U3/rData[0]_syn_98.f[0].
TMR-2509 : Cut connection from U6/sum[15]_syn_3.a to U6/sum[15]_syn_3.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.f[1].
TMR-2509 : Cut connection from U6/sum[13]_syn_3.a to U6/sum[13]_syn_3.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.f[1].
TMR-2509 : Cut connection from U6/sum[9]_syn_3.a to U6/sum[9]_syn_3.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[1] to U3/rData[0]_syn_95.f[1].
TMR-2509 : Cut connection from U6/sum[5]_syn_3.a to U6/sum[5]_syn_3.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[1] to U3/rData[0]_syn_94.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.d[1] to U3/rData[0]_syn_94.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fx[1].
TMR-2509 : Cut connection from U6/sum[2]_syn_3.a to U6/sum[2]_syn_3.o.
TMR-2509 : Cut connection from U8/reg0_syn_57.c to U8/reg0_syn_57.o.
TMR-2509 : Cut connection from U8/reg0_syn_55.d to U8/reg0_syn_55.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_94.d[1] to U3/rData[0]_syn_94.f[1].
TMR-2509 : Cut connection from U6/sum[1]_syn_3.a to U6/sum[1]_syn_3.o.
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fx[0].
TMR-2509 : Cut connection from U6/sum[0]_syn_3.a to U6/sum[0]_syn_3.o.
TMR-2509 : Cut connection from U6/sum[14]_syn_3.a to U6/sum[14]_syn_3.o.
TMR-2509 : Cut connection from U6/sum[14]_syn_3.b to U6/sum[14]_syn_3.o.
TMR-2509 : Cut connection from U6/sample_count_b[0]_syn_1.a to U6/sample_count_b[0]_syn_1.o.
TMR-2509 : Cut connection from U6/sample_count_b[1]_syn_1.a to U6/sample_count_b[1]_syn_1.o.
TMR-2507 : Eliminate loop in the timing graph, delete 120 tedges.
TMR-2508 : Levelizing timing graph completed, there are 50 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.150320s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.287071s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (108.9%)

OPT-1001 : Current memory(MB): used = 171, reserve = 134, peak = 171.
OPT-1001 : End physical optimization;  0.299038s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (104.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 422 LUT to BLE ...
SYN-4008 : Packed 422 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 342 remaining SEQ's ...
SYN-4005 : Packed 167 SEQ with LUT/SLICE
SYN-4006 : 133 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 597/804 primitive instances ...
PHY-3001 : End packing;  0.037684s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.4%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 493 instances
RUN-1001 : 229 mslices, 229 lslices, 25 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1120 nets
RUN-1001 : 485 nets have 2 pins
RUN-1001 : 528 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 491 instances, 458 slices, 23 macros(122 instances: 74 mslices 48 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 21631.8, Over = 32.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56509e-05
PHY-3002 : Step(66): len = 21199.7, overlap = 32.75
PHY-3002 : Step(67): len = 21287.6, overlap = 32.75
PHY-3002 : Step(68): len = 21332.7, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13018e-05
PHY-3002 : Step(69): len = 21251.1, overlap = 32
PHY-3002 : Step(70): len = 21343.3, overlap = 31.25
PHY-3002 : Step(71): len = 21710.5, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.26036e-05
PHY-3002 : Step(72): len = 22231.7, overlap = 29.5
PHY-3002 : Step(73): len = 22231.7, overlap = 29.5
PHY-3002 : Step(74): len = 22147.9, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.137127s wall, 0.078125s user + 0.203125s system = 0.281250s CPU (205.1%)

PHY-3001 : Trial Legalized: Len = 32656.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252272
PHY-3002 : Step(75): len = 27519.3, overlap = 7.25
PHY-3002 : Step(76): len = 26081.4, overlap = 9.75
PHY-3002 : Step(77): len = 24933.3, overlap = 12.5
PHY-3002 : Step(78): len = 23969.1, overlap = 14.75
PHY-3002 : Step(79): len = 23769.9, overlap = 16.75
PHY-3002 : Step(80): len = 23683.6, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000504543
PHY-3002 : Step(81): len = 23704.3, overlap = 16
PHY-3002 : Step(82): len = 23716.3, overlap = 15.5
PHY-3002 : Step(83): len = 23641.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00100909
PHY-3002 : Step(84): len = 23655, overlap = 14.5
PHY-3002 : Step(85): len = 23661.2, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004290s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (364.2%)

PHY-3001 : Legalized: Len = 28765.8, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004983s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 2, deltaY = 13, maxDist = 2.
PHY-3001 : Final: Len = 29179.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 41/1120.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34608, over cnt = 133(0%), over = 211, worst = 5
PHY-1002 : len = 35872, over cnt = 47(0%), over = 57, worst = 3
PHY-1002 : len = 36568, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 36664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135985s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (137.9%)

PHY-1001 : Congestion index: top1 = 27.93, top5 = 17.98, top10 = 12.04, top15 = 8.56.
PHY-1001 : End incremental global routing;  0.201483s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (124.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4432, tnet num: 1118, tinst num: 491, tnode num: 5682, tedge num: 7512.
TMR-2509 : Cut connection from U8/reg0_syn_124.d[1] to U8/reg0_syn_124.f[1].
TMR-2509 : Cut connection from U8/State_b1[3]_syn_8.c[1] to U8/State_b1[3]_syn_8.f[1].
TMR-2509 : Cut connection from U8/reg0_syn_135.c[1] to U8/reg0_syn_135.f[1].
TMR-2509 : Cut connection from U8/State_b1[0]_syn_5.d[1] to U8/State_b1[0]_syn_5.f[1].
TMR-2509 : Cut connection from U8/reg0_syn_131.c[1] to U8/reg0_syn_131.f[1].
TMR-2509 : Cut connection from U8/State_b1[2]_syn_10.c[1] to U8/State_b1[2]_syn_10.f[1].
TMR-2509 : Cut connection from U7/reg0_syn_78.d[1] to U7/reg0_syn_78.Q_q[1]_D.
TMR-2509 : Cut connection from U7/Count_BPS_b[12]_syn_20.b[0] to U7/Count_BPS_b[12]_syn_20.f[0].
TMR-2509 : Cut connection from U8/State_b1[0]_syn_5.d[0] to U8/State_b1[0]_syn_5.f[0].
TMR-2509 : Cut connection from U8/rTX_n1_syn_52.d[0] to U8/rTX_n1_syn_52.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.fci to U3/rData[0]_syn_95.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[1] to U3/rData[0]_syn_95.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.f[1].
TMR-2509 : Cut connection from U6/sum[5]_syn_13.d[1] to U6/sum[5]_syn_13.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.a[1] to U6/rTX_Data_b[0]_syn_36.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.b[1] to U6/rTX_Data_b[0]_syn_36.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.c[1] to U6/rTX_Data_b[0]_syn_36.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.d[1] to U6/rTX_Data_b[0]_syn_36.f[1].
TMR-2509 : Cut connection from U6/reg0_syn_45.a[1] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.a[0] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.c[0] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.c[1] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.d[0] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.d[1] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.mi[0] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.a[1] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.a[0] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.c[0] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.c[1] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.d[0] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.d[1] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.mi[0] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_47.b[1] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.b[0] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.c[0] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.c[1] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.d[0] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.d[1] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.mi[0] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_55.b[0] to U6/reg0_syn_55.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_55.c[0] to U6/reg0_syn_55.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_55.d[0] to U6/reg0_syn_55.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.d[1] to U6/reg0_syn_53.Q_q[1]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.c[1] to U6/reg0_syn_53.Q_q[1]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.a[0] to U6/reg0_syn_53.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.c[0] to U6/reg0_syn_53.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.d[0] to U6/reg0_syn_53.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.a[1] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.a[0] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.b[1] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.b[0] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.c[0] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.c[1] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.d[0] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.d[1] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.a[1] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.a[0] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.b[1] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.b[0] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.c[0] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.c[1] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.d[0] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.d[1] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U8/rTX_n1_syn_46.e[0] to U8/rTX_n1_syn_46.f[0].
TMR-2509 : Cut connection from U8/rTX_n1_syn_46.c[0] to U8/rTX_n1_syn_46.f[0].
TMR-2509 : Cut connection from U8/rTX_n1_syn_46.d[0] to U8/rTX_n1_syn_46.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.fci to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[1] to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[0] to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U6/sum[5]_syn_13.d[0] to U6/sum[5]_syn_13.f[0].
TMR-2509 : Cut connection from U6/reg0_syn_50.a[0] to U6/reg0_syn_50.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_50.b[0] to U6/reg0_syn_50.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_50.c[0] to U6/reg0_syn_50.Q_q[0]_D.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.fci to U3/rData[0]_syn_95.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[0] to U3/rData[0]_syn_95.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[0] to U3/rData[0]_syn_96.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.d[1] to U6/sum[7]_syn_11.f[1].
TMR-2509 : Cut connection from U6/reg0_syn_50.d[1] to U6/reg0_syn_50.Q_q[1]_D.
TMR-2509 : Cut connection from U6/reg0_syn_50.b[1] to U6/reg0_syn_50.Q_q[1]_D.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.a[0] to U6/rTX_Data_b[0]_syn_36.f[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.b[0] to U6/rTX_Data_b[0]_syn_36.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.e[0] to U3/rData[0]_syn_96.fx[0].
TMR-2509 : Cut connection from U6/sum[14]_syn_16.d[0] to U6/sum[14]_syn_16.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.a[0] to U6/sum[7]_syn_11.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.b[0] to U6/sum[7]_syn_11.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.c[0] to U6/sum[7]_syn_11.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.d[0] to U6/sum[7]_syn_11.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.e[1] to U3/rData[0]_syn_96.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.fx[1].
TMR-2509 : Cut connection from U6/sum[10]_syn_11.d[1] to U6/sum[10]_syn_11.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.a[1] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.a[0] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.b[1] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.b[0] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.d[0] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.d[1] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[0] to U3/rData[0]_syn_97.f[0].
TMR-2509 : Cut connection from U6/sum[11]_syn_11.d[1] to U6/sum[11]_syn_11.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.a[1] to U6/rTX_Data_b[0]_syn_42.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.b[1] to U6/rTX_Data_b[0]_syn_42.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.c[1] to U6/rTX_Data_b[0]_syn_42.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.d[1] to U6/rTX_Data_b[0]_syn_42.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.e[0] to U3/rData[0]_syn_97.fx[0].
TMR-2509 : Cut connection from U6/sum[11]_syn_11.d[0] to U6/sum[11]_syn_11.f[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.a[0] to U6/rTX_Data_b[0]_syn_42.f[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.b[0] to U6/rTX_Data_b[0]_syn_42.f[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.c[0] to U6/rTX_Data_b[0]_syn_42.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.e[1] to U3/rData[0]_syn_97.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.fx[1].
TMR-2509 : Cut connection from U6/sum[14]_syn_16.d[1] to U6/sum[14]_syn_16.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_98.d[0] to U3/rData[0]_syn_98.f[0].
TMR-2509 : Cut connection from U6/sum[13]_syn_11.d[0] to U6/sum[13]_syn_11.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.f[1].
TMR-2509 : Cut connection from U6/sum[13]_syn_11.d[1] to U6/sum[13]_syn_11.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.f[1].
TMR-2509 : Cut connection from U6/sum[10]_syn_11.d[0] to U6/sum[10]_syn_11.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.d[1] to U3/rData[0]_syn_94.f[1].
TMR-2509 : Cut connection from U6/sum[1]_syn_13.d[1] to U6/sum[1]_syn_13.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[1] to U3/rData[0]_syn_94.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fx[1].
TMR-2509 : Cut connection from U6/sum[1]_syn_13.d[0] to U6/sum[1]_syn_13.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.f[0].
TMR-2509 : Cut connection from U6/sum[3]_syn_13.d[1] to U6/sum[3]_syn_13.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[0] to U3/rData[0]_syn_95.fx[0].
TMR-2509 : Cut connection from U6/sum[3]_syn_13.d[0] to U6/sum[3]_syn_13.f[0].
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_11.dia[4] to auto_chipwatcher_0_logicbram_syn_11.Q_dia_D.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_1.dia[3] to auto_chipwatcher_0_logicbram_syn_1.Q_dia_D.
TMR-2509 : Cut connection from U8/rTX_reg_syn_27.mi[0] to U8/rTX_reg_syn_27.Q_q[0]_D.
TMR-2509 : Cut connection from U8/rTX_n1_syn_52.d[1] to U8/rTX_n1_syn_52.f[1].
TMR-2509 : Cut connection from U8/State_b1[1]_syn_8.d[1] to U8/State_b1[1]_syn_8.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fx[0].
TMR-2509 : Cut connection from U6/sum[0]_syn_13.d[0] to U6/sum[0]_syn_13.f[0].
TMR-2509 : Cut connection from U6/sample_count_b[0]_syn_9.d[0] to U6/sample_count_b[0]_syn_9.f[0].
TMR-2509 : Cut connection from U6/sample_count_b[1]_syn_9.d[1] to U6/sample_count_b[1]_syn_9.f[1].
TMR-2507 : Eliminate loop in the timing graph, delete 139 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.205958s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (106.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.424119s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (114.2%)

OPT-1001 : Current memory(MB): used = 174, reserve = 136, peak = 174.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 953/1120.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002986s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (523.3%)

PHY-1001 : Congestion index: top1 = 27.93, top5 = 17.98, top10 = 12.04, top15 = 8.56.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.498225s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (109.8%)

RUN-1003 : finish command "place" in  3.372187s wall, 3.890625s user + 4.437500s system = 8.328125s CPU (247.0%)

RUN-1004 : used memory is 154 MB, reserved memory is 118 MB, peak memory is 175 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 493 instances
RUN-1001 : 229 mslices, 229 lslices, 25 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1120 nets
RUN-1001 : 485 nets have 2 pins
RUN-1001 : 528 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4432, tnet num: 1118, tinst num: 491, tnode num: 5682, tedge num: 7512.
TMR-2509 : Cut connection from U8/reg0_syn_124.d[1] to U8/reg0_syn_124.f[1].
TMR-2509 : Cut connection from U8/State_b1[3]_syn_8.c[1] to U8/State_b1[3]_syn_8.f[1].
TMR-2509 : Cut connection from U8/reg0_syn_135.c[1] to U8/reg0_syn_135.f[1].
TMR-2509 : Cut connection from U8/State_b1[0]_syn_5.d[1] to U8/State_b1[0]_syn_5.f[1].
TMR-2509 : Cut connection from U8/reg0_syn_131.c[1] to U8/reg0_syn_131.f[1].
TMR-2509 : Cut connection from U8/State_b1[2]_syn_10.c[1] to U8/State_b1[2]_syn_10.f[1].
TMR-2509 : Cut connection from U7/reg0_syn_78.d[1] to U7/reg0_syn_78.Q_q[1]_D.
TMR-2509 : Cut connection from U7/Count_BPS_b[12]_syn_20.b[0] to U7/Count_BPS_b[12]_syn_20.f[0].
TMR-2509 : Cut connection from U8/State_b1[0]_syn_5.d[0] to U8/State_b1[0]_syn_5.f[0].
TMR-2509 : Cut connection from U8/rTX_n1_syn_52.d[0] to U8/rTX_n1_syn_52.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.fci to U3/rData[0]_syn_95.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[1] to U3/rData[0]_syn_95.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.f[1].
TMR-2509 : Cut connection from U6/sum[5]_syn_13.d[1] to U6/sum[5]_syn_13.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.a[1] to U6/rTX_Data_b[0]_syn_36.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.b[1] to U6/rTX_Data_b[0]_syn_36.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.c[1] to U6/rTX_Data_b[0]_syn_36.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.d[1] to U6/rTX_Data_b[0]_syn_36.f[1].
TMR-2509 : Cut connection from U6/reg0_syn_45.a[1] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.a[0] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.c[0] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.c[1] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.d[0] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.d[1] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.mi[0] to U6/reg0_syn_45.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_45.a[1] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.a[0] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.c[0] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.c[1] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.d[0] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.d[1] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_45.mi[0] to U6/reg0_syn_45.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_47.b[1] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.b[0] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.c[0] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.c[1] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.d[0] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.d[1] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_47.mi[0] to U6/reg0_syn_47.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_55.b[0] to U6/reg0_syn_55.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_55.c[0] to U6/reg0_syn_55.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_55.d[0] to U6/reg0_syn_55.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.d[1] to U6/reg0_syn_53.Q_q[1]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.c[1] to U6/reg0_syn_53.Q_q[1]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.a[0] to U6/reg0_syn_53.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.c[0] to U6/reg0_syn_53.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_53.d[0] to U6/reg0_syn_53.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.a[1] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.a[0] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.b[1] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.b[0] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.c[0] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.c[1] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.d[0] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.d[1] to U6/reg0_syn_43.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_43.a[1] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.a[0] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.b[1] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.b[0] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.c[0] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.c[1] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.d[0] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U6/reg0_syn_43.d[1] to U6/reg0_syn_43.fx[0].
TMR-2509 : Cut connection from U8/rTX_n1_syn_46.e[0] to U8/rTX_n1_syn_46.f[0].
TMR-2509 : Cut connection from U8/rTX_n1_syn_46.c[0] to U8/rTX_n1_syn_46.f[0].
TMR-2509 : Cut connection from U8/rTX_n1_syn_46.d[0] to U8/rTX_n1_syn_46.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.fci to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[1] to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[0] to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.fx[1].
TMR-2509 : Cut connection from U6/sum[5]_syn_13.d[0] to U6/sum[5]_syn_13.f[0].
TMR-2509 : Cut connection from U6/reg0_syn_50.a[0] to U6/reg0_syn_50.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_50.b[0] to U6/reg0_syn_50.Q_q[0]_D.
TMR-2509 : Cut connection from U6/reg0_syn_50.c[0] to U6/reg0_syn_50.Q_q[0]_D.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.fci to U3/rData[0]_syn_95.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[0] to U3/rData[0]_syn_95.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[0] to U3/rData[0]_syn_96.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.d[1] to U6/sum[7]_syn_11.f[1].
TMR-2509 : Cut connection from U6/reg0_syn_50.d[1] to U6/reg0_syn_50.Q_q[1]_D.
TMR-2509 : Cut connection from U6/reg0_syn_50.b[1] to U6/reg0_syn_50.Q_q[1]_D.
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.a[0] to U6/rTX_Data_b[0]_syn_36.f[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_36.b[0] to U6/rTX_Data_b[0]_syn_36.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.e[0] to U3/rData[0]_syn_96.fx[0].
TMR-2509 : Cut connection from U6/sum[14]_syn_16.d[0] to U6/sum[14]_syn_16.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.a[0] to U6/sum[7]_syn_11.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.b[0] to U6/sum[7]_syn_11.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.c[0] to U6/sum[7]_syn_11.f[0].
TMR-2509 : Cut connection from U6/sum[7]_syn_11.d[0] to U6/sum[7]_syn_11.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.e[1] to U3/rData[0]_syn_96.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.fx[1].
TMR-2509 : Cut connection from U6/sum[10]_syn_11.d[1] to U6/sum[10]_syn_11.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.a[1] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.a[0] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.b[1] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.b[0] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.d[0] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_38.d[1] to U6/rTX_Data_b[0]_syn_38.fx[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[0] to U3/rData[0]_syn_97.f[0].
TMR-2509 : Cut connection from U6/sum[11]_syn_11.d[1] to U6/sum[11]_syn_11.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.a[1] to U6/rTX_Data_b[0]_syn_42.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.b[1] to U6/rTX_Data_b[0]_syn_42.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.c[1] to U6/rTX_Data_b[0]_syn_42.f[1].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.d[1] to U6/rTX_Data_b[0]_syn_42.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.e[0] to U3/rData[0]_syn_97.fx[0].
TMR-2509 : Cut connection from U6/sum[11]_syn_11.d[0] to U6/sum[11]_syn_11.f[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.a[0] to U6/rTX_Data_b[0]_syn_42.f[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.b[0] to U6/rTX_Data_b[0]_syn_42.f[0].
TMR-2509 : Cut connection from U6/rTX_Data_b[0]_syn_42.c[0] to U6/rTX_Data_b[0]_syn_42.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.e[1] to U3/rData[0]_syn_97.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.fx[1].
TMR-2509 : Cut connection from U6/sum[14]_syn_16.d[1] to U6/sum[14]_syn_16.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_98.d[0] to U3/rData[0]_syn_98.f[0].
TMR-2509 : Cut connection from U6/sum[13]_syn_11.d[0] to U6/sum[13]_syn_11.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_97.d[1] to U3/rData[0]_syn_97.f[1].
TMR-2509 : Cut connection from U6/sum[13]_syn_11.d[1] to U6/sum[13]_syn_11.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_96.d[1] to U3/rData[0]_syn_96.f[1].
TMR-2509 : Cut connection from U6/sum[10]_syn_11.d[0] to U6/sum[10]_syn_11.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.d[1] to U3/rData[0]_syn_94.f[1].
TMR-2509 : Cut connection from U6/sum[1]_syn_13.d[1] to U6/sum[1]_syn_13.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[1] to U3/rData[0]_syn_94.fx[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fx[1].
TMR-2509 : Cut connection from U6/sum[1]_syn_13.d[0] to U6/sum[1]_syn_13.f[0].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fco.
TMR-2509 : Cut connection from U3/rData[0]_syn_95.d[0] to U3/rData[0]_syn_95.f[0].
TMR-2509 : Cut connection from U6/sum[3]_syn_13.d[1] to U6/sum[3]_syn_13.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_95.e[0] to U3/rData[0]_syn_95.fx[0].
TMR-2509 : Cut connection from U6/sum[3]_syn_13.d[0] to U6/sum[3]_syn_13.f[0].
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_11.dia[4] to auto_chipwatcher_0_logicbram_syn_11.Q_dia_D.
TMR-2509 : Cut connection from auto_chipwatcher_0_logicbram_syn_1.dia[3] to auto_chipwatcher_0_logicbram_syn_1.Q_dia_D.
TMR-2509 : Cut connection from U8/rTX_reg_syn_27.mi[0] to U8/rTX_reg_syn_27.Q_q[0]_D.
TMR-2509 : Cut connection from U8/rTX_n1_syn_52.d[1] to U8/rTX_n1_syn_52.f[1].
TMR-2509 : Cut connection from U8/State_b1[1]_syn_8.d[1] to U8/State_b1[1]_syn_8.f[1].
TMR-2509 : Cut connection from U3/rData[0]_syn_94.e[0] to U3/rData[0]_syn_94.fx[0].
TMR-2509 : Cut connection from U6/sum[0]_syn_13.d[0] to U6/sum[0]_syn_13.f[0].
TMR-2509 : Cut connection from U6/sample_count_b[1]_syn_9.d[1] to U6/sample_count_b[1]_syn_9.f[1].
TMR-2509 : Cut connection from U6/sample_count_b[1]_syn_9.c[1] to U6/sample_count_b[1]_syn_9.f[1].
TMR-2509 : Cut connection from U6/sum[14]_syn_14.c[1] to U6/sum[14]_syn_14.f[1].
TMR-2509 : Cut connection from U6/sample_count_b[0]_syn_9.d[0] to U6/sample_count_b[0]_syn_9.f[0].
TMR-2507 : Eliminate loop in the timing graph, delete 141 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 229 mslices, 229 lslices, 25 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1118 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 614 clock pins, and constraint 1250 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34416, over cnt = 128(0%), over = 210, worst = 5
PHY-1002 : len = 35616, over cnt = 47(0%), over = 58, worst = 3
PHY-1002 : len = 36352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116893s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (173.8%)

PHY-1001 : Congestion index: top1 = 27.87, top5 = 17.87, top10 = 11.92, top15 = 8.48.
PHY-1001 : End global routing;  0.175343s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (142.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 203, reserve = 166, peak = 215.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net TX_Data_Valid_syn_8 will be merged with clock TX_Data_Valid
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 468, reserve = 436, peak = 468.
PHY-1001 : End build detailed router design. 3.239280s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 29032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.009162s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 500, reserve = 469, peak = 500.
PHY-1001 : End phase 1; 2.014420s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 147944, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 500, reserve = 469, peak = 501.
PHY-1001 : End initial routed; 1.273129s wall, 1.625000s user + 0.328125s system = 1.953125s CPU (153.4%)

PHY-1001 : Current memory(MB): used = 500, reserve = 469, peak = 501.
PHY-1001 : End phase 2; 1.273234s wall, 1.625000s user + 0.328125s system = 1.953125s CPU (153.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 147968, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.022056s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 147976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.014833s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 11 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.179763s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.3%)

PHY-1001 : Current memory(MB): used = 513, reserve = 481, peak = 513.
PHY-1001 : End phase 3; 0.327852s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 147976
PHY-1001 : Current memory(MB): used = 513, reserve = 481, peak = 513.
PHY-1001 : End export database. 0.012818s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.9%)

PHY-1001 : End detail routing;  7.075997s wall, 7.281250s user + 0.453125s system = 7.734375s CPU (109.3%)

RUN-1003 : finish command "route" in  7.505224s wall, 7.734375s user + 0.500000s system = 8.234375s CPU (109.7%)

RUN-1004 : used memory is 447 MB, reserved memory is 415 MB, peak memory is 513 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      698   out of  19600    3.56%
#reg                      493   out of  19600    2.52%
#le                       873
  #lut only               380   out of    873   43.53%
  #reg only               175   out of    873   20.05%
  #lut&reg                318   out of    873   36.43%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   3
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    12
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           148
#2        CLK_500K             GCLK               lslice             CLK_500K_reg_syn_5.q1      128
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               17
#4        U5/SingleNum_n       GCLK               mslice             U5/SingleNum_n_syn_7.f0    7
#5        TX_Data_Valid        GCLK               lslice             U6/sum[14]_syn_14.f1       6


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |873    |576     |122     |506     |3       |0       |
|  U1                                 |detect_module       |1      |1       |0       |1       |0       |0       |
|  U2                                 |rx_bps_module       |26     |22      |4       |13      |0       |0       |
|  U3                                 |rx_control_module   |43     |38      |5       |14      |0       |0       |
|  U5                                 |Digitron_NumDisplay |114    |94      |18      |22      |0       |0       |
|  U6                                 |calculate_rx        |39     |39      |0       |10      |0       |0       |
|  U7                                 |tx_bitrate          |24     |20      |4       |11      |0       |0       |
|  U8                                 |uart_tx             |32     |32      |0       |15      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |565    |311     |81      |396     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |565    |311     |81      |396     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |260    |107     |0       |258     |0       |0       |
|        reg_inst                     |register            |257    |104     |0       |255     |0       |0       |
|        tap_inst                     |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger             |305    |204     |81      |138     |0       |0       |
|        bus_inst                     |bus_top             |69     |47      |16      |45      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |12     |6       |6       |4       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det             |4      |2       |0       |4       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[13]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[14]$bus_nodes |bus_det             |2      |1       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |4      |2       |0       |4       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det             |29     |19      |10      |13      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |132    |99      |33      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       460   
    #2          2       413   
    #3          3        87   
    #4          4        23   
    #5        5-10       65   
    #6        11-50      30   
    #7       51-100      4    
    #8       101-500     1    
  Average     2.74            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: fcff752b04e89b1686f001635a015142458698f0313e9ec6487ef04f0cab346d -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 654
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1120, pip num: 10226
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 11
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1264 valid insts, and 28431 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101000111100100000100010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.835344s wall, 14.281250s user + 0.218750s system = 14.500000s CPU (790.0%)

RUN-1004 : used memory is 449 MB, reserved memory is 424 MB, peak memory is 646 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_222505.log"
