Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:49:53 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postPlace.timing.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 vidin_new_data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_new_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.494ns  (logic 2.066ns (59.134%)  route 1.428ns (40.866%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  vidin_new_data_reg/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_new_data_reg/Q
                         net (fo=1, estimated)        1.428     1.644    vidin_new_data_OBUF
    AM32                 OBUF (Prop_obuf_I_O)         1.850     3.494 r  vidin_new_data_OBUF_inst/O
                         net (fo=0)                   0.000     3.494    vidin_new_data
    AM32                                                              r  vidin_new_data
  -------------------------------------------------------------------    -------------------




