architecture                           	circuit        	vpr_revision 	vpr_min_W_exit_status	vpr_crit_path_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N8_I80_fleI10_fleO2_ff2_nmodes_2.xml	ch_intrinsics.v	8c2a6d4-dirty	0                    	0                        	765                	895                  	414                 	270                   	9           	9            	40     	99    	130        	1           	0       	2236                 	38            	5103             	40                                    	8.25665  	0.287302  	0.989516                 	0.064221            	54704      	5936        	27616      
