/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_58z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_71z = celloutsig_0_58z[2] ? celloutsig_0_15z : celloutsig_0_10z;
  assign celloutsig_1_18z = celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_9z;
  assign celloutsig_0_41z = ~celloutsig_0_29z;
  assign celloutsig_1_2z = in_data[149] | ~(in_data[155]);
  assign celloutsig_0_39z = celloutsig_0_2z[4] ^ celloutsig_0_26z[3];
  assign celloutsig_0_44z = celloutsig_0_19z ^ celloutsig_0_22z;
  assign celloutsig_0_88z = celloutsig_0_10z ^ celloutsig_0_71z;
  assign celloutsig_0_11z = celloutsig_0_7z[1] ^ celloutsig_0_7z[5];
  assign celloutsig_0_35z = ~(celloutsig_0_18z ^ celloutsig_0_9z);
  assign celloutsig_0_9z = ~(celloutsig_0_5z[1] ^ celloutsig_0_2z[2]);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[2] ^ celloutsig_0_4z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_12z[6] ^ celloutsig_0_6z);
  assign celloutsig_0_19z = ~(celloutsig_0_10z ^ celloutsig_0_16z[7]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 14'h0000;
    else _00_ <= { in_data[70:66], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_4z[2], celloutsig_0_1z, celloutsig_0_1z } & _00_[5:3];
  assign celloutsig_0_20z = celloutsig_0_2z[4:2] / { 1'h1, celloutsig_0_0z[0], celloutsig_0_17z };
  assign celloutsig_0_12z = _00_[10:0] / { 1'h1, _00_[10:9], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_6z = in_data[31:15] == { in_data[81:74], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_16z[12:3] == { celloutsig_0_2z[5:0], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_36z = { celloutsig_0_12z[7:4], celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_29z } === { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_25z };
  assign celloutsig_1_1z = in_data[186:174] === in_data[180:168];
  assign celloutsig_0_23z = { celloutsig_0_12z[6:3], celloutsig_0_1z, celloutsig_0_14z } === celloutsig_0_2z[5:0];
  assign celloutsig_0_28z = { celloutsig_0_7z[2:1], celloutsig_0_8z } === { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_12z[9], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z } >= celloutsig_0_7z[4:0];
  assign celloutsig_1_3z = { in_data[119:106], celloutsig_1_1z } > { in_data[117:113], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_42z = celloutsig_0_16z[9:0] || { _00_[8:1], celloutsig_0_23z, celloutsig_0_41z };
  assign celloutsig_0_29z = _00_[8:5] || in_data[91:88];
  assign celloutsig_0_25z = celloutsig_0_18z & ~(celloutsig_0_11z);
  assign celloutsig_0_8z = { in_data[63:58], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } != { _00_[12:0], celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[9:4] != in_data[32:27];
  assign celloutsig_0_4z = - celloutsig_0_0z;
  assign celloutsig_0_58z = - { celloutsig_0_46z[2:0], celloutsig_0_53z, celloutsig_0_28z, celloutsig_0_39z };
  assign celloutsig_1_4z = - { in_data[174:169], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_53z = { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_44z, celloutsig_0_17z } !== { celloutsig_0_0z[1], celloutsig_0_39z, celloutsig_0_42z, celloutsig_0_15z };
  assign celloutsig_0_14z = { celloutsig_0_0z[1:0], celloutsig_0_5z } !== { celloutsig_0_7z[5:3], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_22z = celloutsig_0_7z[5:2] !== { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_24z = { celloutsig_0_12z[7:4], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_9z } !== celloutsig_0_16z[9:1];
  assign celloutsig_1_8z = ~ celloutsig_1_4z[14:12];
  assign celloutsig_0_26z = ~ celloutsig_0_12z[7:1];
  assign celloutsig_0_7z = { in_data[78:76], celloutsig_0_0z } | { _00_[9:6], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_0z } | { in_data[16:15], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[114:107];
  assign celloutsig_0_87z = ~^ { celloutsig_0_5z[1], celloutsig_0_6z, celloutsig_0_23z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_8z[2:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[57:55] >> in_data[10:8];
  assign celloutsig_0_46z = { celloutsig_0_15z, celloutsig_0_44z, celloutsig_0_9z, celloutsig_0_24z } >> { celloutsig_0_0z[1:0], celloutsig_0_36z, celloutsig_0_15z };
  assign celloutsig_1_19z = celloutsig_1_4z[4:0] >> in_data[173:169];
  assign celloutsig_0_16z = { in_data[34:29], celloutsig_0_7z, celloutsig_0_8z } >> { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
