

================================================================
== Vivado HLS Report for 'invCosh'
================================================================
* Date:           Thu Aug 23 18:04:04 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.10|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      54|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        9|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      35|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        9|      1|      35|      54|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |prop_hw_mul_mul_1ocq_U25  |prop_hw_mul_mul_1ocq  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |cosh_table1_U  |invCosh_cosh_table1  |        9|  0|   0|  8192|   17|     1|       139264|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        9|  0|   0|  8192|   17|     1|       139264|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_80_p2        |     -    |      0|  0|  13|          11|          13|
    |sel_tmp2_fu_131_p2  |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_104_p2      |   icmp   |      0|  0|   2|           3|           1|
    |tmp_193_fu_144_p2   |    or    |      0|  0|   1|           1|           1|
    |ap_return           |  select  |      0|  0|  17|           1|          17|
    |sel_tmp_fu_136_p3   |  select  |      0|  0|  18|           1|          18|
    |sel_tmp1_fu_126_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  54|          19|          53|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter4_icmp_reg_185     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter4_tmp_233_reg_179  |   1|   0|    1|          0|
    |icmp_reg_185                               |   1|   0|    1|          0|
    |r_V_reg_174                                |  13|   0|   13|          0|
    |tmp_192_reg_169                            |  12|   0|   12|          0|
    |tmp_233_reg_179                            |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  35|   0|   35|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_return    | out |   17| ap_ctrl_hs |    invCosh   | return value |
|data_V_read  |  in |   12|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read_4 (3)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %data_V_read_4 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_V_read)

ST_1: zext_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %zext_cast = zext i12 %data_V_read_4 to i26

ST_1: mul (6)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i26 5462, %zext_cast


 <State 2>: 2.94ns
ST_2: mul (6)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i26 5462, %zext_cast


 <State 3>: 0.00ns
ST_3: mul (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i26 5462, %zext_cast

ST_3: tmp_192 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %tmp_192 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul, i32 14, i32 25)


 <State 4>: 2.27ns
ST_4: tmp (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %tmp = zext i12 %tmp_192 to i13

ST_4: r_V (9)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %r_V = sub i13 1024, %tmp

ST_4: tmp_233 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:332
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %r_V, i32 12)

ST_4: tmp_234 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:333
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_234 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_V, i32 10, i32 12)

ST_4: icmp (14)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:333
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %icmp = icmp sgt i3 %tmp_234, 0


 <State 5>: 2.39ns
ST_5: tmp_s (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %r_V, i3 0)

ST_5: index (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %index = sext i16 %tmp_s to i32

ST_5: tmp_191 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_191 = zext i32 %index to i64

ST_5: cosh_table1_addr (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %cosh_table1_addr = getelementptr [8192 x i17]* @cosh_table1, i64 0, i64 %tmp_191

ST_5: cosh_table1_load (17)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %cosh_table1_load = load i17* %cosh_table1_addr, align 4


 <State 6>: 3.10ns
ST_6: StgValue_23 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:327
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: cosh_table1_load (17)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %cosh_table1_load = load i17* %cosh_table1_addr, align 4

ST_6: sel_tmp1 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:332 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %sel_tmp1 = xor i1 %tmp_233, true

ST_6: sel_tmp2 (19)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:333 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_6: sel_tmp (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:334 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %sel_tmp = select i1 %sel_tmp2, i17 -65536, i17 6511

ST_6: tmp_193 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:334 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %tmp_193 = or i1 %sel_tmp2, %tmp_233

ST_6: ssdm_int_V_write_ass (22)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:334 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %ssdm_int_V_write_ass = select i1 %tmp_193, i17 %sel_tmp, i17 %cosh_table1_load

ST_6: StgValue_30 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:336
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  ret i17 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cosh_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_4        (read          ) [ 0000000]
zext_cast            (zext          ) [ 0111000]
mul                  (mul           ) [ 0000000]
tmp_192              (partselect    ) [ 0100100]
tmp                  (zext          ) [ 0000000]
r_V                  (sub           ) [ 0100010]
tmp_233              (bitselect     ) [ 0100011]
tmp_234              (partselect    ) [ 0000000]
icmp                 (icmp          ) [ 0100011]
tmp_s                (bitconcatenate) [ 0000000]
index                (sext          ) [ 0000000]
tmp_191              (zext          ) [ 0000000]
cosh_table1_addr     (getelementptr ) [ 0100001]
StgValue_23          (specpipeline  ) [ 0000000]
cosh_table1_load     (load          ) [ 0000000]
sel_tmp1             (xor           ) [ 0000000]
sel_tmp2             (and           ) [ 0000000]
sel_tmp              (select        ) [ 0000000]
tmp_193              (or            ) [ 0000000]
ssdm_int_V_write_ass (select        ) [ 0000000]
StgValue_30          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cosh_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosh_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="data_V_read_4_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="12" slack="0"/>
<pin id="48" dir="0" index="1" bw="12" slack="0"/>
<pin id="49" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_4/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="cosh_table1_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="17" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosh_table1_addr/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="13" slack="0"/>
<pin id="61" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cosh_table1_load/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_cast_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_192_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="26" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="0" index="3" bw="6" slack="0"/>
<pin id="73" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_192/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="12" slack="1"/>
<pin id="79" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="r_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="12" slack="0"/>
<pin id="83" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_233_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="13" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_233/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_234_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="13" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="5" slack="0"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_234/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="13" slack="1"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="index_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_191_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sel_tmp1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="2"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sel_tmp2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="2"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sel_tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="0"/>
<pin id="139" dir="0" index="2" bw="17" slack="0"/>
<pin id="140" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_193_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="2"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_193/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="ssdm_int_V_write_ass_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="17" slack="0"/>
<pin id="152" dir="0" index="2" bw="17" slack="0"/>
<pin id="153" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/6 "/>
</bind>
</comp>

<comp id="157" class="1007" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="0" index="1" bw="12" slack="0"/>
<pin id="160" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="zext_cast_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="26" slack="1"/>
<pin id="166" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_192_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="1"/>
<pin id="171" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_192 "/>
</bind>
</comp>

<comp id="174" class="1005" name="r_V_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="1"/>
<pin id="176" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_233_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="2"/>
<pin id="181" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_233 "/>
</bind>
</comp>

<comp id="185" class="1005" name="icmp_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="2"/>
<pin id="187" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="190" class="1005" name="cosh_table1_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="1"/>
<pin id="192" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cosh_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="46" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="77" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="80" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="80" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="94" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="131" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="136" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="59" pin="2"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="64" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="157" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="167"><net_src comp="64" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="172"><net_src comp="68" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="177"><net_src comp="80" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="182"><net_src comp="86" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="188"><net_src comp="104" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="193"><net_src comp="52" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="59" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: cosh_table1 | {}
 - Input state : 
	Port: invCosh : data_V_read | {1 }
	Port: invCosh : cosh_table1 | {5 6 }
  - Chain level:
	State 1
		mul : 1
	State 2
	State 3
		tmp_192 : 1
	State 4
		r_V : 1
		tmp_233 : 2
		tmp_234 : 2
		icmp : 3
	State 5
		index : 1
		tmp_191 : 2
		cosh_table1_addr : 3
		cosh_table1_load : 4
	State 6
		StgValue_30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|  select  |        sel_tmp_fu_136       |    0    |    0    |    17   |
|          | ssdm_int_V_write_ass_fu_149 |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |          r_V_fu_80          |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         icmp_fu_104         |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_126       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_131       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_193_fu_144       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_157         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_4_read_fu_46  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_cast_fu_64       |    0    |    0    |    0    |
|   zext   |          tmp_fu_77          |    0    |    0    |    0    |
|          |        tmp_191_fu_121       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_192_fu_68        |    0    |    0    |    0    |
|          |        tmp_234_fu_94        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_233_fu_86        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_110        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |         index_fu_117        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |    51   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|cosh_table1_addr_reg_190|   13   |
|      icmp_reg_185      |    1   |
|       r_V_reg_174      |   13   |
|     tmp_192_reg_169    |   12   |
|     tmp_233_reg_179    |    1   |
|    zext_cast_reg_164   |   26   |
+------------------------+--------+
|          Total         |   66   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  13  |   26   ||    13   |
|    grp_fu_157    |  p1  |   2  |  12  |   24   ||    12   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   50   ||  1.784  ||    25   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   51   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   25   |
|  Register |    -   |    -   |   66   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   66   |   76   |
+-----------+--------+--------+--------+--------+
