Project Information        e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 09/22/2009 20:39:49

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

full_ictr_16
      EPM9320LC84-15       22       21       0      38      16          11 %

User Pins:                 22       21       0  



Project Information        e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information        e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt

** FILE HIERARCHY **



|rg_4:22|
|rg_4:22|rg-i:10|
|rg_4:22|rg-i:10|out_not_out:28|
|rg_4:22|rg-i:10|out_not_out:40|
|rg_4:22|rg-i:10|out_not_out:32|
|rg_4:22|rg-i:10|out_not_out:31|
|rg_4:22|rg-i:10|out_not_out:29|
|rg_4:22|rg-i:11|
|rg_4:22|rg-i:11|out_not_out:28|
|rg_4:22|rg-i:11|out_not_out:40|
|rg_4:22|rg-i:11|out_not_out:32|
|rg_4:22|rg-i:11|out_not_out:31|
|rg_4:22|rg-i:11|out_not_out:29|
|rg_4:22|rg-i:12|
|rg_4:22|rg-i:12|out_not_out:28|
|rg_4:22|rg-i:12|out_not_out:40|
|rg_4:22|rg-i:12|out_not_out:32|
|rg_4:22|rg-i:12|out_not_out:31|
|rg_4:22|rg-i:12|out_not_out:29|
|rg_4:22|rg-i:13|
|rg_4:22|rg-i:13|out_not_out:28|
|rg_4:22|rg-i:13|out_not_out:40|
|rg_4:22|rg-i:13|out_not_out:32|
|rg_4:22|rg-i:13|out_not_out:31|
|rg_4:22|rg-i:13|out_not_out:29|
|sm_4:23|
|sm_4:23|sm-i:9|
|sm_4:23|sm-i:9|out_not_out:25|
|sm_4:23|sm-i:9|out_not_out:27|
|sm_4:23|sm-i:9|out_not_out:26|
|sm_4:23|sm-i:19|
|sm_4:23|sm-i:19|out_not_out:25|
|sm_4:23|sm-i:19|out_not_out:27|
|sm_4:23|sm-i:19|out_not_out:26|
|sm_4:23|sm-i:20|
|sm_4:23|sm-i:20|out_not_out:25|
|sm_4:23|sm-i:20|out_not_out:27|
|sm_4:23|sm-i:20|out_not_out:26|
|sm_4:23|sm-i:21|
|sm_4:23|sm-i:21|out_not_out:25|
|sm_4:23|sm-i:21|out_not_out:27|
|sm_4:23|sm-i:21|out_not_out:26|
|ctr_12:28|
|ctr_12:28|ctr-i:91|
|ctr_12:28|ctr-i:91|out_not_out:28|
|ctr_12:28|ctr-i:91|out_not_out:45|
|ctr_12:28|ctr-i:91|out_not_out:42|
|ctr_12:28|ctr-i:91|out_not_out:34|
|ctr_12:28|ctr-i:91|out_not_out:33|
|ctr_12:28|ctr-i:91|out_not_out:32|
|ctr_12:28|ctr-i:91|out_not_out:27|
|ctr_12:28|ctr-i:91|out_not_out:26|
|ctr_12:28|ctr-i:90|
|ctr_12:28|ctr-i:90|out_not_out:28|
|ctr_12:28|ctr-i:90|out_not_out:45|
|ctr_12:28|ctr-i:90|out_not_out:42|
|ctr_12:28|ctr-i:90|out_not_out:34|
|ctr_12:28|ctr-i:90|out_not_out:33|
|ctr_12:28|ctr-i:90|out_not_out:32|
|ctr_12:28|ctr-i:90|out_not_out:27|
|ctr_12:28|ctr-i:90|out_not_out:26|
|ctr_12:28|ctr-i:77|
|ctr_12:28|ctr-i:77|out_not_out:28|
|ctr_12:28|ctr-i:77|out_not_out:45|
|ctr_12:28|ctr-i:77|out_not_out:42|
|ctr_12:28|ctr-i:77|out_not_out:34|
|ctr_12:28|ctr-i:77|out_not_out:33|
|ctr_12:28|ctr-i:77|out_not_out:32|
|ctr_12:28|ctr-i:77|out_not_out:27|
|ctr_12:28|ctr-i:77|out_not_out:26|
|ctr_12:28|ctr-i:78|
|ctr_12:28|ctr-i:78|out_not_out:28|
|ctr_12:28|ctr-i:78|out_not_out:45|
|ctr_12:28|ctr-i:78|out_not_out:42|
|ctr_12:28|ctr-i:78|out_not_out:34|
|ctr_12:28|ctr-i:78|out_not_out:33|
|ctr_12:28|ctr-i:78|out_not_out:32|
|ctr_12:28|ctr-i:78|out_not_out:27|
|ctr_12:28|ctr-i:78|out_not_out:26|
|ctr_12:28|ctr-i:79|
|ctr_12:28|ctr-i:79|out_not_out:28|
|ctr_12:28|ctr-i:79|out_not_out:45|
|ctr_12:28|ctr-i:79|out_not_out:42|
|ctr_12:28|ctr-i:79|out_not_out:34|
|ctr_12:28|ctr-i:79|out_not_out:33|
|ctr_12:28|ctr-i:79|out_not_out:32|
|ctr_12:28|ctr-i:79|out_not_out:27|
|ctr_12:28|ctr-i:79|out_not_out:26|
|ctr_12:28|ctr-i:80|
|ctr_12:28|ctr-i:80|out_not_out:28|
|ctr_12:28|ctr-i:80|out_not_out:45|
|ctr_12:28|ctr-i:80|out_not_out:42|
|ctr_12:28|ctr-i:80|out_not_out:34|
|ctr_12:28|ctr-i:80|out_not_out:33|
|ctr_12:28|ctr-i:80|out_not_out:32|
|ctr_12:28|ctr-i:80|out_not_out:27|
|ctr_12:28|ctr-i:80|out_not_out:26|
|ctr_12:28|ctr-i:81|
|ctr_12:28|ctr-i:81|out_not_out:28|
|ctr_12:28|ctr-i:81|out_not_out:45|
|ctr_12:28|ctr-i:81|out_not_out:42|
|ctr_12:28|ctr-i:81|out_not_out:34|
|ctr_12:28|ctr-i:81|out_not_out:33|
|ctr_12:28|ctr-i:81|out_not_out:32|
|ctr_12:28|ctr-i:81|out_not_out:27|
|ctr_12:28|ctr-i:81|out_not_out:26|
|ctr_12:28|ctr-i:76|
|ctr_12:28|ctr-i:76|out_not_out:28|
|ctr_12:28|ctr-i:76|out_not_out:45|
|ctr_12:28|ctr-i:76|out_not_out:42|
|ctr_12:28|ctr-i:76|out_not_out:34|
|ctr_12:28|ctr-i:76|out_not_out:33|
|ctr_12:28|ctr-i:76|out_not_out:32|
|ctr_12:28|ctr-i:76|out_not_out:27|
|ctr_12:28|ctr-i:76|out_not_out:26|
|ctr_12:28|ctr-i:73|
|ctr_12:28|ctr-i:73|out_not_out:28|
|ctr_12:28|ctr-i:73|out_not_out:45|
|ctr_12:28|ctr-i:73|out_not_out:42|
|ctr_12:28|ctr-i:73|out_not_out:34|
|ctr_12:28|ctr-i:73|out_not_out:33|
|ctr_12:28|ctr-i:73|out_not_out:32|
|ctr_12:28|ctr-i:73|out_not_out:27|
|ctr_12:28|ctr-i:73|out_not_out:26|
|ctr_12:28|ctr-i:74|
|ctr_12:28|ctr-i:74|out_not_out:28|
|ctr_12:28|ctr-i:74|out_not_out:45|
|ctr_12:28|ctr-i:74|out_not_out:42|
|ctr_12:28|ctr-i:74|out_not_out:34|
|ctr_12:28|ctr-i:74|out_not_out:33|
|ctr_12:28|ctr-i:74|out_not_out:32|
|ctr_12:28|ctr-i:74|out_not_out:27|
|ctr_12:28|ctr-i:74|out_not_out:26|
|ctr_12:28|ctr-i:72|
|ctr_12:28|ctr-i:72|out_not_out:28|
|ctr_12:28|ctr-i:72|out_not_out:45|
|ctr_12:28|ctr-i:72|out_not_out:42|
|ctr_12:28|ctr-i:72|out_not_out:34|
|ctr_12:28|ctr-i:72|out_not_out:33|
|ctr_12:28|ctr-i:72|out_not_out:32|
|ctr_12:28|ctr-i:72|out_not_out:27|
|ctr_12:28|ctr-i:72|out_not_out:26|
|ctr_12:28|ctr-i:71|
|ctr_12:28|ctr-i:71|out_not_out:28|
|ctr_12:28|ctr-i:71|out_not_out:45|
|ctr_12:28|ctr-i:71|out_not_out:42|
|ctr_12:28|ctr-i:71|out_not_out:34|
|ctr_12:28|ctr-i:71|out_not_out:33|
|ctr_12:28|ctr-i:71|out_not_out:32|
|ctr_12:28|ctr-i:71|out_not_out:27|
|ctr_12:28|ctr-i:71|out_not_out:26|


Device-Specific Information:e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt
full_ictr_16

***** Logic for device 'full_ictr_16' compiled without errors.




Device: EPM9320LC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

                                o                    R  R  R     R  R  R  R  
                                v                    E  E  E     E  E  E  E  
                                e                    S  S  S     S  S  S  S  
                                r                    E  E  E  V  E  E  E  E  
                       Z        f                    R  R  R  C  R  R  R  R  
                    Q  E  Q  G  l  D     Q  C     Q  V  V  V  C  V  V  V  V  
              S  S  0  R  1  N  o  1  F  0  L  F  0  E  E  E  I  E  E  E  E  
              2  1  4  O  5  D  w  4  0  9  K  2  8  D  D  D  O  D  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     Q02 | 12                                                              74 | RESERVED 
      F3 | 13                                                              73 | RESERVED 
  VCCINT | 14                                                              72 | F1 
   VCCIO | 15                                                              71 | VCCINT 
     D08 | 16                                                              70 | GND 
     D05 | 17                                                              69 | D09 
     GND | 18                                                              68 | D07 
     D12 | 19                                                              67 | GND 
     D10 | 20                                                              66 | D13 
  VCCINT | 21                                                              65 | D11 
     D03 | 22                        EPM9320LC84-15                        64 | VCCINT 
     D06 | 23                                                              63 | D02 
     GND | 24                                                              62 | D04 
     GND | 25                                                              61 | GND 
     Q11 | 26                                                              60 | VCCIO 
     Q00 | 27                                                              59 | Q06 
  VCCINT | 28                                                              58 | Q03 
    N.C. | 29                                                              57 | VCCINT 
    #TDO | 30                                                              56 | ^VPP 
     Q01 | 31                                                              55 | #TMS 
      S3 | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              S  D  Q  Q  V  Q  Q  Q  D  #  #  Q  D  R  R  G  R  R  R  R  R  
              0  1  1  1  C  1  1  0  0  T  T  0  0  E  E  N  E  E  E  E  E  
                 5  0  4  C  3  2  5  1  D  C  7  0  S  S  D  S  S  S  S  S  
                          I              I  K        E  E     E  E  E  E  E  
                          O                          R  R     R  R  R  R  R  
                                                     V  V     V  V  V  V  V  
                                                     E  E     E  E  E  E  E  
                                                     D  D     D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt
full_ictr_16

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
B1      13/16( 81%)  10/16( 62%)   0/16(  0%)    0/2    0/2      13/33( 39%)    7/16( 43%)  
C2      13/16( 81%)   7/16( 43%)   0/16(  0%)    0/2    0/2      18/33( 54%)    2/16( 12%)  
D3      12/16( 75%)   5/16( 31%)   0/16(  0%)    0/2    0/2      15/33( 45%)    7/16( 43%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            39/56     ( 69%)
Total logic cells used:                         38/320    ( 11%)
Total shareable expanders used:                  3/320    (  1%)
Total Turbo logic cells used:                   38/320    ( 11%)
Total shareable expanders not available (n/a):  13/320    (  4%)
Average fan-in:                                  10.44
Total fan-in:                                   397

Total input pins required:                      22
Total input I/O cell registers required:         0
Total output pins required:                     21
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                     38
Total flipflops required:                       16
Total product terms required:                  156
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           3
Total packed registers required:                 0

Synthesized logic cells:                        16/ 320   (  5%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0   0   0   0      0
 B:     13   0   0   0   0     13
 C:      0  13   0   0   0     13
 D:      0   0  12   0   0     12

Total:  13  13  12   0   0     38



Device-Specific Information:e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt
full_ictr_16

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   1      -    -    --      INPUT  G            0      0   0    0    0    0    0  CLK
  45      -    -    03      INPUT               0      0   0    0    0    0    1  D00
  41      -    -    03      INPUT               0      0   0    0    0    0    1  D01
  63      -    B    --      INPUT               0      0   0    0    0    0    1  D02
  22      -    B    --      INPUT               0      0   0    0    0    0    1  D03
  62      -    B    --      INPUT               0      0   0    0    0    0    1  D04
  17      -    D    --      INPUT               0      0   0    0    0    0    1  D05
  23      -    B    --      INPUT               0      0   0    0    0    0    1  D06
  68      -    D    --      INPUT               0      0   0    0    0    0    1  D07
  16      -    D    --      INPUT               0      0   0    0    0    0    1  D08
  69      -    D    --      INPUT               0      0   0    0    0    0    1  D09
  20      -    C    --      INPUT               0      0   0    0    0    0    1  D10
  65      -    C    --      INPUT               0      0   0    0    0    0    1  D11
  19      -    C    --      INPUT               0      0   0    0    0    0    1  D12
  66      -    C    --      INPUT               0      0   0    0    0    0    1  D13
   4      -    -    02      INPUT               0      0   0    0    0    0    1  D14
  34      -    -    01      INPUT               0      0   0    0    0    0    1  D15
   3      -    -    03      INPUT               0      0   0    0    0    0   23  F0
  72      -    -    --      INPUT               0      0   0    0    0    0   33  F1
  84      -    -    --      INPUT               0      0   0    0    0    0   29  F2
  13      -    -    --      INPUT               0      0   0    0    0    0   30  F3
   8      -    -    02      INPUT               0      0   0    0    0    0    6  ZERO


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt
full_ictr_16

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5      -    -    02     OUTPUT               0      0   0    0    1    0    0  overflow
  27      -    A    --     OUTPUT               0      0   0    0    1    0    0  Q00
  31      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q01
  12      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q02
  58      -    A    --     OUTPUT               0      0   0    0    1    0    0  Q03
   9      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q04
  40      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q05
  59      -    A    --     OUTPUT               0      0   0    0    1    0    0  Q06
  44      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q07
  83      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q08
   2      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q09
  35      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q10
  26      -    A    --     OUTPUT               0      0   0    0    1    0    0  Q11
  39      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q12
  38      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q13
  36      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q14
   7      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q15
  33      -    -    01     OUTPUT               0      0   0    0    1    0    0  S0
  10      -    -    01     OUTPUT               0      0   0    0    1    0    0  S1
  11      -    -    01     OUTPUT               0      0   0    0    1    0    0  S2
  32      -    -    01     OUTPUT               0      0   0    0    1    0    0  S3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt
full_ictr_16

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -     15    B    01       DFFE   +  t        0      0   0    5    2    1   24  |ctr_12:28|ctr-i:71|Qi (|ctr_12:28|ctr-i:71|:31)
   -      7    B    01        OR2    s t        1      0   1    3    3    0    1  |ctr_12:28|ctr-i:71|~40~1
   -      1    D    03       TFFE   +  t        0      0   0    4    3    1   22  |ctr_12:28|ctr-i:72|Qi (|ctr_12:28|ctr-i:72|:31)
   -      8    D    03        OR2    s t        1      0   1    4    4    0    1  |ctr_12:28|ctr-i:72|~40~1
   -      9    D    03       TFFE   +  t        0      0   0    4    5    1   18  |ctr_12:28|ctr-i:73|Qi (|ctr_12:28|ctr-i:73|:31)
   -     11    D    03        OR2    s t        1      0   1    4    6    0    1  |ctr_12:28|ctr-i:73|~40~1
   -     11    B    01       TFFE   +  t        0      0   0    4    4    1   20  |ctr_12:28|ctr-i:74|Qi (|ctr_12:28|ctr-i:74|:31)
   -     10    B    01        OR2    s t        1      0   1    4    5    0    1  |ctr_12:28|ctr-i:74|~40~1
   -     10    D    03       TFFE   +  t        0      0   0    4    6    1   16  |ctr_12:28|ctr-i:76|Qi (|ctr_12:28|ctr-i:76|:31)
   -     12    D    03        OR2    s t        1      0   1    4    7    0    1  |ctr_12:28|ctr-i:76|~40~1
   -      3    C    02       TFFE   +  t        0      0   0    4   12    1    6  |ctr_12:28|ctr-i:77|Qi (|ctr_12:28|ctr-i:77|:31)
   -     12    C    02        OR2    s t        0      0   0    4   11    0    1  |ctr_12:28|ctr-i:77|~40~1
   -      4    C    02       TFFE   +  t        0      0   0    4   11    1    8  |ctr_12:28|ctr-i:78|Qi (|ctr_12:28|ctr-i:78|:31)
   -     13    C    02        OR2    s t        0      0   0    4   10    0    1  |ctr_12:28|ctr-i:78|~40~1
   -     11    C    02       TFFE   +  t        0      0   0    4    9    1   10  |ctr_12:28|ctr-i:79|Qi (|ctr_12:28|ctr-i:79|:31)
   -      8    C    02        OR2    s t        1      0   1    4   10    0    1  |ctr_12:28|ctr-i:79|~40~1
   -      1    C    02       TFFE   +  t        0      0   0    4    8    1   12  |ctr_12:28|ctr-i:80|Qi (|ctr_12:28|ctr-i:80|:31)
   -      9    C    02        OR2    s t        1      0   1    4    9    0    1  |ctr_12:28|ctr-i:80|~40~1
   -      2    D    03       TFFE   +  t        0      0   0    4    7    1   14  |ctr_12:28|ctr-i:81|Qi (|ctr_12:28|ctr-i:81|:31)
   -      4    D    03        OR2    s t        1      0   1    4    8    0    1  |ctr_12:28|ctr-i:81|~40~1
   -      2    C    02        OR2      t        0      0   0    1   14    1    0  |ctr_12:28|ctr-i:90|ciplus1 (|ctr_12:28|ctr-i:90|:6)
   -      6    C    02       TFFE   +  t        0      0   0    4   14    1    2  |ctr_12:28|ctr-i:90|Qi (|ctr_12:28|ctr-i:90|:31)
   -      7    C    02        OR2    s t        0      0   0    4   13    0    1  |ctr_12:28|ctr-i:90|~40~1
   -      5    C    02       TFFE   +  t        0      0   0    4   13    1    4  |ctr_12:28|ctr-i:91|Qi (|ctr_12:28|ctr-i:91|:31)
   -     10    C    02        OR2    s t        0      0   0    4   12    0    1  |ctr_12:28|ctr-i:91|~40~1
   -      9    B    01       DFFE   +  t        0      0   0    4    1    1    7  |rg_4:22|rg-i:10|RGi (|rg_4:22|rg-i:10|:10)
   -      1    B    01       DFFE   +  t        0      0   0    4    1    1    6  |rg_4:22|rg-i:11|RGi (|rg_4:22|rg-i:11|:10)
   -      2    B    01       DFFE   +  t        0      0   0    4    1    1    3  |rg_4:22|rg-i:12|RGi (|rg_4:22|rg-i:12|:10)
   -     13    B    01       DFFE   +  t        0      0   0    4    1    1   18  |rg_4:22|rg-i:13|RGi (|rg_4:22|rg-i:13|:10)
   -      6    B    01        XOR      t        0      0   0    2    1    1    1  |sm_4:23|sm-i:9|Si (|sm_4:23|sm-i:9|:22)
   -      5    B    01        XOR      t        3      1   1    3    2    1    1  |sm_4:23|sm-i:19|Si (|sm_4:23|sm-i:19|:22)
   -      5    D    03        OR2    s t        1      0   1    4    3    0    1  |sm_4:23|sm-i:20|q_i_1~1 (|sm_4:23|sm-i:20|~7~1)
   -      6    D    03        OR2    s t        1      0   1    4    3    0    1  |sm_4:23|sm-i:20|q_i_1~2 (|sm_4:23|sm-i:20|~7~2)
   -      7    D    03       SOFT    s t        0      0   0    2    4    0    1  |sm_4:23|sm-i:20|q_i_1~3 (|sm_4:23|sm-i:20|~7~3)
   -      3    D    03        OR2      t !      1      0   1    4    3    0   22  |sm_4:23|sm-i:20|q_i_1 (|sm_4:23|sm-i:20|:7)
   -      8    B    01        XOR    s t        3      1   1    3    3    0    1  |sm_4:23|sm-i:20|Si~1 (|sm_4:23|sm-i:20|~22~1)
   -      4    B    01        XOR      t        0      0   0    1    1    1    1  |sm_4:23|sm-i:20|Si (|sm_4:23|sm-i:20|:22)
   -      3    B    01        XOR      t        0      0   0    1    2    1    1  |sm_4:23|sm-i:21|Si (|sm_4:23|sm-i:21|:22)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt
full_ictr_16

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:       4/ 96(  4%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
B:      13/ 96( 13%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
C:      18/ 96( 18%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
D:      15/ 96( 15%)    4/16( 25%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     11/48( 22%)     1/20(  5%)      7/20( 35%)       0/20(  0%)
02:      9/48( 18%)     2/20( 10%)      6/20( 30%)       0/20(  0%)
03:      8/48( 16%)     3/20( 15%)      4/20( 20%)       0/20(  0%)
04:      0/48(  0%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
05:      0/48(  0%)     0/20(  0%)      0/20(  0%)       0/20(  0%)


Device-Specific Information:e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt
full_ictr_16

** EQUATIONS **

CLK      : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
ZERO     : INPUT;

-- Node name is 'overflow' 
-- Equation name is 'overflow', type is output 
overflow =  _LC2_C2;

-- Node name is 'Q00' 
-- Equation name is 'Q00', type is output 
Q00      =  _LC9_B1;

-- Node name is 'Q01' 
-- Equation name is 'Q01', type is output 
Q01      =  _LC1_B1;

-- Node name is 'Q02' 
-- Equation name is 'Q02', type is output 
Q02      =  _LC2_B1;

-- Node name is 'Q03' 
-- Equation name is 'Q03', type is output 
Q03      =  _LC13_B1;

-- Node name is 'Q04' 
-- Equation name is 'Q04', type is output 
Q04      =  _LC15_B1;

-- Node name is 'Q05' 
-- Equation name is 'Q05', type is output 
Q05      =  _LC1_D3;

-- Node name is 'Q06' 
-- Equation name is 'Q06', type is output 
Q06      =  _LC11_B1;

-- Node name is 'Q07' 
-- Equation name is 'Q07', type is output 
Q07      =  _LC9_D3;

-- Node name is 'Q08' 
-- Equation name is 'Q08', type is output 
Q08      =  _LC10_D3;

-- Node name is 'Q09' 
-- Equation name is 'Q09', type is output 
Q09      =  _LC2_D3;

-- Node name is 'Q10' 
-- Equation name is 'Q10', type is output 
Q10      =  _LC1_C2;

-- Node name is 'Q11' 
-- Equation name is 'Q11', type is output 
Q11      =  _LC11_C2;

-- Node name is 'Q12' 
-- Equation name is 'Q12', type is output 
Q12      =  _LC4_C2;

-- Node name is 'Q13' 
-- Equation name is 'Q13', type is output 
Q13      =  _LC3_C2;

-- Node name is 'Q14' 
-- Equation name is 'Q14', type is output 
Q14      =  _LC5_C2;

-- Node name is 'Q15' 
-- Equation name is 'Q15', type is output 
Q15      =  _LC6_C2;

-- Node name is 'S0' 
-- Equation name is 'S0', type is output 
S0       =  _LC6_B1;

-- Node name is 'S1' 
-- Equation name is 'S1', type is output 
S1       =  _LC5_B1;

-- Node name is 'S2' 
-- Equation name is 'S2', type is output 
S2       =  _LC4_B1;

-- Node name is 'S3' 
-- Equation name is 'S3', type is output 
S3       =  _LC3_B1;

-- Node name is '|ctr_12:28|ctr-i:71|:31' = '|ctr_12:28|ctr-i:71|Qi' 
-- Equation name is '_LC15_B1', type is buried 
_LC15_B1 = DFFE( _EQ001 $  _EQ002, GLOBAL( CLK), !_EQ003,  VCC,  VCC);
  _EQ001 = !F1 & !F2 &  F3 &  _LC3_D3 & !_LC15_B1
         #  _LC7_B1;
  _EQ002 =  D04 &  F1 &  F3;
  _EQ003 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:71|~40~1' 
-- Equation name is '_LC7_B1', type is buried 
-- synthesized logic cell 
_LC7_B1  = LCELL( _EQ004 $  GND);
  _EQ004 = !F3 & !_LC13_B1 &  _LC15_B1
         # !F3 & !_LC3_D3 &  _LC15_B1
         # !F1 & !F2 & !_LC3_D3 & !_LC13_B1 &  _LC15_B1
         # !F3 &  _LC3_D3 &  _LC13_B1 & !_LC15_B1
         # !F1 & !F2 &  F3 &  _LC13_B1 & !_LC15_B1;

-- Node name is '|ctr_12:28|ctr-i:72|:31' = '|ctr_12:28|ctr-i:72|Qi' 
-- Equation name is '_LC1_D3', type is buried 
_LC1_D3  = TFFE( _EQ005, GLOBAL( CLK), !_EQ006,  VCC,  VCC);
  _EQ005 = !F1 & !F2 &  F3 &  _LC3_D3 &  _LC15_B1
         #  _LC8_D3;
  _EQ006 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:72|~40~1' 
-- Equation name is '_LC8_D3', type is buried 
-- synthesized logic cell 
_LC8_D3  = LCELL( _EQ007 $  GND);
  _EQ007 = !F3 &  _LC3_D3 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC13_B1 &  _LC15_B1
         #  D05 &  F1 &  F3 & !_LC1_D3
         # !D05 &  F1 &  F3 &  _LC1_D3
         # !F1 &  F2 &  F3 &  _LC1_D3;

-- Node name is '|ctr_12:28|ctr-i:73|:31' = '|ctr_12:28|ctr-i:73|Qi' 
-- Equation name is '_LC9_D3', type is buried 
_LC9_D3  = TFFE( _EQ008, GLOBAL( CLK), !_EQ009,  VCC,  VCC);
  _EQ008 = !F1 & !F2 &  F3 &  _LC1_D3 &  _LC3_D3 &  _LC11_B1 &  _LC15_B1
         #  _LC11_D3;
  _EQ009 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:73|~40~1' 
-- Equation name is '_LC11_D3', type is buried 
-- synthesized logic cell 
_LC11_D3 = LCELL( _EQ010 $  GND);
  _EQ010 = !F3 &  _LC1_D3 &  _LC3_D3 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_D3 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  D07 &  F1 &  F3 & !_LC9_D3
         # !D07 &  F1 &  F3 &  _LC9_D3
         # !F1 &  F2 &  F3 &  _LC9_D3;

-- Node name is '|ctr_12:28|ctr-i:74|:31' = '|ctr_12:28|ctr-i:74|Qi' 
-- Equation name is '_LC11_B1', type is buried 
_LC11_B1 = TFFE( _EQ011, GLOBAL( CLK), !_EQ012,  VCC,  VCC);
  _EQ011 = !F1 & !F2 &  F3 &  _LC1_D3 &  _LC3_D3 &  _LC15_B1
         #  _LC10_B1;
  _EQ012 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:74|~40~1' 
-- Equation name is '_LC10_B1', type is buried 
-- synthesized logic cell 
_LC10_B1 = LCELL( _EQ013 $  GND);
  _EQ013 = !F3 &  _LC1_D3 &  _LC3_D3 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_D3 &  _LC13_B1 &  _LC15_B1
         #  D06 &  F1 &  F3 & !_LC11_B1
         # !D06 &  F1 &  F3 &  _LC11_B1
         # !F1 &  F2 &  F3 &  _LC11_B1;

-- Node name is '|ctr_12:28|ctr-i:76|:31' = '|ctr_12:28|ctr-i:76|Qi' 
-- Equation name is '_LC10_D3', type is buried 
_LC10_D3 = TFFE( _EQ014, GLOBAL( CLK), !_EQ015,  VCC,  VCC);
  _EQ014 = !F1 & !F2 &  F3 &  _LC1_D3 &  _LC3_D3 &  _LC9_D3 &  _LC11_B1 & 
              _LC15_B1
         #  _LC12_D3;
  _EQ015 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:76|~40~1' 
-- Equation name is '_LC12_D3', type is buried 
-- synthesized logic cell 
_LC12_D3 = LCELL( _EQ016 $  GND);
  _EQ016 = !F3 &  _LC1_D3 &  _LC3_D3 &  _LC9_D3 &  _LC11_B1 &  _LC13_B1 & 
              _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_D3 &  _LC9_D3 &  _LC11_B1 &  _LC13_B1 & 
              _LC15_B1
         #  D08 &  F1 &  F3 & !_LC10_D3
         # !D08 &  F1 &  F3 &  _LC10_D3
         # !F1 &  F2 &  F3 &  _LC10_D3;

-- Node name is '|ctr_12:28|ctr-i:77|:31' = '|ctr_12:28|ctr-i:77|Qi' 
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = TFFE( _EQ017, GLOBAL( CLK), !_EQ018,  VCC,  VCC);
  _EQ017 = !F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_D3 &  _LC4_C2 & 
              _LC9_D3 &  _LC10_D3 &  _LC11_B1 &  _LC11_C2 &  _LC13_B1 & 
              _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_D3 & 
              _LC4_C2 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 &  _LC11_C2 & 
              _LC15_B1
         #  _LC12_C2;
  _EQ018 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:77|~40~1' 
-- Equation name is '_LC12_C2', type is buried 
-- synthesized logic cell 
_LC12_C2 = LCELL( _EQ019 $  GND);
  _EQ019 = !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC4_C2 & 
              _LC9_D3 &  _LC10_D3 &  _LC11_B1 &  _LC11_C2 &  _LC13_B1 & 
              _LC15_B1
         #  D13 &  F1 &  F3 & !_LC3_C2
         # !D13 &  F1 &  F3 &  _LC3_C2
         # !F1 &  F2 &  F3 &  _LC3_C2;

-- Node name is '|ctr_12:28|ctr-i:78|:31' = '|ctr_12:28|ctr-i:78|Qi' 
-- Equation name is '_LC4_C2', type is buried 
_LC4_C2  = TFFE( _EQ020, GLOBAL( CLK), !_EQ021,  VCC,  VCC);
  _EQ020 = !F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_D3 &  _LC9_D3 & 
              _LC10_D3 &  _LC11_B1 &  _LC11_C2 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_D3 & 
              _LC9_D3 &  _LC10_D3 &  _LC11_B1 &  _LC11_C2 &  _LC15_B1
         #  _LC13_C2;
  _EQ021 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:78|~40~1' 
-- Equation name is '_LC13_C2', type is buried 
-- synthesized logic cell 
_LC13_C2 = LCELL( _EQ022 $  GND);
  _EQ022 = !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC9_D3 & 
              _LC10_D3 &  _LC11_B1 &  _LC11_C2 &  _LC13_B1 &  _LC15_B1
         #  D12 &  F1 &  F3 & !_LC4_C2
         # !D12 &  F1 &  F3 &  _LC4_C2
         # !F1 &  F2 &  F3 &  _LC4_C2;

-- Node name is '|ctr_12:28|ctr-i:79|:31' = '|ctr_12:28|ctr-i:79|Qi' 
-- Equation name is '_LC11_C2', type is buried 
_LC11_C2 = TFFE( _EQ023, GLOBAL( CLK), !_EQ024,  VCC,  VCC);
  _EQ023 = !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_D3 & 
              _LC9_D3 &  _LC10_D3 &  _LC11_B1 &  _LC15_B1
         #  _LC8_C2;
  _EQ024 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:79|~40~1' 
-- Equation name is '_LC8_C2', type is buried 
-- synthesized logic cell 
_LC8_C2  = LCELL( _EQ025 $  GND);
  _EQ025 = !F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_D3 &  _LC9_D3 & 
              _LC10_D3 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC9_D3 & 
              _LC10_D3 &  _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  D11 &  F1 &  F3 & !_LC11_C2
         # !D11 &  F1 &  F3 &  _LC11_C2
         # !F1 &  F2 &  F3 &  _LC11_C2;

-- Node name is '|ctr_12:28|ctr-i:80|:31' = '|ctr_12:28|ctr-i:80|Qi' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = TFFE( _EQ026, GLOBAL( CLK), !_EQ027,  VCC,  VCC);
  _EQ026 = !F1 & !F2 &  F3 &  _LC1_D3 &  _LC2_D3 &  _LC3_D3 &  _LC9_D3 & 
              _LC10_D3 &  _LC11_B1 &  _LC15_B1
         #  _LC9_C2;
  _EQ027 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:80|~40~1' 
-- Equation name is '_LC9_C2', type is buried 
-- synthesized logic cell 
_LC9_C2  = LCELL( _EQ028 $  GND);
  _EQ028 = !F3 &  _LC1_D3 &  _LC2_D3 &  _LC3_D3 &  _LC9_D3 &  _LC10_D3 & 
              _LC11_B1 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_D3 &  _LC2_D3 &  _LC9_D3 &  _LC10_D3 & 
              _LC11_B1 &  _LC13_B1 &  _LC15_B1
         #  D10 &  F1 &  F3 & !_LC1_C2
         # !D10 &  F1 &  F3 &  _LC1_C2
         # !F1 &  F2 &  F3 &  _LC1_C2;

-- Node name is '|ctr_12:28|ctr-i:81|:31' = '|ctr_12:28|ctr-i:81|Qi' 
-- Equation name is '_LC2_D3', type is buried 
_LC2_D3  = TFFE( _EQ029, GLOBAL( CLK), !_EQ030,  VCC,  VCC);
  _EQ029 = !F1 & !F2 &  F3 &  _LC1_D3 &  _LC3_D3 &  _LC9_D3 &  _LC10_D3 & 
              _LC11_B1 &  _LC15_B1
         #  _LC4_D3;
  _EQ030 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:81|~40~1' 
-- Equation name is '_LC4_D3', type is buried 
-- synthesized logic cell 
_LC4_D3  = LCELL( _EQ031 $  GND);
  _EQ031 = !F3 &  _LC1_D3 &  _LC3_D3 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 & 
              _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_D3 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 & 
              _LC13_B1 &  _LC15_B1
         #  D09 &  F1 &  F3 & !_LC2_D3
         # !D09 &  F1 &  F3 &  _LC2_D3
         # !F1 &  F2 &  F3 &  _LC2_D3;

-- Node name is '|ctr_12:28|ctr-i:90|:6' = '|ctr_12:28|ctr-i:90|ciplus1' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = LCELL( _EQ032 $  GND);
  _EQ032 =  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 &  _LC3_D3 &  _LC4_C2 & 
              _LC5_C2 &  _LC6_C2 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 & 
              _LC11_C2 &  _LC13_B1 &  _LC15_B1
         #  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 &  _LC4_C2 & 
              _LC5_C2 &  _LC6_C2 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 & 
              _LC11_C2 &  _LC13_B1 &  _LC15_B1
         #  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 &  _LC3_D3 & 
              _LC4_C2 &  _LC5_C2 &  _LC6_C2 &  _LC9_D3 &  _LC10_D3 & 
              _LC11_B1 &  _LC11_C2 &  _LC15_B1;

-- Node name is '|ctr_12:28|ctr-i:90|:31' = '|ctr_12:28|ctr-i:90|Qi' 
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = TFFE( _EQ033, GLOBAL( CLK), !_EQ034,  VCC,  VCC);
  _EQ033 = !F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 &  _LC3_D3 & 
              _LC4_C2 &  _LC5_C2 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 & 
              _LC11_C2 &  _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 & 
              _LC3_D3 &  _LC4_C2 &  _LC5_C2 &  _LC9_D3 &  _LC10_D3 & 
              _LC11_B1 &  _LC11_C2 &  _LC15_B1
         #  _LC7_C2;
  _EQ034 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:90|~40~1' 
-- Equation name is '_LC7_C2', type is buried 
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ035 $  GND);
  _EQ035 = !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 & 
              _LC4_C2 &  _LC5_C2 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 & 
              _LC11_C2 &  _LC13_B1 &  _LC15_B1
         #  D15 &  F1 &  F3 & !_LC6_C2
         # !D15 &  F1 &  F3 &  _LC6_C2
         # !F1 &  F2 &  F3 &  _LC6_C2;

-- Node name is '|ctr_12:28|ctr-i:91|:31' = '|ctr_12:28|ctr-i:91|Qi' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = TFFE( _EQ036, GLOBAL( CLK), !_EQ037,  VCC,  VCC);
  _EQ036 = !F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 &  _LC3_D3 & 
              _LC4_C2 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 &  _LC11_C2 & 
              _LC13_B1 &  _LC15_B1
         # !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 & 
              _LC3_D3 &  _LC4_C2 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 & 
              _LC11_C2 &  _LC15_B1
         #  _LC10_C2;
  _EQ037 = !F0 &  F1 &  F3;

-- Node name is '|ctr_12:28|ctr-i:91|~40~1' 
-- Equation name is '_LC10_C2', type is buried 
-- synthesized logic cell 
_LC10_C2 = LCELL( _EQ038 $  GND);
  _EQ038 = !F1 & !F2 &  F3 &  _LC1_C2 &  _LC1_D3 &  _LC2_D3 &  _LC3_C2 & 
              _LC4_C2 &  _LC9_D3 &  _LC10_D3 &  _LC11_B1 &  _LC11_C2 & 
              _LC13_B1 &  _LC15_B1
         #  D14 &  F1 &  F3 & !_LC5_C2
         # !D14 &  F1 &  F3 &  _LC5_C2
         # !F1 &  F2 &  F3 &  _LC5_C2;

-- Node name is '|rg_4:22|rg-i:10|:10' = '|rg_4:22|rg-i:10|RGi' 
-- Equation name is '_LC9_B1', type is buried 
_LC9_B1  = DFFE( _EQ039 $  GND, GLOBAL( CLK), !_EQ040,  VCC,  VCC);
  _EQ039 = !F1 &  _LC6_B1
         # !F3 &  _LC6_B1
         #  D00 &  F1 &  F3;
  _EQ040 = !F0 & !F1 &  F3;

-- Node name is '|rg_4:22|rg-i:11|:10' = '|rg_4:22|rg-i:11|RGi' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = DFFE( _EQ041 $  GND, GLOBAL( CLK), !_EQ042,  VCC,  VCC);
  _EQ041 = !F1 &  _LC5_B1
         # !F3 &  _LC5_B1
         #  D01 &  F1 &  F3;
  _EQ042 = !F0 & !F1 &  F3;

-- Node name is '|rg_4:22|rg-i:12|:10' = '|rg_4:22|rg-i:12|RGi' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = DFFE( _EQ043 $  GND, GLOBAL( CLK), !_EQ044,  VCC,  VCC);
  _EQ043 = !F1 &  _LC4_B1
         # !F3 &  _LC4_B1
         #  D02 &  F1 &  F3;
  _EQ044 = !F0 & !F1 &  F3;

-- Node name is '|rg_4:22|rg-i:13|:10' = '|rg_4:22|rg-i:13|RGi' 
-- Equation name is '_LC13_B1', type is buried 
_LC13_B1 = DFFE( _EQ045 $  GND, GLOBAL( CLK), !_EQ046,  VCC,  VCC);
  _EQ045 = !F1 &  _LC3_B1
         # !F3 &  _LC3_B1
         #  D03 &  F1 &  F3;
  _EQ046 = !F0 & !F1 &  F3;

-- Node name is '|sm_4:23|sm-i:9|:22' = '|sm_4:23|sm-i:9|Si' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = LCELL( _EQ047 $  F0);
  _EQ047 =  _LC9_B1 & !ZERO
         # !_LC9_B1 &  ZERO;

-- Node name is '|sm_4:23|sm-i:19|:22' = '|sm_4:23|sm-i:19|Si' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = LCELL( _EQ048 $  F1);
  _EQ048 =  _LC1_B1 & !_LC9_B1 & !ZERO
         # !_LC1_B1 &  _LC9_B1 &  ZERO
         # !F0 &  _LC1_B1 &  _X001
         #  F0 & !_LC1_B1 &  _X002;
  _X001  = EXP( _LC9_B1 &  ZERO);
  _X002  = EXP(!_LC9_B1 & !ZERO);

-- Node name is '|sm_4:23|sm-i:20|~7~1' = '|sm_4:23|sm-i:20|q_i_1~1' 
-- Equation name is '_LC5_D3', type is buried 
-- synthesized logic cell 
_LC5_D3  = LCELL( _EQ049 $  GND);
  _EQ049 = !_LC1_B1 & !_LC2_B1 & !_LC9_B1 & !ZERO
         # !F0 & !_LC1_B1 & !_LC2_B1 & !_LC9_B1
         # !F1 & !_LC1_B1 & !_LC2_B1
         # !F2 & !_LC2_B1
         # !F1 & !F2 & !_LC1_B1;

-- Node name is '|sm_4:23|sm-i:20|~7~2' = '|sm_4:23|sm-i:20|q_i_1~2' 
-- Equation name is '_LC6_D3', type is buried 
-- synthesized logic cell 
_LC6_D3  = LCELL( _EQ050 $  GND);
  _EQ050 = !F0 & !_LC1_B1 & !_LC2_B1 & !ZERO
         # !F1 & !_LC2_B1 & !_LC9_B1 & !ZERO
         # !F0 & !F1 & !_LC2_B1 & !_LC9_B1
         # !F0 & !F1 & !_LC2_B1 & !ZERO
         # !F2 & !_LC1_B1 & !_LC9_B1 & !ZERO;

-- Node name is '|sm_4:23|sm-i:20|~7~3' = '|sm_4:23|sm-i:20|q_i_1~3' 
-- Equation name is '_LC7_D3', type is buried 
-- synthesized logic cell 
_LC7_D3  = LCELL( _EQ051 $  GND);
  _EQ051 =  F0 & !_LC5_D3 & !_LC6_D3
         # !_LC5_D3 & !_LC6_D3 &  _LC9_B1
         #  _LC1_B1 & !_LC5_D3 & !_LC6_D3
         #  F2 & !_LC5_D3 & !_LC6_D3;

-- Node name is '|sm_4:23|sm-i:20|:7' = '|sm_4:23|sm-i:20|q_i_1' 
-- Equation name is '_LC3_D3', type is buried 
!_LC3_D3 = _LC3_D3~NOT;
_LC3_D3~NOT = LCELL( _EQ052 $  GND);
  _EQ052 = !F0 & !F2 & !_LC1_B1 & !ZERO
         # !F1 & !F2 & !_LC9_B1 & !ZERO
         # !F0 & !F1 & !F2 & !_LC9_B1
         # !F0 & !F1 & !F2 & !ZERO
         # !_LC7_D3;

-- Node name is '|sm_4:23|sm-i:20|:22' = '|sm_4:23|sm-i:20|Si' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( F2 $ !_LC8_B1);

-- Node name is '|sm_4:23|sm-i:20|~22~1' = '|sm_4:23|sm-i:20|Si~1' 
-- Equation name is '_LC8_B1', type is buried 
-- synthesized logic cell 
_LC8_B1  = LCELL( _EQ053 $ !_LC2_B1);
  _EQ053 =  F1 &  _LC1_B1
         #  F0 &  F1 &  _X002
         #  F0 &  _LC1_B1 &  _X002
         #  _LC9_B1 &  _X003 &  ZERO;
  _X002  = EXP(!_LC9_B1 & !ZERO);
  _X003  = EXP(!F1 & !_LC1_B1);

-- Node name is '|sm_4:23|sm-i:21|:22' = '|sm_4:23|sm-i:21|Si' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ054 $  F3);
  _EQ054 =  _LC3_D3 & !_LC13_B1
         # !_LC3_D3 &  _LC13_B1;



Project Information        e:\study\v semestr\ks\labshem1-ash\full_ictr_16.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:11
   Partitioner                            00:00:01
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:06
   --------------------------             --------
   Total Time                             00:00:22


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,473K
