#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Dec 19 15:07:53 2023
# Process ID: 21832
# Current directory: C:/Users/Student/Desktop/Lab_final/lab_final_PLPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17760 C:\Users\Student\Desktop\Lab_final\lab_final_PLPS\lab_final.xpr
# Log file: C:/Users/Student/Desktop/Lab_final/lab_final_PLPS/vivado.log
# Journal file: C:/Users/Student/Desktop/Lab_final/lab_final_PLPS\vivado.jou
# Running On: DESKTOP-2QICLVD, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 16977 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Student/Desktop/Lab_final/lab_final_PLPS/lab_final.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
WARNING: [Project 1-865] Could not find the file E:/Lab/Embedded_Deep_Neural_Network_Processing/Lab_final/lab_final/lab_final.srcs/utils_1/imports/synth_1/NN_bd_wrapper.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1414.004 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 19 15:09:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/Student/Desktop/Lab_final/lab_final_PLPS/lab_final.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1700.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 815 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2439.828 ; gain = 7.832
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2439.828 ; gain = 7.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2439.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances
  SRLC32E => SRL16E (inverted pins: CLK): 7 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2603.527 ; gain = 1189.523
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.234 ; gain = 117.406
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 15:14:47 2023...
