<stg><name>dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tileID = alloca i32 1

]]></Node>
<StgValue><ssdm name="tileID"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %curTileStatic_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %curTileStatic

]]></Node>
<StgValue><ssdm name="curTileStatic_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %tileID

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %tileID_1 = load i5 %tileID

]]></Node>
<StgValue><ssdm name="tileID_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="5">
<![CDATA[
:1 %empty = trunc i5 %tileID_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tileID_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %tileID_2 = add i5 %tileID_1, i5 1

]]></Node>
<StgValue><ssdm name="tileID_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln377 = br i1 %tmp, void %.split16, void %..loopexit11.i_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
.split16:0 %trunc_ln377_cast4 = zext i5 %tileID_1

]]></Node>
<StgValue><ssdm name="trunc_ln377_cast4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:2 %placement_static_Tile2Level_keys_addr = getelementptr i4 %placement_static_Tile2Level_keys, i64 0, i64 %trunc_ln377_cast4

]]></Node>
<StgValue><ssdm name="placement_static_Tile2Level_keys_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4">
<![CDATA[
.split16:3 %placement_static_Tile2Level_keys_load = load i4 %placement_static_Tile2Level_keys_addr

]]></Node>
<StgValue><ssdm name="placement_static_Tile2Level_keys_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln376 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln376"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4">
<![CDATA[
.split16:3 %placement_static_Tile2Level_keys_load = load i4 %placement_static_Tile2Level_keys_addr

]]></Node>
<StgValue><ssdm name="placement_static_Tile2Level_keys_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split16:4 %icmp_ln378 = icmp_eq  i4 %placement_static_Tile2Level_keys_load, i4 %curTileStatic_read

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16:5 %br_ln378 = br i1 %icmp_ln378, void, void %.split16..loopexit11.i_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln377 = store i5 %tileID_2, i5 %tileID

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split16..loopexit11.i_crit_edge.exitStub:0 %write_ln377 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tileID_out, i4 %empty

]]></Node>
<StgValue><ssdm name="write_ln377"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split16..loopexit11.i_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
UnifiedReturnBlock:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
..loopexit11.i_crit_edge.exitStub:0 %write_ln377 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tileID_out, i4 %empty

]]></Node>
<StgValue><ssdm name="write_ln377"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
..loopexit11.i_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="curTileStatic" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="curTileStatic"/></StgValue>
</port>
<port id="44" name="tileID_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tileID_out"/></StgValue>
</port>
<port id="45" name="placement_static_Tile2Level_keys" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="placement_static_Tile2Level_keys"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="tileID" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i4" to="curTileStatic_read" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="curTileStatic" to="curTileStatic_read" fromId="43" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_51" to="store_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="tileID" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="54" from="tileID" to="tileID_1" fromId="6" toId="10">
</dataflow>
<dataflow id="55" from="tileID_1" to="empty" fromId="10" toId="11">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="65" from="p_str" to="specpipeline_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="67" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="66" toId="13">
</dataflow>
<dataflow id="68" from="tileID_1" to="tmp" fromId="10" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="tmp" fromId="69" toId="13">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopTripCount" to="empty_82" fromId="71" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty_82" fromId="73" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="empty_82" fromId="75" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty_82" fromId="77" toId="14">
</dataflow>
<dataflow id="79" from="tileID_1" to="tileID_2" fromId="10" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="tileID_2" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="tmp" to="br_ln377" fromId="13" toId="16">
</dataflow>
<dataflow id="83" from="tileID_1" to="trunc_ln377_cast4" fromId="10" toId="17">
</dataflow>
<dataflow id="84" from="placement_static_Tile2Level_keys" to="placement_static_Tile2Level_keys_addr" fromId="45" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_85" to="placement_static_Tile2Level_keys_addr" fromId="85" toId="18">
</dataflow>
<dataflow id="87" from="trunc_ln377_cast4" to="placement_static_Tile2Level_keys_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="placement_static_Tile2Level_keys_addr" to="placement_static_Tile2Level_keys_load" fromId="18" toId="19">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopName" to="specloopname_ln376" fromId="89" toId="20">
</dataflow>
<dataflow id="92" from="empty_41" to="specloopname_ln376" fromId="91" toId="20">
</dataflow>
<dataflow id="93" from="placement_static_Tile2Level_keys_addr" to="placement_static_Tile2Level_keys_load" fromId="18" toId="21">
</dataflow>
<dataflow id="94" from="placement_static_Tile2Level_keys_load" to="icmp_ln378" fromId="21" toId="22">
</dataflow>
<dataflow id="95" from="curTileStatic_read" to="icmp_ln378" fromId="7" toId="22">
</dataflow>
<dataflow id="96" from="icmp_ln378" to="br_ln378" fromId="22" toId="23">
</dataflow>
<dataflow id="97" from="tileID_2" to="store_ln377" fromId="15" toId="24">
</dataflow>
<dataflow id="98" from="tileID" to="store_ln377" fromId="6" toId="24">
</dataflow>
<dataflow id="100" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln377" fromId="99" toId="26">
</dataflow>
<dataflow id="101" from="tileID_out" to="write_ln377" fromId="44" toId="26">
</dataflow>
<dataflow id="102" from="empty" to="write_ln377" fromId="11" toId="26">
</dataflow>
<dataflow id="103" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln377" fromId="99" toId="29">
</dataflow>
<dataflow id="104" from="tileID_out" to="write_ln377" fromId="44" toId="29">
</dataflow>
<dataflow id="105" from="empty" to="write_ln377" fromId="11" toId="29">
</dataflow>
<dataflow id="106" from="tmp" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="107" from="tmp" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="108" from="icmp_ln378" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="109" from="tmp" to="StgValue_4" fromId="13" toId="4">
</dataflow>
</dataflows>


</stg>
