{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 5 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Code as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 4 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Code as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Code as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Code as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Code as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Code as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 10 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Toplevel as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 9 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Toplevel as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 8 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Toplevel as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 7 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Toplevel as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 6 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Toplevel as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 6 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Toplevel as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 15 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Ident as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 14 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Ident as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 13 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Ident as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 12 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Ident as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 11 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Ident as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 11 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Ident as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 20 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Dir as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 19 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Dir as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 18 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Dir as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 17 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Dir as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 16 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Dir as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 25 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Edge as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 24 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Edge as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 23 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Edge as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 22 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Edge as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Edge as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 30 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::EdgeRef as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 29 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::EdgeRef as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 28 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::EdgeRef as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 27 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::EdgeRef as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::EdgeRef as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::EdgeRef as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 35 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Decl as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 34 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Decl as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 33 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Decl as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 32 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Decl as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 31 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Decl as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 31 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Decl as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 40 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::SeqBlock as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 39 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::SeqBlock as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 38 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::SeqBlock as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 37 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::SeqBlock as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 36 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::SeqBlock as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 36 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::SeqBlock as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 45 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::BlockType as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 44 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::BlockType as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 43 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::BlockType as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 42 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::BlockType as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 41 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::BlockType as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 51 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Seq as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 50 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Seq as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 49 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Seq as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 48 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Seq as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 47 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Seq as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 47 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Seq as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 56 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Op as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 55 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Op as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 54 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Op as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 53 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Op as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 52 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Op as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 61 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::UnaryOp as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 60 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::UnaryOp as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 59 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::UnaryOp as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 58 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::UnaryOp as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 57 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::UnaryOp as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 66 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Expr as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 65 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Expr as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 64 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Expr as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 63 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Expr as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 62 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Expr as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 62 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<ast::Expr as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"ast\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"to_i32\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::ast::Expr::to_i32"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"parse_Code\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::parse_Code"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__reduce\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__reduce"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_21_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_21_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_21_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_21_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_26_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_26_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_26_26_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_26_26_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_28_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_28_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_29_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_29_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2a_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_2a_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_2b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_2c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_2d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2e_2e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_2e_2e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3a_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3a_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_3c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3c_3c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3c_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3d_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3d_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3e_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_3e_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_40_28_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_40_28_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_5b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_5b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_5d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_5d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22___22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22___22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22always_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22always_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22await_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22await_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22begin_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22begin_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22bit_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22bit_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22const_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22const_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22else_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22else_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22end_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22end_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22endmodule_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22endmodule_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22fsm_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22fsm_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22if_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22if_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22input_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22input_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22loop_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22loop_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22match_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22match_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22module_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22module_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22negedge_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22negedge_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22output_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22output_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22posedge_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22posedge_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22reg_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22reg_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22sequence_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22sequence_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22uint_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22uint_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22while_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22while_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22wire_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22wire_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22yield_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22yield_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_7b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_7c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7c_7c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_7c_7c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Term_22_7d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27b_5b01___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27b_5b01___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27d_5b0_2d9___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27d_5b0_2d9___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27x_5b0_2d9a_2dfA_2dF___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27x_5b0_2d9a_2dfA_2dF___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5ba_2dzA_2dZ___5d_5b0_2d9A_2dZa_2dz___5d_2a_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Termr_23_22_5ba_2dzA_2dZ___5d_5b0_2d9A_2dZa_2dz___5d_2a_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5c_5cd_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Termr_23_22_5c_5cd_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termerror\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Termerror"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_22_2c_22_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_22_2c_22_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_22_3b_22_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_22_3b_22_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28Decl_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28Decl_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt_28Decl_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtBlockType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtBlockType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCode\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtCode"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtCombStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatement_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtCombStatement_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatementBlock_3c_22_22_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtCombStatementBlock_3c_22_22_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatementBlock_3c_22I_22_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtCombStatementBlock_3c_22I_22_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatements\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtCombStatements"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cEntityArg_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtComma_3cEntityArg_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cExpr_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtComma_3cExpr_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cIdent_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtComma_3cIdent_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cKeyPair_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtComma_3cKeyPair_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDecl\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtDecl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDefType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtDefType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDimensions\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtDimensions"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEdge\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtEdge"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArg\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtEntityArg"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArg_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtEntityArg_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArgType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtEntityArgType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArgs\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtEntityArgs"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityBody\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtEntityBody"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtExpr"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr2\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtExpr2"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr3\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtExpr3"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr4\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtExpr4"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtExpr_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtFsmArm\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtFsmArm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtFsmArm_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtFsmArm_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtIdent\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtIdent"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtIdent_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtIdent_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtInnerArg\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtInnerArg"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtKeyPair\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtKeyPair"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtKeyPair_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtKeyPair_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtLiteral\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtLiteral"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtLiteral_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtLiteral_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmComb\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtMatchArmComb"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmComb_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtMatchArmComb_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmSeq\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtMatchArmSeq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmSeq_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtMatchArmSeq_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtNum\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtNum"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtNum_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtNum_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtPipe_3cLiteral_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtPipe_3cLiteral_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSemicolon_3cCombStatement_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtSemicolon_3cCombStatement_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtSeqStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtSeqStatement_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtSeqStatement_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatements\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtSeqStatements"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtTerm\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtTerm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtToplevel\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtToplevel"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtToplevel_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_NtToplevel_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____Code\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt____Code"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____Decl\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt____Decl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Code\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____SeqStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Code::__pop_Nt____SeqStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"parse_Decl\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::parse_Decl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__reduce\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__reduce"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_21_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_21_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_21_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_21_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_26_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_26_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_26_26_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_26_26_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_28_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_28_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_29_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_29_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2a_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_2a_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_2b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_2c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_2d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2e_2e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_2e_2e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3a_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3a_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_3c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3c_3c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3c_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3d_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3d_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3e_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_3e_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_40_28_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_40_28_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_5b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_5b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_5d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_5d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22___22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22___22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22always_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22always_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22await_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22await_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22begin_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22begin_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22bit_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22bit_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22const_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22const_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22else_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22else_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22end_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22end_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22endmodule_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22endmodule_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22fsm_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22fsm_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22if_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22if_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22input_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22input_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22loop_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22loop_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22match_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22match_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22module_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22module_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22negedge_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22negedge_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22output_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22output_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22posedge_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22posedge_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22reg_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22reg_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22sequence_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22sequence_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22uint_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22uint_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22while_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22while_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22wire_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22wire_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22yield_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22yield_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_7b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_7c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7c_7c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_7c_7c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Term_22_7d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27b_5b01___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27b_5b01___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27d_5b0_2d9___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27d_5b0_2d9___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27x_5b0_2d9a_2dfA_2dF___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27x_5b0_2d9a_2dfA_2dF___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5ba_2dzA_2dZ___5d_5b0_2d9A_2dZa_2dz___5d_2a_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Termr_23_22_5ba_2dzA_2dZ___5d_5b0_2d9A_2dZa_2dz___5d_2a_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5c_5cd_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Termr_23_22_5c_5cd_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termerror\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Termerror"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_22_2c_22_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_22_2c_22_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_22_3b_22_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_22_3b_22_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28Decl_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28Decl_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt_28Decl_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtBlockType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtBlockType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCode\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtCode"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtCombStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatement_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtCombStatement_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatementBlock_3c_22_22_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtCombStatementBlock_3c_22_22_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatementBlock_3c_22I_22_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtCombStatementBlock_3c_22I_22_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatements\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtCombStatements"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cEntityArg_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtComma_3cEntityArg_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cExpr_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtComma_3cExpr_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cIdent_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtComma_3cIdent_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cKeyPair_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtComma_3cKeyPair_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDecl\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtDecl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDefType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtDefType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDimensions\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtDimensions"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEdge\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtEdge"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArg\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtEntityArg"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArg_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtEntityArg_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArgType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtEntityArgType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArgs\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtEntityArgs"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityBody\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtEntityBody"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtExpr"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr2\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtExpr2"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr3\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtExpr3"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr4\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtExpr4"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtExpr_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtFsmArm\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtFsmArm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtFsmArm_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtFsmArm_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtIdent\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtIdent"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtIdent_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtIdent_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtInnerArg\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtInnerArg"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtKeyPair\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtKeyPair"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtKeyPair_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtKeyPair_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtLiteral\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtLiteral"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtLiteral_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtLiteral_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmComb\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtMatchArmComb"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmComb_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtMatchArmComb_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmSeq\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtMatchArmSeq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmSeq_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtMatchArmSeq_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtNum\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtNum"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtNum_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtNum_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtPipe_3cLiteral_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtPipe_3cLiteral_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSemicolon_3cCombStatement_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtSemicolon_3cCombStatement_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtSeqStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtSeqStatement_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtSeqStatement_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatements\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtSeqStatements"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtTerm\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtTerm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtToplevel\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtToplevel"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtToplevel_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_NtToplevel_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____Code\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt____Code"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____Decl\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt____Decl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__Decl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____SeqStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__Decl::__pop_Nt____SeqStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"parse_SeqStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::parse_SeqStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__reduce\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__reduce"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_21_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_21_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_21_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_21_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_26_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_26_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_26_26_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_26_26_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_28_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_28_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_29_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_29_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2a_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_2a_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_2b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_2c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_2d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_2e_2e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_2e_2e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3a_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3a_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_3c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3c_3c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3c_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3c_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3d_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3d_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3d_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_3d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3e_3d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_3e_3e_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_3e_3e_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_40_28_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_40_28_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_5b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_5b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_5d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_5d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22___22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22___22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22always_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22always_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22await_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22await_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22begin_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22begin_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22bit_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22bit_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22const_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22const_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22else_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22else_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22end_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22end_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22endmodule_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22endmodule_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22fsm_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22fsm_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22if_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22if_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22input_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22input_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22loop_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22loop_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22match_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22match_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22module_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22module_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22negedge_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22negedge_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22output_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22output_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22posedge_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22posedge_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22reg_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22reg_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22sequence_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22sequence_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22uint_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22uint_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22while_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22while_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22wire_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22wire_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22yield_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22yield_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7b_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_7b_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_7c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7c_7c_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_7c_7c_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Term_22_7d_22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Term_22_7d_22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27b_5b01___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27b_5b01___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27d_5b0_2d9___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27d_5b0_2d9___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27x_5b0_2d9a_2dfA_2dF___5d_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Termr_23_22_5b0_2d9_5d_2b_5c_27x_5b0_2d9a_2dfA_2dF___5d_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5ba_2dzA_2dZ___5d_5b0_2d9A_2dZa_2dz___5d_2a_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Termr_23_22_5ba_2dzA_2dZ___5d_5b0_2d9A_2dZa_2dz___5d_2a_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termr_23_22_5c_5cd_2b_22_23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Termr_23_22_5c_5cd_2b_22_23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Termerror\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Termerror"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_22_2c_22_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_22_2c_22_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_22_3b_22_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_22_3b_22_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22_5b_22_20_3cNum_3e_20_22_5d_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22else_22_20_22if_22_20_3cExpr_3e_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22else_22_20_22_7b_22_20_3cSeqStatements_3e_20_22_7d_22_29_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_22else_22_20_3cCombStatementBlock_3c_22_22_3e_3e_29_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cCombStatement_3e_20_22_3b_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cEntityArg_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cExpr_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cIdent_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cKeyPair_3e_20_22_2c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28_3cLiteral_3e_20_22_7c_22_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28Decl_29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28Decl_29_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt_28Decl_29_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt_28Decl_29_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtBlockType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtBlockType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCode\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtCode"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtCombStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatement_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtCombStatement_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatementBlock_3c_22_22_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtCombStatementBlock_3c_22_22_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatementBlock_3c_22I_22_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtCombStatementBlock_3c_22I_22_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtCombStatements\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtCombStatements"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cEntityArg_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtComma_3cEntityArg_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cExpr_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtComma_3cExpr_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cIdent_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtComma_3cIdent_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtComma_3cKeyPair_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtComma_3cKeyPair_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDecl\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtDecl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDefType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtDefType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtDimensions\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtDimensions"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEdge\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtEdge"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArg\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtEntityArg"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArg_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtEntityArg_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArgType\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtEntityArgType"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityArgs\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtEntityArgs"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtEntityBody\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtEntityBody"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtExpr"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr2\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtExpr2"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr3\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtExpr3"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr4\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtExpr4"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtExpr_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtExpr_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtFsmArm\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtFsmArm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtFsmArm_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtFsmArm_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtIdent\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtIdent"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtIdent_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtIdent_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtInnerArg\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtInnerArg"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtKeyPair\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtKeyPair"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtKeyPair_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtKeyPair_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtLiteral\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtLiteral"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtLiteral_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtLiteral_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmComb\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtMatchArmComb"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmComb_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtMatchArmComb_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmSeq\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtMatchArmSeq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtMatchArmSeq_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtMatchArmSeq_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtNum\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtNum"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtNum_3f\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtNum_3f"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtPipe_3cLiteral_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtPipe_3cLiteral_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSemicolon_3cCombStatement_3e\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtSemicolon_3cCombStatement_3e"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtSeqStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement_2a\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtSeqStatement_2a"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatement_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtSeqStatement_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtSeqStatements\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtSeqStatements"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtTerm\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtTerm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtToplevel\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtToplevel"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_NtToplevel_2b\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_NtToplevel_2b"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____Code\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt____Code"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____Decl\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt____Decl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__parse__SeqStatement\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__pop_Nt____SeqStatement\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__parse__SeqStatement::__pop_Nt____SeqStatement"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__intern_token\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__tokenize\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__intern_token::__tokenize"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__intern_token\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"new\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__intern_token::__Matcher::new"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"__intern_token\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"next\"), disambiguator: 0 }]","fn_type":"Safe","name":"<verilog_parser::__intern_token::__Matcher<'input> as std::iter::Iterator>::next"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action0\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action0"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action1\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action1"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action2\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action2"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action3\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action3"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action4\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action4"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action5\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action5"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action6\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action6"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action7\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action7"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action8\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action8"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action9\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action9"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action10\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action10"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action11\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action11"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action12\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action12"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action13\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action13"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action14\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action14"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action15\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action15"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action16\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action16"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action17\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action17"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action18\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action18"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action19\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action19"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action20\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action20"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action21\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action21"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action22\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action22"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action23\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action23"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action24\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action24"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action25\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action25"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action26\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action26"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action27\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action27"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action28\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action28"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action29\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action29"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action30\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action30"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action31\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action31"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action32\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action32"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action33\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action33"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action34\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action34"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action35\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action35"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action36\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action36"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action37\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action37"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action38\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action38"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action39\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action39"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action40\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action40"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action41\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action41"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action42\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action42"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action43\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action43"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action44\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action44"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action45\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action45"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action46\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action46"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action47\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action47"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action48\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action48"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action49\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action49"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action50\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action50"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action51\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action51"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action52\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action52"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action53\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action53"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action54\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action54"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action55\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action55"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action56\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action56"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action57\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action57"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action58\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action58"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action59\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action59"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action60\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action60"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action61\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action61"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action62\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action62"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action63\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action63"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action64\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action64"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action65\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action65"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action66\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action66"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action67\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action67"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action68\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action68"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action69\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action69"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action70\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action70"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action71\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action71"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action72\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action72"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action73\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action73"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action74\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action74"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action75\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action75"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action76\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action76"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action77\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action77"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action78\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action78"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action79\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action79"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action80\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action80"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action81\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action81"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action82\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action82"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action83\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action83"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action84\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action84"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action85\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action85"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action86\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action86"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action87\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action87"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action88\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action88"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action89\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action89"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action90\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action90"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action91\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action91"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action92\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action92"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action93\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action93"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action94\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action94"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action95\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action95"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action96\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action96"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action97\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action97"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action98\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action98"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action99\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action99"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action100\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action100"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action101\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action101"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action102\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action102"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action103\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action103"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action104\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action104"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action105\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action105"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action106\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action106"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action107\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action107"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action108\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action108"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action109\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action109"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action110\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action110"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action111\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action111"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action112\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action112"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action113\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action113"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action114\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action114"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action115\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action115"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action116\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action116"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action117\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action117"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action118\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action118"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action119\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action119"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action120\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action120"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action121\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action121"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action122\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action122"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action123\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action123"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action124\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action124"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action125\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action125"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action126\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action126"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action127\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action127"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action128\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action128"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action129\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action129"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action130\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action130"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action131\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action131"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action132\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action132"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action133\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action133"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action134\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action134"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action135\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action135"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action136\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action136"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action137\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action137"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action138\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action138"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action139\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action139"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action140\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action140"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action141\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action141"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action142\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action142"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action143\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action143"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action144\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action144"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action145\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action145"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action146\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action146"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action147\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action147"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action148\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action148"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action149\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action149"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action150\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action150"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action151\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action151"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action152\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action152"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action153\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action153"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action154\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action154"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action155\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action155"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action156\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action156"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action157\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action157"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action158\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action158"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action159\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action159"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action160\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action160"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action161\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action161"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action162\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action162"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action163\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action163"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action164\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action164"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action165\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action165"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action166\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action166"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action167\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action167"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action168\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action168"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action169\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action169"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action170\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action170"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action171\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action171"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action172\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action172"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action173\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action173"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action174\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action174"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action175\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action175"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action176\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action176"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action177\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action177"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action178\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action178"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action179\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action179"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action180\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action180"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action181\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action181"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action182\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action182"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action183\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action183"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action184\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action184"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action185\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action185"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action186\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action186"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action187\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action187"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action188\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action188"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action189\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action189"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action190\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action190"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action191\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action191"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action192\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action192"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action193\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action193"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action194\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action194"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action195\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action195"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action196\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action196"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action197\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action197"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action198\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action198"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action199\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action199"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action200\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action200"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action201\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action201"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action202\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action202"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action203\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action203"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action204\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action204"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action205\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action205"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action206\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action206"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action207\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action207"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action208\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action208"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action209\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action209"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action210\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action210"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action211\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action211"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action212\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action212"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action213\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action213"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action214\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action214"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action215\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action215"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action216\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action216"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action217\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action217"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action218\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action218"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action219\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action219"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action220\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action220"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action221\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action221"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action222\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action222"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action223\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action223"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action224\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action224"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action225\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action225"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action226\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action226"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action227\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action227"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action228\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action228"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action229\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action229"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action230\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action230"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action231\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action231"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action232\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action232"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action233\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action233"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action234\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action234"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action235\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action235"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action236\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action236"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action237\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action237"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action238\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action238"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action239\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action239"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action240\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action240"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action241\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action241"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action242\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action242"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action243\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action243"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action244\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action244"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action245\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action245"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action246\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action246"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action247\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action247"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action248\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action248"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action249\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action249"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action250\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action250"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action251\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action251"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action252\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action252"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action253\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action253"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action254\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action254"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action255\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action255"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action256\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action256"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action257\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action257"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action258\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action258"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action259\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action259"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action260\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action260"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action261\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action261"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action262\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action262"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action263\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action263"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action264\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action264"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action265\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action265"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action266\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action266"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action267\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action267"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action268\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action268"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"__action269\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::verilog_parser::__action269"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"to_triple\"), disambiguator: 0 }]","fn_type":"Safe","name":"<(usize, (usize, &'input str), usize) as verilog_parser::__ToTriple<'input>>::to_triple"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"verilog_parser\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"to_triple\"), disambiguator: 0 }]","fn_type":"Safe","name":"<std::result::Result<(usize, (usize, &'input str), usize), ()> as verilog_parser::__ToTriple<'input>>::to_triple"}
{"def_path":"[DisambiguatedDefPathData { data: ValueNs(\"codelist\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::codelist"}
{"def_path":"[DisambiguatedDefPathData { data: ValueNs(\"code_error\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::code_error"}
{"def_path":"[DisambiguatedDefPathData { data: ValueNs(\"parse_results\"), disambiguator: 0 }]","fn_type":"Safe","name":"verilog::parse_results"}
{"def_path":"[DisambiguatedDefPathData { data: ValueNs(\"parse\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"verilog::parse"}
{"def_path":"[DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"to_verilog\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Code as ToVerilog>::to_verilog"}
{"def_path":"[DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"to_verilog\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Toplevel as ToVerilog>::to_verilog"}
{"def_path":"[DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"to_verilog\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Decl as ToVerilog>::to_verilog"}
{"def_path":"[DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"to_verilog\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Seq as ToVerilog>::to_verilog"}
{"def_path":"[DisambiguatedDefPathData { data: Impl, disambiguator: 4 }, DisambiguatedDefPathData { data: ValueNs(\"to_verilog\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::SeqBlock as ToVerilog>::to_verilog"}
{"def_path":"[DisambiguatedDefPathData { data: Impl, disambiguator: 5 }, DisambiguatedDefPathData { data: ValueNs(\"to_verilog\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Expr as ToVerilog>::to_verilog"}
{"def_path":"[DisambiguatedDefPathData { data: Impl, disambiguator: 6 }, DisambiguatedDefPathData { data: ValueNs(\"to_verilog\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::EdgeRef as ToVerilog>::to_verilog"}
{"def_path":"[DisambiguatedDefPathData { data: Impl, disambiguator: 7 }, DisambiguatedDefPathData { data: ValueNs(\"to_verilog\"), disambiguator: 0 }]","fn_type":"Safe","name":"<ast::Edge as ToVerilog>::to_verilog"}
