// Seed: 1893833620
module module_0;
  reg id_1;
  ;
  logic id_2[-1 'b0 : -1];
  `define pp_3 0
  initial begin : LABEL_0
    logic id_4;
    if (1)
      if (1)
        if ((1)) begin : LABEL_1
          if (1) begin : LABEL_2
            id_1 <= -1;
          end else begin : LABEL_3
            $signed(82);
            ;
          end
        end
  end
  assign module_1.id_4 = "";
endmodule
module module_1 (
    input supply0 id_0
    , id_3,
    output tri0 id_1
);
  logic id_4, id_5 = "";
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output tri1 id_10
    , id_16,
    input supply1 id_11,
    output supply0 id_12,
    input tri id_13,
    output tri1 id_14
);
  tri0 id_17 = -1;
  localparam id_18 = -1, id_19 = id_2, id_20 = id_5;
  logic id_21, id_22;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  genvar id_23;
endmodule
