// Seed: 3521050710
module module_0;
  assign id_1 = 1'b0;
  id_2(
      .id_0(1), .id_1(1), .id_2((1)), .id_3(id_1), .id_4(id_3)
  );
  always id_1 <= id_3;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1
    , id_5,
    input  uwire id_2,
    input  wand  id_3
);
  assign id_1 = id_5;
  module_0();
  if (1) begin
    wire id_6;
  end else begin : id_7
    id_8(
        .id_0(id_7)
    ); id_9(
        .id_0(1'b0), .id_1(1)
    );
  end
  assign id_0 = (~id_5);
  supply1 id_10 = 1;
  wire id_11;
endmodule
