Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 29 19:21:28 2019
| Host         : OldMateLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keyboard_TOP_timing_summary_routed.rpt -pb keyboard_TOP_timing_summary_routed.pb -rpx keyboard_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyclk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: keywrite (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: KeyE/state_reg[0]/Q (HIGH)

 There are 288 register/latch pins with no clock driven by root clock pin: KeyE/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: keycodetest_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: keycodetest_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: keycodetest_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: keycodetest_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keycodetest_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: keycodetest_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: keycodetest_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: keycodetest_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: keyread_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: letcounter_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: letcounter_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: wordcounter_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: wordcounter_reg[0]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: wordcounter_reg[0]_rep__0/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: wordcounter_reg[0]_rep__1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: wordcounter_reg[0]_rep__2/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: wordcounter_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: wordcounter_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 595 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.896        0.000                      0                  145        0.173        0.000                      0                  145        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              2.896        0.000                      0                  145        0.173        0.000                      0                  145        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        2.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 wordcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SenD/letter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.766ns (10.843%)  route 6.298ns (89.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[1]/Q
                         net (fo=696, routed)         5.146    10.734    KeyE/wordcounter_reg__0[1]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  KeyE/letter[3]_i_3/O
                         net (fo=1, routed)           1.152    12.010    KeyE/letter[3]_i_3_n_10
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.134 r  KeyE/letter[3]_i_1/O
                         net (fo=1, routed)           0.000    12.134    SenD/letter_reg[7]_0[3]
    SLICE_X37Y31         FDRE                                         r  SenD/letter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.435    14.776    SenD/sysclk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  SenD/letter_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029    15.030    SenD/letter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 wordcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SenD/letter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.766ns (10.986%)  route 6.207ns (89.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[1]/Q
                         net (fo=696, routed)         4.998    10.586    KeyE/wordcounter_reg__0[1]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.124    10.710 r  KeyE/letter[1]_i_4/O
                         net (fo=1, routed)           1.208    11.918    KeyE/letter[1]_i_4_n_10
    SLICE_X43Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.042 r  KeyE/letter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.042    SenD/letter_reg[7]_0[1]
    SLICE_X43Y32         FDRE                                         r  SenD/letter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439    14.780    SenD/sysclk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  SenD/letter_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.029    15.048    SenD/letter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 wordcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SenD/letter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 0.766ns (11.097%)  route 6.137ns (88.903%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[1]/Q
                         net (fo=696, routed)         5.010    10.597    KeyE/wordcounter_reg__0[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    10.721 r  KeyE/letter[5]_i_3/O
                         net (fo=1, routed)           1.127    11.848    KeyE/letter[5]_i_3_n_10
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.972 r  KeyE/letter[5]_i_1/O
                         net (fo=1, routed)           0.000    11.972    SenD/letter_reg[7]_0[5]
    SLICE_X41Y34         FDRE                                         r  SenD/letter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.441    14.782    SenD/sysclk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  SenD/letter_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.029    15.050    SenD/letter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 wordcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SenD/letter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 0.766ns (11.410%)  route 5.948ns (88.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[1]/Q
                         net (fo=696, routed)         5.056    10.643    KeyE/wordcounter_reg__0[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.767 r  KeyE/letter[0]_i_4/O
                         net (fo=1, routed)           0.892    11.659    KeyE/letter[0]_i_4_n_10
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.783 r  KeyE/letter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.783    SenD/letter_reg[7]_0[0]
    SLICE_X41Y34         FDRE                                         r  SenD/letter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.441    14.782    SenD/sysclk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  SenD/letter_reg[0]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.032    15.053    SenD/letter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 wordcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SenD/letter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.766ns (12.009%)  route 5.613ns (87.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[1]/Q
                         net (fo=696, routed)         4.495    10.082    KeyE/wordcounter_reg__0[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  KeyE/letter[6]_i_4/O
                         net (fo=1, routed)           1.118    11.324    KeyE/letter[6]_i_4_n_10
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.448 r  KeyE/letter[6]_i_1/O
                         net (fo=1, routed)           0.000    11.448    SenD/letter_reg[7]_0[6]
    SLICE_X41Y34         FDRE                                         r  SenD/letter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.441    14.782    SenD/sysclk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  SenD/letter_reg[6]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.031    15.052    SenD/letter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 wordcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordled_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 0.518ns (8.829%)  route 5.349ns (91.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[1]/Q
                         net (fo=696, routed)         5.349    10.936    wordcounter_reg__0[1]
    SLICE_X47Y47         FDSE                                         r  wordled_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.449    14.790    sysclk_IBUF_BUFG
    SLICE_X47Y47         FDSE                                         r  wordled_reg[5]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X47Y47         FDSE (Setup_fdse_C_S)       -0.429    14.586    wordled_reg[5]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 wordcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordled_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.642ns (10.550%)  route 5.443ns (89.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[1]/Q
                         net (fo=696, routed)         5.443    11.030    wordcounter_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.154 r  wordled[4]_i_1/O
                         net (fo=1, routed)           0.000    11.154    wordled[4]_i_1_n_10
    SLICE_X47Y46         FDSE                                         r  wordled_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448    14.789    sysclk_IBUF_BUFG
    SLICE_X47Y46         FDSE                                         r  wordled_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y46         FDSE (Setup_fdse_C_D)        0.029    15.043    wordled_reg[4]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 wordcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SenD/letter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.766ns (12.718%)  route 5.257ns (87.282%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[2]/Q
                         net (fo=696, routed)         4.240     9.828    KeyE/wordcounter_reg__0[2]
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.952 r  KeyE/letter[4]_i_2/O
                         net (fo=1, routed)           1.017    10.968    KeyE/letter[4]_i_2_n_10
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.092 r  KeyE/letter[4]_i_1/O
                         net (fo=1, routed)           0.000    11.092    SenD/letter_reg[7]_0[4]
    SLICE_X37Y31         FDRE                                         r  SenD/letter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.435    14.776    SenD/sysclk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  SenD/letter_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.031    15.032    SenD/letter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 wordcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SenD/letter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 0.766ns (12.903%)  route 5.170ns (87.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[1]/Q
                         net (fo=696, routed)         4.326     9.913    KeyE/wordcounter_reg__0[1]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    10.037 r  KeyE/letter[7]_i_3/O
                         net (fo=1, routed)           0.845    10.882    KeyE/letter[7]_i_3_n_10
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.006 r  KeyE/letter[7]_i_1/O
                         net (fo=1, routed)           0.000    11.006    SenD/letter_reg[7]_0[7]
    SLICE_X41Y34         FDRE                                         r  SenD/letter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.441    14.782    SenD/sysclk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  SenD/letter_reg[7]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.031    15.052    SenD/letter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 wordcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SenD/letter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.766ns (13.486%)  route 4.914ns (86.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.548     5.069    sysclk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  wordcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  wordcounter_reg[2]/Q
                         net (fo=696, routed)         4.040     9.628    KeyE/wordcounter_reg__0[2]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  KeyE/letter[2]_i_4/O
                         net (fo=1, routed)           0.874    10.625    KeyE/letter[2]_i_4_n_10
    SLICE_X43Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.749 r  KeyE/letter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.749    SenD/letter_reg[7]_0[2]
    SLICE_X43Y32         FDRE                                         r  SenD/letter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439    14.780    SenD/sysclk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  SenD/letter_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031    15.050    SenD/letter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tempSSDanode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDanode_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    sysclk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  tempSSDanode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  tempSSDanode_reg[2]/Q
                         net (fo=1, routed)           0.115     1.698    tempSSDanode[2]
    SLICE_X48Y30         FDSE                                         r  SSDanode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    sysclk_IBUF_BUFG
    SLICE_X48Y30         FDSE                                         r  SSDanode_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X48Y30         FDSE (Hold_fdse_C_D)         0.070     1.525    SSDanode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tempSSDanode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDanode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    sysclk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  tempSSDanode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  tempSSDanode_reg[0]/Q
                         net (fo=1, routed)           0.119     1.703    tempSSDanode[0]
    SLICE_X48Y30         FDSE                                         r  SSDanode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    sysclk_IBUF_BUFG
    SLICE_X48Y30         FDSE                                         r  SSDanode_reg[0]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X48Y30         FDSE (Hold_fdse_C_D)         0.070     1.525    SSDanode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 prevSSD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.552     1.435    sysclk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  prevSSD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  prevSSD_reg[0]/Q
                         net (fo=1, routed)           0.097     1.673    SenD/Q[0]
    SLICE_X44Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.718 r  SenD/SSDcathode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    SenD_n_16
    SLICE_X44Y23         FDSE                                         r  SSDcathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.819     1.946    sysclk_IBUF_BUFG
    SLICE_X44Y23         FDSE                                         r  SSDcathode_reg[0]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X44Y23         FDSE (Hold_fdse_C_D)         0.091     1.539    SSDcathode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 prevSSD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.920%)  route 0.147ns (44.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.551     1.434    sysclk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  prevSSD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  prevSSD_reg[2]/Q
                         net (fo=1, routed)           0.147     1.722    SenD/Q[1]
    SLICE_X42Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.767 r  SenD/SSDcathode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    SenD_n_14
    SLICE_X42Y24         FDSE                                         r  SSDcathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.817     1.944    sysclk_IBUF_BUFG
    SLICE_X42Y24         FDSE                                         r  SSDcathode_reg[2]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X42Y24         FDSE (Hold_fdse_C_D)         0.120     1.586    SSDcathode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SSDcathode_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.716%)  route 0.154ns (52.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.551     1.434    sysclk_IBUF_BUFG
    SLICE_X44Y25         FDSE                                         r  SSDcathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  SSDcathode_reg[6]/Q
                         net (fo=2, routed)           0.154     1.730    SSDcathode_OBUF[6]
    SLICE_X45Y24         FDRE                                         r  prevSSD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.818     1.945    sysclk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  prevSSD_reg[6]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.075     1.542    prevSSD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SSDcathode_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.834%)  route 0.154ns (52.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.551     1.434    sysclk_IBUF_BUFG
    SLICE_X44Y25         FDSE                                         r  SSDcathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  SSDcathode_reg[4]/Q
                         net (fo=2, routed)           0.154     1.729    SSDcathode_OBUF[4]
    SLICE_X45Y24         FDRE                                         r  prevSSD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.818     1.945    sysclk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  prevSSD_reg[4]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.070     1.537    prevSSD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SSDcathode_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.001%)  route 0.153ns (51.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.551     1.434    sysclk_IBUF_BUFG
    SLICE_X44Y25         FDSE                                         r  SSDcathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  SSDcathode_reg[3]/Q
                         net (fo=2, routed)           0.153     1.728    SSDcathode_OBUF[3]
    SLICE_X45Y24         FDRE                                         r  prevSSD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.818     1.945    sysclk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  prevSSD_reg[3]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.066     1.533    prevSSD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tempSSDanode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDanode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    sysclk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  tempSSDanode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  tempSSDanode_reg[3]/Q
                         net (fo=1, routed)           0.121     1.691    tempSSDanode[3]
    SLICE_X48Y30         FDRE                                         r  SSDanode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    sysclk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  SSDanode_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.019     1.474    SSDanode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 wordDeb/ff0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordDeb/ff0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.553     1.436    wordDeb/sysclk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  wordDeb/ff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  wordDeb/ff0_reg[0]/Q
                         net (fo=3, routed)           0.171     1.748    wordDeb/ff0_reg_n_10_[0]
    SLICE_X42Y22         FDRE                                         r  wordDeb/ff0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.820     1.947    wordDeb/sysclk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  wordDeb/ff0_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.063     1.512    wordDeb/ff0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SSDcathode_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.755%)  route 0.172ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.551     1.434    sysclk_IBUF_BUFG
    SLICE_X42Y23         FDSE                                         r  SSDcathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDSE (Prop_fdse_C_Q)         0.164     1.598 r  SSDcathode_reg[1]/Q
                         net (fo=2, routed)           0.172     1.771    SSDcathode_OBUF[1]
    SLICE_X45Y23         FDRE                                         r  prevSSD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.819     1.946    sysclk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  prevSSD_reg[1]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X45Y23         FDRE (Hold_fdre_C_D)         0.066     1.534    prevSSD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25   Readpulse/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25   Readpulse/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25   Readpulse/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y21   Readpulse/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y26   Readpulse/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y26   Readpulse/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y26   Readpulse/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y26   Readpulse/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   Readpulse/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   SSDpulse/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   SSDpulse/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   SSDpulse/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   SSDpulse/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   SSDpulse/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y36   SSDpulse/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   SSDpulse/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   SSDpulse/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   sentenceled_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   SSDpulse/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   Readpulse/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   Readpulse/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   Readpulse/count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   Readpulse/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   Readpulse/count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   Readpulse/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   Readpulse/count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   Readpulse/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   Readpulse/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   Readpulse/count_reg[25]/C



