// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AXIvideo2Mat (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        INPUT_STREAM_TDATA,
        INPUT_STREAM_TVALID,
        INPUT_STREAM_TREADY,
        INPUT_STREAM_TKEEP,
        INPUT_STREAM_TSTRB,
        INPUT_STREAM_TUSER,
        INPUT_STREAM_TLAST,
        INPUT_STREAM_TID,
        INPUT_STREAM_TDEST,
        img_data_stream_0_V_din,
        img_data_stream_0_V_full_n,
        img_data_stream_0_V_write,
        img_data_stream_1_V_din,
        img_data_stream_1_V_full_n,
        img_data_stream_1_V_write,
        img_data_stream_2_V_din,
        img_data_stream_2_V_full_n,
        img_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_pp1_stage0 = 8'd16;
parameter    ap_ST_fsm_state7 = 8'd32;
parameter    ap_ST_fsm_state8 = 8'd64;
parameter    ap_ST_fsm_state9 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [23:0] INPUT_STREAM_TDATA;
input   INPUT_STREAM_TVALID;
output   INPUT_STREAM_TREADY;
input  [2:0] INPUT_STREAM_TKEEP;
input  [2:0] INPUT_STREAM_TSTRB;
input  [0:0] INPUT_STREAM_TUSER;
input  [0:0] INPUT_STREAM_TLAST;
input  [0:0] INPUT_STREAM_TID;
input  [0:0] INPUT_STREAM_TDEST;
output  [7:0] img_data_stream_0_V_din;
input   img_data_stream_0_V_full_n;
output   img_data_stream_0_V_write;
output  [7:0] img_data_stream_1_V_din;
input   img_data_stream_1_V_full_n;
output   img_data_stream_1_V_write;
output  [7:0] img_data_stream_2_V_din;
input   img_data_stream_2_V_full_n;
output   img_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg INPUT_STREAM_TREADY;
reg img_data_stream_0_V_write;
reg img_data_stream_1_V_write;
reg img_data_stream_2_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    INPUT_STREAM_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0;
wire   [0:0] icmp_ln73_fu_301_p2;
wire   [0:0] or_ln76_fu_316_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] ap_phi_mux_eol_2_phi_fu_263_p4;
reg    img_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] icmp_ln73_reg_380;
reg    img_data_stream_1_V_blk_n;
reg    img_data_stream_2_V_blk_n;
reg   [0:0] eol_reg_166;
reg   [23:0] axi_data_V_1_reg_177;
reg   [8:0] t_V_13_reg_188;
reg   [0:0] eol_0_reg_199;
reg   [0:0] axi_last_V_2_reg_211;
reg   [23:0] p_Val2_s_reg_224;
reg   [23:0] tmp_data_V_reg_351;
reg   [0:0] tmp_last_V_reg_359;
wire   [0:0] icmp_ln71_fu_289_p2;
wire    ap_CS_fsm_state4;
wire   [8:0] i_V_fu_295_p2;
reg   [8:0] i_V_reg_375;
reg    ap_predicate_op50_read_state5;
reg    ap_block_state5_pp1_stage0_iter0;
reg    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [8:0] j_V_fu_307_p2;
wire   [7:0] tmp_fu_322_p1;
reg   [7:0] tmp_reg_393;
reg   [7:0] tmp_1_reg_398;
reg   [7:0] tmp_2_reg_403;
reg    ap_block_state8;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg   [0:0] axi_last_V_3_reg_236;
reg   [0:0] axi_last_V_0_reg_135;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state3;
reg   [23:0] axi_data_V_3_reg_248;
reg   [23:0] axi_data_V_0_reg_145;
reg   [8:0] t_V_reg_155;
reg   [0:0] ap_phi_mux_eol_phi_fu_169_p4;
reg   [23:0] ap_phi_mux_axi_data_V_1_phi_fu_180_p4;
reg   [0:0] ap_phi_mux_eol_0_phi_fu_203_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_axi_last_V_2_reg_211;
reg   [23:0] ap_phi_mux_p_Val2_s_phi_fu_228_p4;
wire   [23:0] ap_phi_reg_pp1_iter0_p_Val2_s_reg_224;
wire    ap_CS_fsm_state7;
reg   [0:0] eol_2_reg_260;
reg   [0:0] sof_1_fu_92;
reg    ap_block_pp1_stage0_01001;
wire   [0:0] tmp_user_V_fu_280_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    regslice_both_AXI_video_strm_V_data_V_U_apdone_blk;
wire   [23:0] INPUT_STREAM_TDATA_int;
wire    INPUT_STREAM_TVALID_int;
reg    INPUT_STREAM_TREADY_int;
wire    regslice_both_AXI_video_strm_V_data_V_U_ack_in;
wire    regslice_both_AXI_video_strm_V_keep_V_U_apdone_blk;
wire   [2:0] INPUT_STREAM_TKEEP_int;
wire    regslice_both_AXI_video_strm_V_keep_V_U_vld_out;
wire    regslice_both_AXI_video_strm_V_keep_V_U_ack_in;
wire    regslice_both_AXI_video_strm_V_strb_V_U_apdone_blk;
wire   [2:0] INPUT_STREAM_TSTRB_int;
wire    regslice_both_AXI_video_strm_V_strb_V_U_vld_out;
wire    regslice_both_AXI_video_strm_V_strb_V_U_ack_in;
wire    regslice_both_AXI_video_strm_V_user_V_U_apdone_blk;
wire   [0:0] INPUT_STREAM_TUSER_int;
wire    regslice_both_AXI_video_strm_V_user_V_U_vld_out;
wire    regslice_both_AXI_video_strm_V_user_V_U_ack_in;
wire    regslice_both_AXI_video_strm_V_last_V_U_apdone_blk;
wire   [0:0] INPUT_STREAM_TLAST_int;
wire    regslice_both_AXI_video_strm_V_last_V_U_vld_out;
wire    regslice_both_AXI_video_strm_V_last_V_U_ack_in;
wire    regslice_both_AXI_video_strm_V_id_V_U_apdone_blk;
wire   [0:0] INPUT_STREAM_TID_int;
wire    regslice_both_AXI_video_strm_V_id_V_U_vld_out;
wire    regslice_both_AXI_video_strm_V_id_V_U_ack_in;
wire    regslice_both_AXI_video_strm_V_dest_V_U_apdone_blk;
wire   [0:0] INPUT_STREAM_TDEST_int;
wire    regslice_both_AXI_video_strm_V_dest_V_U_vld_out;
wire    regslice_both_AXI_video_strm_V_dest_V_U_ack_in;
reg    ap_condition_161;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

regslice_both #(
    .DataWidth( 24 ))
regslice_both_AXI_video_strm_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(INPUT_STREAM_TDATA),
    .vld_in(INPUT_STREAM_TVALID),
    .ack_in(regslice_both_AXI_video_strm_V_data_V_U_ack_in),
    .data_out(INPUT_STREAM_TDATA_int),
    .vld_out(INPUT_STREAM_TVALID_int),
    .ack_out(INPUT_STREAM_TREADY_int),
    .apdone_blk(regslice_both_AXI_video_strm_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 3 ))
regslice_both_AXI_video_strm_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(INPUT_STREAM_TKEEP),
    .vld_in(INPUT_STREAM_TVALID),
    .ack_in(regslice_both_AXI_video_strm_V_keep_V_U_ack_in),
    .data_out(INPUT_STREAM_TKEEP_int),
    .vld_out(regslice_both_AXI_video_strm_V_keep_V_U_vld_out),
    .ack_out(INPUT_STREAM_TREADY_int),
    .apdone_blk(regslice_both_AXI_video_strm_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 3 ))
regslice_both_AXI_video_strm_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(INPUT_STREAM_TSTRB),
    .vld_in(INPUT_STREAM_TVALID),
    .ack_in(regslice_both_AXI_video_strm_V_strb_V_U_ack_in),
    .data_out(INPUT_STREAM_TSTRB_int),
    .vld_out(regslice_both_AXI_video_strm_V_strb_V_U_vld_out),
    .ack_out(INPUT_STREAM_TREADY_int),
    .apdone_blk(regslice_both_AXI_video_strm_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_AXI_video_strm_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(INPUT_STREAM_TUSER),
    .vld_in(INPUT_STREAM_TVALID),
    .ack_in(regslice_both_AXI_video_strm_V_user_V_U_ack_in),
    .data_out(INPUT_STREAM_TUSER_int),
    .vld_out(regslice_both_AXI_video_strm_V_user_V_U_vld_out),
    .ack_out(INPUT_STREAM_TREADY_int),
    .apdone_blk(regslice_both_AXI_video_strm_V_user_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_AXI_video_strm_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(INPUT_STREAM_TLAST),
    .vld_in(INPUT_STREAM_TVALID),
    .ack_in(regslice_both_AXI_video_strm_V_last_V_U_ack_in),
    .data_out(INPUT_STREAM_TLAST_int),
    .vld_out(regslice_both_AXI_video_strm_V_last_V_U_vld_out),
    .ack_out(INPUT_STREAM_TREADY_int),
    .apdone_blk(regslice_both_AXI_video_strm_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_AXI_video_strm_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(INPUT_STREAM_TID),
    .vld_in(INPUT_STREAM_TVALID),
    .ack_in(regslice_both_AXI_video_strm_V_id_V_U_ack_in),
    .data_out(INPUT_STREAM_TID_int),
    .vld_out(regslice_both_AXI_video_strm_V_id_V_U_vld_out),
    .ack_out(INPUT_STREAM_TREADY_int),
    .apdone_blk(regslice_both_AXI_video_strm_V_id_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_AXI_video_strm_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(INPUT_STREAM_TDEST),
    .vld_in(INPUT_STREAM_TVALID),
    .ack_in(regslice_both_AXI_video_strm_V_dest_V_U_ack_in),
    .data_out(INPUT_STREAM_TDEST_int),
    .vld_out(regslice_both_AXI_video_strm_V_dest_V_U_vld_out),
    .ack_out(INPUT_STREAM_TREADY_int),
    .apdone_blk(regslice_both_AXI_video_strm_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_289_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln71_fu_289_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln71_fu_289_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        axi_data_V_0_reg_145 <= tmp_data_V_reg_351;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        axi_data_V_0_reg_145 <= axi_data_V_3_reg_248;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        axi_data_V_1_reg_177 <= p_Val2_s_reg_224;
    end else if (((icmp_ln71_fu_289_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        axi_data_V_1_reg_177 <= axi_data_V_0_reg_145;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        axi_data_V_3_reg_248 <= axi_data_V_1_reg_177;
    end else if ((~((eol_2_reg_260 == 1'd0) & (1'b0 == INPUT_STREAM_TVALID_int)) & (eol_2_reg_260 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        axi_data_V_3_reg_248 <= INPUT_STREAM_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        axi_last_V_0_reg_135 <= tmp_last_V_reg_359;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        axi_last_V_0_reg_135 <= axi_last_V_3_reg_236;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_161)) begin
        if (((or_ln76_fu_316_p2 == 1'd1) & (icmp_ln73_fu_301_p2 == 1'd0))) begin
            axi_last_V_2_reg_211 <= ap_phi_mux_eol_phi_fu_169_p4;
        end else if (((or_ln76_fu_316_p2 == 1'd0) & (icmp_ln73_fu_301_p2 == 1'd0))) begin
            axi_last_V_2_reg_211 <= INPUT_STREAM_TLAST_int;
        end else if ((1'b1 == 1'b1)) begin
            axi_last_V_2_reg_211 <= ap_phi_reg_pp1_iter0_axi_last_V_2_reg_211;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        axi_last_V_3_reg_236 <= eol_reg_166;
    end else if ((~((eol_2_reg_260 == 1'd0) & (1'b0 == INPUT_STREAM_TVALID_int)) & (eol_2_reg_260 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        axi_last_V_3_reg_236 <= INPUT_STREAM_TLAST_int;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        eol_0_reg_199 <= axi_last_V_2_reg_211;
    end else if (((icmp_ln71_fu_289_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        eol_0_reg_199 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        eol_2_reg_260 <= eol_0_reg_199;
    end else if ((~((eol_2_reg_260 == 1'd0) & (1'b0 == INPUT_STREAM_TVALID_int)) & (eol_2_reg_260 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        eol_2_reg_260 <= INPUT_STREAM_TLAST_int;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        eol_reg_166 <= axi_last_V_2_reg_211;
    end else if (((icmp_ln71_fu_289_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        eol_reg_166 <= axi_last_V_0_reg_135;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_161)) begin
        if (((or_ln76_fu_316_p2 == 1'd1) & (icmp_ln73_fu_301_p2 == 1'd0))) begin
            p_Val2_s_reg_224 <= ap_phi_mux_axi_data_V_1_phi_fu_180_p4;
        end else if (((or_ln76_fu_316_p2 == 1'd0) & (icmp_ln73_fu_301_p2 == 1'd0))) begin
            p_Val2_s_reg_224 <= INPUT_STREAM_TDATA_int;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_s_reg_224 <= ap_phi_reg_pp1_iter0_p_Val2_s_reg_224;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln73_fu_301_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        sof_1_fu_92 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sof_1_fu_92 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln73_fu_301_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t_V_13_reg_188 <= j_V_fu_307_p2;
    end else if (((icmp_ln71_fu_289_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        t_V_13_reg_188 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        t_V_reg_155 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        t_V_reg_155 <= i_V_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_V_reg_375 <= i_V_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln73_reg_380 <= icmp_ln73_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln73_fu_301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_1_reg_398 <= {{ap_phi_mux_p_Val2_s_phi_fu_228_p4[15:8]}};
        tmp_2_reg_403 <= {{ap_phi_mux_p_Val2_s_phi_fu_228_p4[23:16]}};
        tmp_reg_393 <= tmp_fu_322_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == INPUT_STREAM_TVALID_int) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_data_V_reg_351 <= INPUT_STREAM_TDATA_int;
        tmp_last_V_reg_359 <= INPUT_STREAM_TLAST_int;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((eol_2_reg_260 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((or_ln76_fu_316_p2 == 1'd0) & (icmp_ln73_fu_301_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        INPUT_STREAM_TDATA_blk_n = INPUT_STREAM_TVALID_int;
    end else begin
        INPUT_STREAM_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_STREAM_TVALID) & (regslice_both_AXI_video_strm_V_data_V_U_ack_in == 1'b1))) begin
        INPUT_STREAM_TREADY = 1'b1;
    end else begin
        INPUT_STREAM_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((~((eol_2_reg_260 == 1'd0) & (1'b0 == INPUT_STREAM_TVALID_int)) & (eol_2_reg_260 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op50_read_state5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == INPUT_STREAM_TVALID_int) & (1'b1 == ap_CS_fsm_state2)))) begin
        INPUT_STREAM_TREADY_int = 1'b1;
    end else begin
        INPUT_STREAM_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln73_fu_301_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_289_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_axi_data_V_1_phi_fu_180_p4 = p_Val2_s_reg_224;
    end else begin
        ap_phi_mux_axi_data_V_1_phi_fu_180_p4 = axi_data_V_1_reg_177;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_eol_0_phi_fu_203_p4 = axi_last_V_2_reg_211;
    end else begin
        ap_phi_mux_eol_0_phi_fu_203_p4 = eol_0_reg_199;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_eol_phi_fu_169_p4 = axi_last_V_2_reg_211;
    end else begin
        ap_phi_mux_eol_phi_fu_169_p4 = eol_reg_166;
    end
end

always @ (*) begin
    if ((icmp_ln73_fu_301_p2 == 1'd0)) begin
        if ((or_ln76_fu_316_p2 == 1'd1)) begin
            ap_phi_mux_p_Val2_s_phi_fu_228_p4 = ap_phi_mux_axi_data_V_1_phi_fu_180_p4;
        end else if ((or_ln76_fu_316_p2 == 1'd0)) begin
            ap_phi_mux_p_Val2_s_phi_fu_228_p4 = INPUT_STREAM_TDATA_int;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_228_p4 = ap_phi_reg_pp1_iter0_p_Val2_s_reg_224;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_228_p4 = ap_phi_reg_pp1_iter0_p_Val2_s_reg_224;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        img_data_stream_0_V_blk_n = img_data_stream_0_V_full_n;
    end else begin
        img_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        img_data_stream_0_V_write = 1'b1;
    end else begin
        img_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        img_data_stream_1_V_blk_n = img_data_stream_1_V_full_n;
    end else begin
        img_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        img_data_stream_1_V_write = 1'b1;
    end else begin
        img_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        img_data_stream_2_V_blk_n = img_data_stream_2_V_full_n;
    end else begin
        img_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_380 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        img_data_stream_2_V_write = 1'b1;
    end else begin
        img_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_289_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_user_V_fu_280_p1 == 1'd0) & (1'b1 == INPUT_STREAM_TVALID_int) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'b1 == INPUT_STREAM_TVALID_int) & (1'b1 == ap_CS_fsm_state2) & (tmp_user_V_fu_280_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_289_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln73_fu_301_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln73_fu_301_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((~((eol_2_reg_260 == 1'd0) & (1'b0 == INPUT_STREAM_TVALID_int)) & (eol_2_reg_260 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if ((~((eol_2_reg_260 == 1'd0) & (1'b0 == INPUT_STREAM_TVALID_int)) & (ap_phi_mux_eol_2_phi_fu_263_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((1'b0 == INPUT_STREAM_TVALID_int) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op50_read_state5 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_2_V_full_n == 1'b0)) | ((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_1_V_full_n == 1'b0)) | ((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_0_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((1'b0 == INPUT_STREAM_TVALID_int) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op50_read_state5 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_2_V_full_n == 1'b0)) | ((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_1_V_full_n == 1'b0)) | ((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_0_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((1'b0 == INPUT_STREAM_TVALID_int) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op50_read_state5 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_2_V_full_n == 1'b0)) | ((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_1_V_full_n == 1'b0)) | ((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_0_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp1_stage0_iter0 = ((1'b0 == INPUT_STREAM_TVALID_int) & (ap_predicate_op50_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp1_stage0_iter1 = (((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_2_V_full_n == 1'b0)) | ((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_1_V_full_n == 1'b0)) | ((icmp_ln73_reg_380 == 1'd0) & (img_data_stream_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state8 = ((eol_2_reg_260 == 1'd0) & (1'b0 == INPUT_STREAM_TVALID_int));
end

always @ (*) begin
    ap_condition_161 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_eol_2_phi_fu_263_p4 = eol_2_reg_260;

assign ap_phi_reg_pp1_iter0_axi_last_V_2_reg_211 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_s_reg_224 = 'bx;

always @ (*) begin
    ap_predicate_op50_read_state5 = ((or_ln76_fu_316_p2 == 1'd0) & (icmp_ln73_fu_301_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign i_V_fu_295_p2 = (t_V_reg_155 + 9'd1);

assign icmp_ln71_fu_289_p2 = ((t_V_reg_155 == 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_301_p2 = ((t_V_13_reg_188 == 9'd480) ? 1'b1 : 1'b0);

assign img_data_stream_0_V_din = tmp_reg_393;

assign img_data_stream_1_V_din = tmp_1_reg_398;

assign img_data_stream_2_V_din = tmp_2_reg_403;

assign j_V_fu_307_p2 = (t_V_13_reg_188 + 9'd1);

assign or_ln76_fu_316_p2 = (sof_1_fu_92 | ap_phi_mux_eol_0_phi_fu_203_p4);

assign start_out = real_start;

assign tmp_fu_322_p1 = ap_phi_mux_p_Val2_s_phi_fu_228_p4[7:0];

assign tmp_user_V_fu_280_p1 = INPUT_STREAM_TUSER_int;

endmodule //AXIvideo2Mat
