/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DMA */
.set DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA__DRQ_NUMBER, 0
.set DMA__NUMBEROF_TDS, 0
.set DMA__PRIORITY, 2
.set DMA__TERMIN_EN, 0
.set DMA__TERMIN_SEL, 0
.set DMA__TERMOUT0_EN, 1
.set DMA__TERMOUT0_SEL, 0
.set DMA__TERMOUT1_EN, 0
.set DMA__TERMOUT1_SEL, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001

/* VGA */
.set VGA__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set VGA__0__MASK, 0x04
.set VGA__0__PC, CYREG_PRT2_PC2
.set VGA__0__PORT, 2
.set VGA__0__SHIFT, 2
.set VGA__AG, CYREG_PRT2_AG
.set VGA__AMUX, CYREG_PRT2_AMUX
.set VGA__BIE, CYREG_PRT2_BIE
.set VGA__BIT_MASK, CYREG_PRT2_BIT_MASK
.set VGA__BYP, CYREG_PRT2_BYP
.set VGA__CTL, CYREG_PRT2_CTL
.set VGA__DM0, CYREG_PRT2_DM0
.set VGA__DM1, CYREG_PRT2_DM1
.set VGA__DM2, CYREG_PRT2_DM2
.set VGA__DR, CYREG_PRT2_DR
.set VGA__INP_DIS, CYREG_PRT2_INP_DIS
.set VGA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set VGA__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set VGA__LCD_EN, CYREG_PRT2_LCD_EN
.set VGA__MASK, 0x04
.set VGA__PORT, 2
.set VGA__PRT, CYREG_PRT2_PRT
.set VGA__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set VGA__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set VGA__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set VGA__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set VGA__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set VGA__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set VGA__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set VGA__PS, CYREG_PRT2_PS
.set VGA__SHIFT, 2
.set VGA__SLW, CYREG_PRT2_SLW
.set VGA_CLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set VGA_CLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set VGA_CLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set VGA_CLK__CFG2_SRC_SEL_MASK, 0x07
.set VGA_CLK__INDEX, 0x00
.set VGA_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set VGA_CLK__PM_ACT_MSK, 0x01
.set VGA_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set VGA_CLK__PM_STBY_MSK, 0x01

/* VERT */
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set VERT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set VERT_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set VERT_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set VERT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set VERT_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set VERT_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set VERT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set VERT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set VERT_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set VERT_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set VERT_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set VERT_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set VERT_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set VERT_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set VERT_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set VERT_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set VERT_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set VERT_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set VERT_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set VERT_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set VERT_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set VERT_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set VERT_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set VERT_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set VERT_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set VERT_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set VERT_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set VERT_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set VERT_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set VERT_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set VERT_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set VERT_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set VERT_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set VERT_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set VERT_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set VERT_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* Col_1 */
.set Col_1__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Col_1__0__MASK, 0x04
.set Col_1__0__PC, CYREG_PRT3_PC2
.set Col_1__0__PORT, 3
.set Col_1__0__SHIFT, 2
.set Col_1__AG, CYREG_PRT3_AG
.set Col_1__AMUX, CYREG_PRT3_AMUX
.set Col_1__BIE, CYREG_PRT3_BIE
.set Col_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Col_1__BYP, CYREG_PRT3_BYP
.set Col_1__CTL, CYREG_PRT3_CTL
.set Col_1__DM0, CYREG_PRT3_DM0
.set Col_1__DM1, CYREG_PRT3_DM1
.set Col_1__DM2, CYREG_PRT3_DM2
.set Col_1__DR, CYREG_PRT3_DR
.set Col_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Col_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Col_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Col_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Col_1__MASK, 0x04
.set Col_1__PORT, 3
.set Col_1__PRT, CYREG_PRT3_PRT
.set Col_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Col_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Col_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Col_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Col_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Col_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Col_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Col_1__PS, CYREG_PRT3_PS
.set Col_1__SHIFT, 2
.set Col_1__SLW, CYREG_PRT3_SLW

/* Col_2 */
.set Col_2__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Col_2__0__MASK, 0x10
.set Col_2__0__PC, CYREG_PRT3_PC4
.set Col_2__0__PORT, 3
.set Col_2__0__SHIFT, 4
.set Col_2__AG, CYREG_PRT3_AG
.set Col_2__AMUX, CYREG_PRT3_AMUX
.set Col_2__BIE, CYREG_PRT3_BIE
.set Col_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Col_2__BYP, CYREG_PRT3_BYP
.set Col_2__CTL, CYREG_PRT3_CTL
.set Col_2__DM0, CYREG_PRT3_DM0
.set Col_2__DM1, CYREG_PRT3_DM1
.set Col_2__DM2, CYREG_PRT3_DM2
.set Col_2__DR, CYREG_PRT3_DR
.set Col_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Col_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Col_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Col_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Col_2__MASK, 0x10
.set Col_2__PORT, 3
.set Col_2__PRT, CYREG_PRT3_PRT
.set Col_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Col_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Col_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Col_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Col_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Col_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Col_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Col_2__PS, CYREG_PRT3_PS
.set Col_2__SHIFT, 4
.set Col_2__SLW, CYREG_PRT3_SLW

/* Col_3 */
.set Col_3__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Col_3__0__MASK, 0x20
.set Col_3__0__PC, CYREG_PRT3_PC5
.set Col_3__0__PORT, 3
.set Col_3__0__SHIFT, 5
.set Col_3__AG, CYREG_PRT3_AG
.set Col_3__AMUX, CYREG_PRT3_AMUX
.set Col_3__BIE, CYREG_PRT3_BIE
.set Col_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Col_3__BYP, CYREG_PRT3_BYP
.set Col_3__CTL, CYREG_PRT3_CTL
.set Col_3__DM0, CYREG_PRT3_DM0
.set Col_3__DM1, CYREG_PRT3_DM1
.set Col_3__DM2, CYREG_PRT3_DM2
.set Col_3__DR, CYREG_PRT3_DR
.set Col_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Col_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Col_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Col_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Col_3__MASK, 0x20
.set Col_3__PORT, 3
.set Col_3__PRT, CYREG_PRT3_PRT
.set Col_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Col_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Col_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Col_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Col_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Col_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Col_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Col_3__PS, CYREG_PRT3_PS
.set Col_3__SHIFT, 5
.set Col_3__SLW, CYREG_PRT3_SLW

/* Col_4 */
.set Col_4__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Col_4__0__MASK, 0x40
.set Col_4__0__PC, CYREG_PRT3_PC6
.set Col_4__0__PORT, 3
.set Col_4__0__SHIFT, 6
.set Col_4__AG, CYREG_PRT3_AG
.set Col_4__AMUX, CYREG_PRT3_AMUX
.set Col_4__BIE, CYREG_PRT3_BIE
.set Col_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Col_4__BYP, CYREG_PRT3_BYP
.set Col_4__CTL, CYREG_PRT3_CTL
.set Col_4__DM0, CYREG_PRT3_DM0
.set Col_4__DM1, CYREG_PRT3_DM1
.set Col_4__DM2, CYREG_PRT3_DM2
.set Col_4__DR, CYREG_PRT3_DR
.set Col_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Col_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Col_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Col_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Col_4__MASK, 0x40
.set Col_4__PORT, 3
.set Col_4__PRT, CYREG_PRT3_PRT
.set Col_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Col_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Col_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Col_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Col_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Col_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Col_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Col_4__PS, CYREG_PRT3_PS
.set Col_4__SHIFT, 6
.set Col_4__SLW, CYREG_PRT3_SLW

/* HORIZ */
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set HORIZ_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set HORIZ_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set HORIZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set HORIZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set HORIZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set HORIZ_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set HORIZ_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set HORIZ_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* HSYNC */
.set HSYNC_OUT__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set HSYNC_OUT__0__MASK, 0x10
.set HSYNC_OUT__0__PC, CYREG_PRT2_PC4
.set HSYNC_OUT__0__PORT, 2
.set HSYNC_OUT__0__SHIFT, 4
.set HSYNC_OUT__AG, CYREG_PRT2_AG
.set HSYNC_OUT__AMUX, CYREG_PRT2_AMUX
.set HSYNC_OUT__BIE, CYREG_PRT2_BIE
.set HSYNC_OUT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set HSYNC_OUT__BYP, CYREG_PRT2_BYP
.set HSYNC_OUT__CTL, CYREG_PRT2_CTL
.set HSYNC_OUT__DM0, CYREG_PRT2_DM0
.set HSYNC_OUT__DM1, CYREG_PRT2_DM1
.set HSYNC_OUT__DM2, CYREG_PRT2_DM2
.set HSYNC_OUT__DR, CYREG_PRT2_DR
.set HSYNC_OUT__INP_DIS, CYREG_PRT2_INP_DIS
.set HSYNC_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set HSYNC_OUT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set HSYNC_OUT__LCD_EN, CYREG_PRT2_LCD_EN
.set HSYNC_OUT__MASK, 0x10
.set HSYNC_OUT__PORT, 2
.set HSYNC_OUT__PRT, CYREG_PRT2_PRT
.set HSYNC_OUT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set HSYNC_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set HSYNC_OUT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set HSYNC_OUT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set HSYNC_OUT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set HSYNC_OUT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set HSYNC_OUT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set HSYNC_OUT__PS, CYREG_PRT2_PS
.set HSYNC_OUT__SHIFT, 4
.set HSYNC_OUT__SLW, CYREG_PRT2_SLW
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set HSYNC_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set HSYNC_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set HSYNC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set HSYNC_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set HSYNC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set HSYNC_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set HSYNC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set HSYNC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* PIXEL */
.set PIXEL_Sync_ctrl_reg__0__MASK, 0x01
.set PIXEL_Sync_ctrl_reg__0__POS, 0
.set PIXEL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PIXEL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PIXEL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PIXEL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PIXEL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PIXEL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PIXEL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PIXEL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PIXEL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PIXEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PIXEL_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PIXEL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PIXEL_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PIXEL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PIXEL_Sync_ctrl_reg__MASK, 0x01
.set PIXEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PIXEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PIXEL_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Row_1 */
.set Row_1__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Row_1__0__MASK, 0x80
.set Row_1__0__PC, CYREG_PRT3_PC7
.set Row_1__0__PORT, 3
.set Row_1__0__SHIFT, 7
.set Row_1__AG, CYREG_PRT3_AG
.set Row_1__AMUX, CYREG_PRT3_AMUX
.set Row_1__BIE, CYREG_PRT3_BIE
.set Row_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_1__BYP, CYREG_PRT3_BYP
.set Row_1__CTL, CYREG_PRT3_CTL
.set Row_1__DM0, CYREG_PRT3_DM0
.set Row_1__DM1, CYREG_PRT3_DM1
.set Row_1__DM2, CYREG_PRT3_DM2
.set Row_1__DR, CYREG_PRT3_DR
.set Row_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_1__MASK, 0x80
.set Row_1__PORT, 3
.set Row_1__PRT, CYREG_PRT3_PRT
.set Row_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_1__PS, CYREG_PRT3_PS
.set Row_1__SHIFT, 7
.set Row_1__SLW, CYREG_PRT3_SLW

/* Row_2 */
.set Row_2__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Row_2__0__MASK, 0x01
.set Row_2__0__PC, CYREG_PRT3_PC0
.set Row_2__0__PORT, 3
.set Row_2__0__SHIFT, 0
.set Row_2__AG, CYREG_PRT3_AG
.set Row_2__AMUX, CYREG_PRT3_AMUX
.set Row_2__BIE, CYREG_PRT3_BIE
.set Row_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_2__BYP, CYREG_PRT3_BYP
.set Row_2__CTL, CYREG_PRT3_CTL
.set Row_2__DM0, CYREG_PRT3_DM0
.set Row_2__DM1, CYREG_PRT3_DM1
.set Row_2__DM2, CYREG_PRT3_DM2
.set Row_2__DR, CYREG_PRT3_DR
.set Row_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_2__MASK, 0x01
.set Row_2__PORT, 3
.set Row_2__PRT, CYREG_PRT3_PRT
.set Row_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_2__PS, CYREG_PRT3_PS
.set Row_2__SHIFT, 0
.set Row_2__SLW, CYREG_PRT3_SLW

/* Row_3 */
.set Row_3__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Row_3__0__MASK, 0x02
.set Row_3__0__PC, CYREG_PRT3_PC1
.set Row_3__0__PORT, 3
.set Row_3__0__SHIFT, 1
.set Row_3__AG, CYREG_PRT3_AG
.set Row_3__AMUX, CYREG_PRT3_AMUX
.set Row_3__BIE, CYREG_PRT3_BIE
.set Row_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_3__BYP, CYREG_PRT3_BYP
.set Row_3__CTL, CYREG_PRT3_CTL
.set Row_3__DM0, CYREG_PRT3_DM0
.set Row_3__DM1, CYREG_PRT3_DM1
.set Row_3__DM2, CYREG_PRT3_DM2
.set Row_3__DR, CYREG_PRT3_DR
.set Row_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_3__MASK, 0x02
.set Row_3__PORT, 3
.set Row_3__PRT, CYREG_PRT3_PRT
.set Row_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_3__PS, CYREG_PRT3_PS
.set Row_3__SHIFT, 1
.set Row_3__SLW, CYREG_PRT3_SLW

/* Row_4 */
.set Row_4__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Row_4__0__MASK, 0x08
.set Row_4__0__PC, CYREG_PRT3_PC3
.set Row_4__0__PORT, 3
.set Row_4__0__SHIFT, 3
.set Row_4__AG, CYREG_PRT3_AG
.set Row_4__AMUX, CYREG_PRT3_AMUX
.set Row_4__BIE, CYREG_PRT3_BIE
.set Row_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_4__BYP, CYREG_PRT3_BYP
.set Row_4__CTL, CYREG_PRT3_CTL
.set Row_4__DM0, CYREG_PRT3_DM0
.set Row_4__DM1, CYREG_PRT3_DM1
.set Row_4__DM2, CYREG_PRT3_DM2
.set Row_4__DR, CYREG_PRT3_DR
.set Row_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_4__MASK, 0x08
.set Row_4__PORT, 3
.set Row_4__PRT, CYREG_PRT3_PRT
.set Row_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_4__PS, CYREG_PRT3_PS
.set Row_4__SHIFT, 3
.set Row_4__SLW, CYREG_PRT3_SLW

/* VSYNC */
.set VSYNC_OUT__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set VSYNC_OUT__0__MASK, 0x08
.set VSYNC_OUT__0__PC, CYREG_PRT2_PC3
.set VSYNC_OUT__0__PORT, 2
.set VSYNC_OUT__0__SHIFT, 3
.set VSYNC_OUT__AG, CYREG_PRT2_AG
.set VSYNC_OUT__AMUX, CYREG_PRT2_AMUX
.set VSYNC_OUT__BIE, CYREG_PRT2_BIE
.set VSYNC_OUT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set VSYNC_OUT__BYP, CYREG_PRT2_BYP
.set VSYNC_OUT__CTL, CYREG_PRT2_CTL
.set VSYNC_OUT__DM0, CYREG_PRT2_DM0
.set VSYNC_OUT__DM1, CYREG_PRT2_DM1
.set VSYNC_OUT__DM2, CYREG_PRT2_DM2
.set VSYNC_OUT__DR, CYREG_PRT2_DR
.set VSYNC_OUT__INP_DIS, CYREG_PRT2_INP_DIS
.set VSYNC_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set VSYNC_OUT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set VSYNC_OUT__LCD_EN, CYREG_PRT2_LCD_EN
.set VSYNC_OUT__MASK, 0x08
.set VSYNC_OUT__PORT, 2
.set VSYNC_OUT__PRT, CYREG_PRT2_PRT
.set VSYNC_OUT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set VSYNC_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set VSYNC_OUT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set VSYNC_OUT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set VSYNC_OUT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set VSYNC_OUT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set VSYNC_OUT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set VSYNC_OUT__PS, CYREG_PRT2_PS
.set VSYNC_OUT__SHIFT, 3
.set VSYNC_OUT__SLW, CYREG_PRT2_SLW
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set VSYNC_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set VSYNC_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set VSYNC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set VSYNC_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set VSYNC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set VSYNC_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set VSYNC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set VSYNC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* random */
.set random_ClkSp_CtrlReg__0__MASK, 0x01
.set random_ClkSp_CtrlReg__0__POS, 0
.set random_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set random_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set random_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set random_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set random_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set random_ClkSp_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set random_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set random_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set random_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set random_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set random_ClkSp_CtrlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set random_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set random_ClkSp_CtrlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set random_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set random_ClkSp_CtrlReg__MASK, 0x01
.set random_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set random_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set random_ClkSp_CtrlReg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set random_sC8_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set random_sC8_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set random_sC8_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set random_sC8_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set random_sC8_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set random_sC8_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set random_sC8_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set random_sC8_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set random_sC8_PRSdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set random_sC8_PRSdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set random_sC8_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set random_sC8_PRSdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set random_sC8_PRSdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set random_sC8_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set random_sC8_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set random_sC8_PRSdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set random_sC8_PRSdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set random_sC8_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set random_sC8_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* NEWLINE */
.set NEWLINE__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NEWLINE__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NEWLINE__INTC_MASK, 0x01
.set NEWLINE__INTC_NUMBER, 0
.set NEWLINE__INTC_PRIOR_NUM, 1
.set NEWLINE__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set NEWLINE__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NEWLINE__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* pin_led */
.set pin_led__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set pin_led__0__MASK, 0x02
.set pin_led__0__PC, CYREG_PRT2_PC1
.set pin_led__0__PORT, 2
.set pin_led__0__SHIFT, 1
.set pin_led__AG, CYREG_PRT2_AG
.set pin_led__AMUX, CYREG_PRT2_AMUX
.set pin_led__BIE, CYREG_PRT2_BIE
.set pin_led__BIT_MASK, CYREG_PRT2_BIT_MASK
.set pin_led__BYP, CYREG_PRT2_BYP
.set pin_led__CTL, CYREG_PRT2_CTL
.set pin_led__DM0, CYREG_PRT2_DM0
.set pin_led__DM1, CYREG_PRT2_DM1
.set pin_led__DM2, CYREG_PRT2_DM2
.set pin_led__DR, CYREG_PRT2_DR
.set pin_led__INP_DIS, CYREG_PRT2_INP_DIS
.set pin_led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set pin_led__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set pin_led__LCD_EN, CYREG_PRT2_LCD_EN
.set pin_led__MASK, 0x02
.set pin_led__PORT, 2
.set pin_led__PRT, CYREG_PRT2_PRT
.set pin_led__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set pin_led__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set pin_led__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set pin_led__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set pin_led__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set pin_led__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set pin_led__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set pin_led__PS, CYREG_PRT2_PS
.set pin_led__SHIFT, 1
.set pin_led__SLW, CYREG_PRT2_SLW

/* pin_snd */
.set pin_snd__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set pin_snd__0__MASK, 0x01
.set pin_snd__0__PC, CYREG_PRT2_PC0
.set pin_snd__0__PORT, 2
.set pin_snd__0__SHIFT, 0
.set pin_snd__AG, CYREG_PRT2_AG
.set pin_snd__AMUX, CYREG_PRT2_AMUX
.set pin_snd__BIE, CYREG_PRT2_BIE
.set pin_snd__BIT_MASK, CYREG_PRT2_BIT_MASK
.set pin_snd__BYP, CYREG_PRT2_BYP
.set pin_snd__CTL, CYREG_PRT2_CTL
.set pin_snd__DM0, CYREG_PRT2_DM0
.set pin_snd__DM1, CYREG_PRT2_DM1
.set pin_snd__DM2, CYREG_PRT2_DM2
.set pin_snd__DR, CYREG_PRT2_DR
.set pin_snd__INP_DIS, CYREG_PRT2_INP_DIS
.set pin_snd__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set pin_snd__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set pin_snd__LCD_EN, CYREG_PRT2_LCD_EN
.set pin_snd__MASK, 0x01
.set pin_snd__PORT, 2
.set pin_snd__PRT, CYREG_PRT2_PRT
.set pin_snd__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set pin_snd__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set pin_snd__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set pin_snd__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set pin_snd__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set pin_snd__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set pin_snd__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set pin_snd__PS, CYREG_PRT2_PS
.set pin_snd__SHIFT, 0
.set pin_snd__SLW, CYREG_PRT2_SLW

/* isr_oled */
.set isr_oled__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_oled__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_oled__INTC_MASK, 0x02
.set isr_oled__INTC_NUMBER, 1
.set isr_oled__INTC_PRIOR_NUM, 7
.set isr_oled__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_oled__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_oled__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* pin_test */
.set pin_test__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set pin_test__0__MASK, 0x80
.set pin_test__0__PC, CYREG_PRT1_PC7
.set pin_test__0__PORT, 1
.set pin_test__0__SHIFT, 7
.set pin_test__AG, CYREG_PRT1_AG
.set pin_test__AMUX, CYREG_PRT1_AMUX
.set pin_test__BIE, CYREG_PRT1_BIE
.set pin_test__BIT_MASK, CYREG_PRT1_BIT_MASK
.set pin_test__BYP, CYREG_PRT1_BYP
.set pin_test__CTL, CYREG_PRT1_CTL
.set pin_test__DM0, CYREG_PRT1_DM0
.set pin_test__DM1, CYREG_PRT1_DM1
.set pin_test__DM2, CYREG_PRT1_DM2
.set pin_test__DR, CYREG_PRT1_DR
.set pin_test__INP_DIS, CYREG_PRT1_INP_DIS
.set pin_test__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set pin_test__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set pin_test__LCD_EN, CYREG_PRT1_LCD_EN
.set pin_test__MASK, 0x80
.set pin_test__PORT, 1
.set pin_test__PRT, CYREG_PRT1_PRT
.set pin_test__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set pin_test__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set pin_test__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set pin_test__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set pin_test__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set pin_test__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set pin_test__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set pin_test__PS, CYREG_PRT1_PS
.set pin_test__SHIFT, 7
.set pin_test__SLW, CYREG_PRT1_SLW

/* spi_oled */
.set spi_oled_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set spi_oled_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set spi_oled_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set spi_oled_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set spi_oled_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set spi_oled_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set spi_oled_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set spi_oled_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set spi_oled_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set spi_oled_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set spi_oled_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set spi_oled_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set spi_oled_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set spi_oled_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set spi_oled_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set spi_oled_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set spi_oled_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set spi_oled_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set spi_oled_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set spi_oled_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set spi_oled_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set spi_oled_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set spi_oled_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set spi_oled_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set spi_oled_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set spi_oled_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set spi_oled_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set spi_oled_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set spi_oled_BSPIM_RxStsReg__4__MASK, 0x10
.set spi_oled_BSPIM_RxStsReg__4__POS, 4
.set spi_oled_BSPIM_RxStsReg__5__MASK, 0x20
.set spi_oled_BSPIM_RxStsReg__5__POS, 5
.set spi_oled_BSPIM_RxStsReg__6__MASK, 0x40
.set spi_oled_BSPIM_RxStsReg__6__POS, 6
.set spi_oled_BSPIM_RxStsReg__MASK, 0x70
.set spi_oled_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set spi_oled_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set spi_oled_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set spi_oled_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set spi_oled_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set spi_oled_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set spi_oled_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set spi_oled_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set spi_oled_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set spi_oled_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set spi_oled_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set spi_oled_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set spi_oled_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set spi_oled_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set spi_oled_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set spi_oled_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set spi_oled_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set spi_oled_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set spi_oled_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set spi_oled_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set spi_oled_BSPIM_TxStsReg__0__MASK, 0x01
.set spi_oled_BSPIM_TxStsReg__0__POS, 0
.set spi_oled_BSPIM_TxStsReg__1__MASK, 0x02
.set spi_oled_BSPIM_TxStsReg__1__POS, 1
.set spi_oled_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set spi_oled_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set spi_oled_BSPIM_TxStsReg__2__MASK, 0x04
.set spi_oled_BSPIM_TxStsReg__2__POS, 2
.set spi_oled_BSPIM_TxStsReg__3__MASK, 0x08
.set spi_oled_BSPIM_TxStsReg__3__POS, 3
.set spi_oled_BSPIM_TxStsReg__4__MASK, 0x10
.set spi_oled_BSPIM_TxStsReg__4__POS, 4
.set spi_oled_BSPIM_TxStsReg__MASK, 0x1F
.set spi_oled_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set spi_oled_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set spi_oled_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set spi_oled_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set spi_oled_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set spi_oled_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set spi_oled_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set spi_oled_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set spi_oled_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set spi_oled_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set spi_oled_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set spi_oled_IntClock__INDEX, 0x01
.set spi_oled_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set spi_oled_IntClock__PM_ACT_MSK, 0x02
.set spi_oled_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set spi_oled_IntClock__PM_STBY_MSK, 0x02

/* clk_timer */
.set clk_timer__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set clk_timer__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set clk_timer__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set clk_timer__CFG2_SRC_SEL_MASK, 0x07
.set clk_timer__INDEX, 0x02
.set clk_timer__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clk_timer__PM_ACT_MSK, 0x04
.set clk_timer__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clk_timer__PM_STBY_MSK, 0x04

/* isr_timer */
.set isr_timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_timer__INTC_MASK, 0x04
.set isr_timer__INTC_NUMBER, 2
.set isr_timer__INTC_PRIOR_NUM, 7
.set isr_timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* pin_oled_cs */
.set pin_oled_cs__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set pin_oled_cs__0__MASK, 0x02
.set pin_oled_cs__0__PC, CYREG_PRT12_PC1
.set pin_oled_cs__0__PORT, 12
.set pin_oled_cs__0__SHIFT, 1
.set pin_oled_cs__AG, CYREG_PRT12_AG
.set pin_oled_cs__BIE, CYREG_PRT12_BIE
.set pin_oled_cs__BIT_MASK, CYREG_PRT12_BIT_MASK
.set pin_oled_cs__BYP, CYREG_PRT12_BYP
.set pin_oled_cs__DM0, CYREG_PRT12_DM0
.set pin_oled_cs__DM1, CYREG_PRT12_DM1
.set pin_oled_cs__DM2, CYREG_PRT12_DM2
.set pin_oled_cs__DR, CYREG_PRT12_DR
.set pin_oled_cs__INP_DIS, CYREG_PRT12_INP_DIS
.set pin_oled_cs__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set pin_oled_cs__MASK, 0x02
.set pin_oled_cs__PORT, 12
.set pin_oled_cs__PRT, CYREG_PRT12_PRT
.set pin_oled_cs__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set pin_oled_cs__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set pin_oled_cs__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set pin_oled_cs__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set pin_oled_cs__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set pin_oled_cs__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set pin_oled_cs__PS, CYREG_PRT12_PS
.set pin_oled_cs__SHIFT, 1
.set pin_oled_cs__SIO_CFG, CYREG_PRT12_SIO_CFG
.set pin_oled_cs__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set pin_oled_cs__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set pin_oled_cs__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set pin_oled_cs__SLW, CYREG_PRT12_SLW

/* pin_oled_dc */
.set pin_oled_dc__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set pin_oled_dc__0__MASK, 0x04
.set pin_oled_dc__0__PC, CYREG_PRT12_PC2
.set pin_oled_dc__0__PORT, 12
.set pin_oled_dc__0__SHIFT, 2
.set pin_oled_dc__AG, CYREG_PRT12_AG
.set pin_oled_dc__BIE, CYREG_PRT12_BIE
.set pin_oled_dc__BIT_MASK, CYREG_PRT12_BIT_MASK
.set pin_oled_dc__BYP, CYREG_PRT12_BYP
.set pin_oled_dc__DM0, CYREG_PRT12_DM0
.set pin_oled_dc__DM1, CYREG_PRT12_DM1
.set pin_oled_dc__DM2, CYREG_PRT12_DM2
.set pin_oled_dc__DR, CYREG_PRT12_DR
.set pin_oled_dc__INP_DIS, CYREG_PRT12_INP_DIS
.set pin_oled_dc__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set pin_oled_dc__MASK, 0x04
.set pin_oled_dc__PORT, 12
.set pin_oled_dc__PRT, CYREG_PRT12_PRT
.set pin_oled_dc__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set pin_oled_dc__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set pin_oled_dc__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set pin_oled_dc__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set pin_oled_dc__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set pin_oled_dc__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set pin_oled_dc__PS, CYREG_PRT12_PS
.set pin_oled_dc__SHIFT, 2
.set pin_oled_dc__SIO_CFG, CYREG_PRT12_SIO_CFG
.set pin_oled_dc__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set pin_oled_dc__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set pin_oled_dc__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set pin_oled_dc__SLW, CYREG_PRT12_SLW

/* pin_oled_clk */
.set pin_oled_clk__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set pin_oled_clk__0__MASK, 0x01
.set pin_oled_clk__0__PC, CYREG_PRT12_PC0
.set pin_oled_clk__0__PORT, 12
.set pin_oled_clk__0__SHIFT, 0
.set pin_oled_clk__AG, CYREG_PRT12_AG
.set pin_oled_clk__BIE, CYREG_PRT12_BIE
.set pin_oled_clk__BIT_MASK, CYREG_PRT12_BIT_MASK
.set pin_oled_clk__BYP, CYREG_PRT12_BYP
.set pin_oled_clk__DM0, CYREG_PRT12_DM0
.set pin_oled_clk__DM1, CYREG_PRT12_DM1
.set pin_oled_clk__DM2, CYREG_PRT12_DM2
.set pin_oled_clk__DR, CYREG_PRT12_DR
.set pin_oled_clk__INP_DIS, CYREG_PRT12_INP_DIS
.set pin_oled_clk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set pin_oled_clk__MASK, 0x01
.set pin_oled_clk__PORT, 12
.set pin_oled_clk__PRT, CYREG_PRT12_PRT
.set pin_oled_clk__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set pin_oled_clk__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set pin_oled_clk__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set pin_oled_clk__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set pin_oled_clk__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set pin_oled_clk__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set pin_oled_clk__PS, CYREG_PRT12_PS
.set pin_oled_clk__SHIFT, 0
.set pin_oled_clk__SIO_CFG, CYREG_PRT12_SIO_CFG
.set pin_oled_clk__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set pin_oled_clk__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set pin_oled_clk__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set pin_oled_clk__SLW, CYREG_PRT12_SLW

/* pin_oled_rst */
.set pin_oled_rst__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set pin_oled_rst__0__MASK, 0x10
.set pin_oled_rst__0__PC, CYREG_PRT12_PC4
.set pin_oled_rst__0__PORT, 12
.set pin_oled_rst__0__SHIFT, 4
.set pin_oled_rst__AG, CYREG_PRT12_AG
.set pin_oled_rst__BIE, CYREG_PRT12_BIE
.set pin_oled_rst__BIT_MASK, CYREG_PRT12_BIT_MASK
.set pin_oled_rst__BYP, CYREG_PRT12_BYP
.set pin_oled_rst__DM0, CYREG_PRT12_DM0
.set pin_oled_rst__DM1, CYREG_PRT12_DM1
.set pin_oled_rst__DM2, CYREG_PRT12_DM2
.set pin_oled_rst__DR, CYREG_PRT12_DR
.set pin_oled_rst__INP_DIS, CYREG_PRT12_INP_DIS
.set pin_oled_rst__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set pin_oled_rst__MASK, 0x10
.set pin_oled_rst__PORT, 12
.set pin_oled_rst__PRT, CYREG_PRT12_PRT
.set pin_oled_rst__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set pin_oled_rst__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set pin_oled_rst__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set pin_oled_rst__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set pin_oled_rst__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set pin_oled_rst__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set pin_oled_rst__PS, CYREG_PRT12_PS
.set pin_oled_rst__SHIFT, 4
.set pin_oled_rst__SIO_CFG, CYREG_PRT12_SIO_CFG
.set pin_oled_rst__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set pin_oled_rst__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set pin_oled_rst__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set pin_oled_rst__SLW, CYREG_PRT12_SLW

/* pin_oled_mosi */
.set pin_oled_mosi__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set pin_oled_mosi__0__MASK, 0x08
.set pin_oled_mosi__0__PC, CYREG_PRT12_PC3
.set pin_oled_mosi__0__PORT, 12
.set pin_oled_mosi__0__SHIFT, 3
.set pin_oled_mosi__AG, CYREG_PRT12_AG
.set pin_oled_mosi__BIE, CYREG_PRT12_BIE
.set pin_oled_mosi__BIT_MASK, CYREG_PRT12_BIT_MASK
.set pin_oled_mosi__BYP, CYREG_PRT12_BYP
.set pin_oled_mosi__DM0, CYREG_PRT12_DM0
.set pin_oled_mosi__DM1, CYREG_PRT12_DM1
.set pin_oled_mosi__DM2, CYREG_PRT12_DM2
.set pin_oled_mosi__DR, CYREG_PRT12_DR
.set pin_oled_mosi__INP_DIS, CYREG_PRT12_INP_DIS
.set pin_oled_mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set pin_oled_mosi__MASK, 0x08
.set pin_oled_mosi__PORT, 12
.set pin_oled_mosi__PRT, CYREG_PRT12_PRT
.set pin_oled_mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set pin_oled_mosi__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set pin_oled_mosi__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set pin_oled_mosi__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set pin_oled_mosi__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set pin_oled_mosi__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set pin_oled_mosi__PS, CYREG_PRT12_PS
.set pin_oled_mosi__SHIFT, 3
.set pin_oled_mosi__SIO_CFG, CYREG_PRT12_SIO_CFG
.set pin_oled_mosi__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set pin_oled_mosi__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set pin_oled_mosi__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set pin_oled_mosi__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 65142857
.set BCLK__BUS_CLK__KHZ, 65142
.set BCLK__BUS_CLK__MHZ, 65
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000006
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
