$date
	Sun Aug 13 00:40:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FSM_1101_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 32 % S0 $end
$var parameter 32 & S1 $end
$var parameter 32 ' S2 $end
$var parameter 32 ( S3 $end
$var reg 1 ! out $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx )
1$
x#
0"
x!
$end
#5
b0 )
0!
1"
#10
0"
#15
1"
0#
0$
#20
0"
#25
b1 )
1"
1#
#30
0"
#35
b10 )
1"
#40
0"
#45
b11 )
1"
0#
#50
0"
#55
1!
b0 )
1"
1#
#60
0"
#65
0!
b1 )
1"
#70
0"
#75
b10 )
1"
#80
0"
#85
1"
#90
0"
#95
1"
