Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design NMR_TOP_1.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design NMR_TOP_1.adb.
'BA_NAME' set to 'NMR_TOP_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl3'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl3'
'IDE_DESIGNERVIEW_REVNUM0' set to '3'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '3'
The earlier timing information will be removed because of the new SDC file import.

 Netlist Reading Time = 1.0 seconds
Imported the files:

E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\N\
MR_TOP.edn

E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\w\
ork\NMR_TOP\NMR_TOP.pdc

E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\N\
MR_TOP_sdc.sdc

E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\constraint\\
NMR_TOP_PIN_LOCKED.pdc

The Import command succeeded ( 00:00:12 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P1000
Package     : 208 PQFP
Source      :
E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\N\
MR_TOP.edn

E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\w\
ork\NMR_TOP\NMR_TOP.pdc

E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\N\
MR_TOP_sdc.sdc

E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\constraint\\
NMR_TOP_PIN_LOCKED.pdc
Format      : EDIF
Topcell     : NMR_TOP
Speed grade : -2
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : No

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : Yes
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD17 drives no load.
Warning: CMP201: Net ClockManagement_0/pllclk_0/Core_GLC drives no load.
Warning: CMP201: Net ClockManagement_0/pllclk_0/LOCK drives no load.
Warning: CMP201: Net ClockManagement_0/pllclk_0/Core_YB drives no load.
Warning: CMP201: Net ClockManagement_0/pllclk_0/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        111

    Total macros optimized  111

Warning: CMP503: Remapped 26 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 101 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================

Reading user pdc (Physical Design Constraints) file(s) postcompile


There were 0 error(s) and 0 warning(s) in reading the user pdc.

=====================================================================
Compile report:
===============

    CORE                       Used:   6943  Total:  24576   (28.25%)
    IO (W/ clocks)             Used:    102  Total:    154   (66.23%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      6  Total:     18   (33.33%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:     16  Total:     32   (50.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 5      | 6  (83.33%)*
    Quadrant global | 1      | 12 (8.33%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 4726         | 4726
    SEQ     | 2217         | 2217

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 38            | 0            | 0
    Output I/O                            | 40            | 8            | 0
    Bidirectional I/O                     | 16            | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 0     | 2      | 0
    LVCMOS33                        | 3.30v | N/A   | 38    | 46     | 16

I/O Placement:

    Locked  : 101 ( 99.02% )
    Placed  :   1 (  0.98% )
    UnPlaced:   0

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    13      INT_NET       Net   : bri_dump_sw_0_reset_out_0
                          Driver: bri_dump_sw_0/reset_out_0_0
    7       INT_NET       Net   : n_acq_change_0_n_rst_n_0
                          Driver: n_acq_change_0/n_rst_n_0_0
    4       SET/RESET_NET Net   : n_acq_change_0_n_rst_n
                          Driver: n_acq_change_0/n_rst_n
    2       SET/RESET_NET Net   : PLUSE_0/bri_state_0/en
                          Driver: PLUSE_0/bri_state_0/en

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    1860    CLK_NET       Net   : GLA
                          Driver: ClockManagement_0/pllclk_0/Core
                          Source: ESSENTIAL
    254     INT_NET       Net   : net_27
                          Driver: GPMI_0/rst_n_module_0/rst_nr2_RNISUE8
                          Source: NETLIST
    186     SET/RESET_NET Net   : s_acq_change_0_s_rst
                          Driver: s_acq_change_0/s_rst_RNIKACF
                          Source: NETLIST
    164     CLK_NET       Net   : Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
                          Driver:
Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0
                          Source: NETLIST
    1       INT_NET       Net   : ClockManagement_0/pllclk_0_GLB
                          Driver: ClockManagement_0/pllclk_0/Core
                          Source: ESSENTIAL

The following nets have been assigned to a quadrant global resource:
    Fanout  Type          Name
    --------------------------
    137     CLK_NET       Net   : ddsclkout_c
                          Driver: ddsclkout_pad
                          Region: quadrant_LL

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    44      INT_NET       Net   : Signal_Noise_Acq_0/s_clk_div4_0_clkout
                          Driver: Signal_Noise_Acq_0/noise_acq_0/noiseclk_0/clkout
    32      INT_NET       Net   : Signal_Noise_Acq_0/noise_acq_0/n_rdclk
                          Driver: Signal_Noise_Acq_0/noise_acq_0/n_rdclk_syn_0/n_rdclk
    24      INT_NET       Net   : scalestate_0_s_acq
                          Driver: scalestate_0/s_acq
    24      INT_NET       Net   : top_code_0_scaledatain[4]
                          Driver: top_code_0/scaledatain[4]
    24      INT_NET       Net   : top_code_0_scaledatain[5]
                          Driver: top_code_0/scaledatain[5]
    24      INT_NET       Net   : DDS_0/un1_dds_coder_0_1[0]
                          Driver: DDS_0/dds_coder_0/i_1[0]
    24      INT_NET       Net   : DDS_0/un1_dds_coder_0_0[0]
                          Driver: DDS_0/dds_coder_0/i_0_0[0]
    24      INT_NET       Net   : timer_top_0/state_switch_0/N_168
                          Driver: timer_top_0/state_switch_0/state_start5_0_0_a2_0
    24      INT_NET       Net   : state_1ms_0/CS[8]
                          Driver: state_1ms_0/CS[8]
    24      INT_NET       Net   : scalestate_0/un1_CS6_26
                          Driver: scalestate_0/CS_0_RNIAQA34[11]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    96      INT_NET       Net   : Signal_Noise_Acq_0/noise_acq_0/RAM_0/ADDRB_FF2_0_net
                          Driver: Signal_Noise_Acq_0/noise_acq_0/RAM_0/BFF1_0_inst
    48      INT_NET       Net   : Signal_Noise_Acq_0/noise_acq_0/RAM_0/ADDRB_FF2_1_net
                          Driver: Signal_Noise_Acq_0/noise_acq_0/RAM_0/BFF1_1_inst
    44      INT_NET       Net   : Signal_Noise_Acq_0/s_clk_div4_0_clkout
                          Driver: Signal_Noise_Acq_0/noise_acq_0/noiseclk_0/clkout
    32      INT_NET       Net   : Signal_Noise_Acq_0/noise_acq_0/n_rdclk
                          Driver: Signal_Noise_Acq_0/noise_acq_0/n_rdclk_syn_0/n_rdclk
    24      INT_NET       Net   : scalestate_0_s_acq
                          Driver: scalestate_0/s_acq
    24      INT_NET       Net   : top_code_0_scaledatain[4]
                          Driver: top_code_0/scaledatain[4]
    24      INT_NET       Net   : top_code_0_scaledatain[5]
                          Driver: top_code_0/scaledatain[5]
    24      INT_NET       Net   : DDS_0/un1_dds_coder_0_1[0]
                          Driver: DDS_0/dds_coder_0/i_1[0]
    24      INT_NET       Net   : DDS_0/un1_dds_coder_0_0[0]
                          Driver: DDS_0/dds_coder_0/i_0_0[0]
    24      INT_NET       Net   : timer_top_0/state_switch_0/N_168
                          Driver: timer_top_0/state_switch_0/state_start5_0_0_a2_0


SDC Import: Begin processing constraints...



SDC Import: End processing constraints


The Compile command succeeded ( 00:00:13 )
Wrote status report to file: NMR_TOP_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: NMR_TOP_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: NMR_TOP_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file
E:\LWD_NMR\Code\20210907respository\LWD_NMR_FPGA\Libero_v11.9\2D_NMR_EC_FPGA_150205\designer\im\
pl3\NMR_TOP_1.adb.

The Execute Script command succeeded ( 00:00:30 )
Design closed.

