{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 16:53:12 2020 " "Info: Processing started: Wed Mar 11 16:53:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scheme1 -c scheme1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scheme1 -c scheme1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "D4 " "Info: Assuming node \"D4\" is an undefined clock" {  } { { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 384 24 192 400 "D4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "D4 " "Info: No valid register-to-register data paths exist for clock \"D4\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst2 D2 D4 1.055 ns register " "Info: tsu for register \"inst2\" (data pin = \"D2\", clock pin = \"D4\") is 1.055 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.954 ns + Longest pin register " "Info: + Longest pin to register delay is 7.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns D2 1 PIN PIN_54 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'D2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 216 24 192 232 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.364 ns) + CELL(0.115 ns) 7.954 ns inst2 2 REG LC_X16_Y9_N2 1 " "Info: 2: + IC(6.364 ns) + CELL(0.115 ns) = 7.954 ns; Loc. = LC_X16_Y9_N2; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { D2 inst2 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 200 208 272 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 19.99 % ) " "Info: Total cell delay = 1.590 ns ( 19.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.364 ns ( 80.01 % ) " "Info: Total interconnect delay = 6.364 ns ( 80.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { D2 inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.954 ns" { D2 {} D2~out0 {} inst2 {} } { 0.000ns 0.000ns 6.364ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 200 208 272 280 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D4 destination 6.936 ns - Shortest register " "Info: - Shortest clock path from clock \"D4\" to destination register is 6.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns D4 1 CLK PIN_52 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_52; Fanout = 4; CLK Node = 'D4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 384 24 192 400 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.750 ns) + CELL(0.711 ns) 6.936 ns inst2 2 REG LC_X16_Y9_N2 1 " "Info: 2: + IC(4.750 ns) + CELL(0.711 ns) = 6.936 ns; Loc. = LC_X16_Y9_N2; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { D4 inst2 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 200 208 272 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 31.52 % ) " "Info: Total cell delay = 2.186 ns ( 31.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.750 ns ( 68.48 % ) " "Info: Total interconnect delay = 4.750 ns ( 68.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { D4 inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.936 ns" { D4 {} D4~out0 {} inst2 {} } { 0.000ns 0.000ns 4.750ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { D2 inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.954 ns" { D2 {} D2~out0 {} inst2 {} } { 0.000ns 0.000ns 6.364ns } { 0.000ns 1.475ns 0.115ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { D4 inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.936 ns" { D4 {} D4~out0 {} inst2 {} } { 0.000ns 0.000ns 4.750ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "D4 Q3 inst3 11.822 ns register " "Info: tco from clock \"D4\" to destination pin \"Q3\" through register \"inst3\" is 11.822 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D4 source 6.898 ns + Longest register " "Info: + Longest clock path from clock \"D4\" to source register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns D4 1 CLK PIN_52 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_52; Fanout = 4; CLK Node = 'D4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 384 24 192 400 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.712 ns) + CELL(0.711 ns) 6.898 ns inst3 2 REG LC_X15_Y1_N2 1 " "Info: 2: + IC(4.712 ns) + CELL(0.711 ns) = 6.898 ns; Loc. = LC_X15_Y1_N2; Fanout = 1; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { D4 inst3 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 288 208 272 368 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 31.69 % ) " "Info: Total cell delay = 2.186 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.712 ns ( 68.31 % ) " "Info: Total interconnect delay = 4.712 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { D4 inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { D4 {} D4~out0 {} inst3 {} } { 0.000ns 0.000ns 4.712ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 288 208 272 368 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns + Longest register pin " "Info: + Longest register to pin delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LC_X15_Y1_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y1_N2; Fanout = 1; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 288 208 272 368 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(2.108 ns) 4.700 ns Q3 2 PIN PIN_124 0 " "Info: 2: + IC(2.592 ns) + CELL(2.108 ns) = 4.700 ns; Loc. = PIN_124; Fanout = 0; PIN Node = 'Q3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { inst3 Q3 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 304 288 464 320 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 44.85 % ) " "Info: Total cell delay = 2.108 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.592 ns ( 55.15 % ) " "Info: Total interconnect delay = 2.592 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { inst3 Q3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { inst3 {} Q3 {} } { 0.000ns 2.592ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { D4 inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { D4 {} D4~out0 {} inst3 {} } { 0.000ns 0.000ns 4.712ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { inst3 Q3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { inst3 {} Q3 {} } { 0.000ns 2.592ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst3 D3 D4 -0.154 ns register " "Info: th for register \"inst3\" (data pin = \"D3\", clock pin = \"D4\") is -0.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D4 destination 6.898 ns + Longest register " "Info: + Longest clock path from clock \"D4\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns D4 1 CLK PIN_52 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_52; Fanout = 4; CLK Node = 'D4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 384 24 192 400 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.712 ns) + CELL(0.711 ns) 6.898 ns inst3 2 REG LC_X15_Y1_N2 1 " "Info: 2: + IC(4.712 ns) + CELL(0.711 ns) = 6.898 ns; Loc. = LC_X15_Y1_N2; Fanout = 1; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { D4 inst3 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 288 208 272 368 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 31.69 % ) " "Info: Total cell delay = 2.186 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.712 ns ( 68.31 % ) " "Info: Total interconnect delay = 4.712 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { D4 inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { D4 {} D4~out0 {} inst3 {} } { 0.000ns 0.000ns 4.712ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 288 208 272 368 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.067 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns D3 1 PIN PIN_53 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'D3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 304 24 192 320 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.477 ns) + CELL(0.115 ns) 7.067 ns inst3 2 REG LC_X15_Y1_N2 1 " "Info: 2: + IC(5.477 ns) + CELL(0.115 ns) = 7.067 ns; Loc. = LC_X15_Y1_N2; Fanout = 1; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.592 ns" { D3 inst3 } "NODE_NAME" } } { "scheme1.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab5/scheme1/scheme1.bdf" { { 288 208 272 368 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 22.50 % ) " "Info: Total cell delay = 1.590 ns ( 22.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.477 ns ( 77.50 % ) " "Info: Total interconnect delay = 5.477 ns ( 77.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { D3 inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.067 ns" { D3 {} D3~out0 {} inst3 {} } { 0.000ns 0.000ns 5.477ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { D4 inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { D4 {} D4~out0 {} inst3 {} } { 0.000ns 0.000ns 4.712ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { D3 inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.067 ns" { D3 {} D3~out0 {} inst3 {} } { 0.000ns 0.000ns 5.477ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 16:53:12 2020 " "Info: Processing ended: Wed Mar 11 16:53:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
