#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x159662c20 .scope module, "accumulator_tb" "accumulator_tb" 2 9;
 .timescale -9 -12;
v0x159686730_0 .var "acc_mode", 0 0;
v0x1596867c0_0 .var "addr", 3 0;
v0x159686850_0 .var "clk", 0 0;
v0x1596868e0_0 .var/i "i", 31 0;
v0x159686970_0 .var "in_psum_vec", 511 0;
v0x159686a40_0 .net "out_acc_vec", 511 0, L_0x159685aa0;  1 drivers
v0x159686ad0_0 .var "rst_n", 0 0;
v0x159686b60_0 .var "wr_en", 0 0;
S_0x15965fed0 .scope module, "dut" "accumulator_bank" 2 20, 3 9 0, S_0x159662c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 512 "in_psum_vec";
    .port_info 6 /OUTPUT 512 "out_acc_vec";
v0x1596858f0_0 .net "acc_mode", 0 0, v0x159686730_0;  1 drivers
v0x15967ca90_0 .net "addr", 3 0, v0x1596867c0_0;  1 drivers
v0x15967cc20_0 .net "clk", 0 0, v0x159686850_0;  1 drivers
v0x15967cdb0_0 .net "in_psum_vec", 511 0, v0x159686970_0;  1 drivers
v0x159685f80_0 .net "out_acc_vec", 511 0, L_0x159685aa0;  alias, 1 drivers
v0x159686010_0 .net "rst_n", 0 0, v0x159686ad0_0;  1 drivers
v0x15967d210_0 .net "wr_en", 0 0, v0x159686b60_0;  1 drivers
L_0x159686bf0 .part v0x159686970_0, 0, 32;
L_0x159687380 .part v0x159686970_0, 32, 32;
L_0x159687a90 .part v0x159686970_0, 64, 32;
L_0x1596881e0 .part v0x159686970_0, 96, 32;
L_0x1596888f0 .part v0x159686970_0, 128, 32;
L_0x159689030 .part v0x159686970_0, 160, 32;
L_0x159689700 .part v0x159686970_0, 192, 32;
L_0x159689ea0 .part v0x159686970_0, 224, 32;
L_0x15968a590 .part v0x159686970_0, 256, 32;
L_0x15968acd0 .part v0x159686970_0, 288, 32;
L_0x15968b3c0 .part v0x159686970_0, 320, 32;
L_0x15968bad0 .part v0x159686970_0, 352, 32;
L_0x15968c1c0 .part v0x159686970_0, 384, 32;
L_0x15968c8c0 .part v0x159686970_0, 416, 32;
L_0x15968cfb0 .part v0x159686970_0, 448, 32;
L_0x159685a00 .part v0x159686970_0, 480, 32;
LS_0x159685aa0_0_0 .concat8 [ 32 32 32 32], L_0x159686d10, L_0x159687460, L_0x159687bb0, L_0x1596882c0;
LS_0x159685aa0_0_4 .concat8 [ 32 32 32 32], L_0x1596889c0, L_0x1596890d0, L_0x159687b30, L_0x159689f40;
LS_0x159685aa0_0_8 .concat8 [ 32 32 32 32], L_0x15968a680, L_0x15968ad70, L_0x15968b4c0, L_0x15968bb70;
LS_0x159685aa0_0_12 .concat8 [ 32 32 32 32], L_0x15968c2d0, L_0x15968c960, L_0x15968c260, L_0x15968da50;
L_0x159685aa0 .concat8 [ 128 128 128 128], LS_0x159685aa0_0_0, LS_0x159685aa0_0_4, LS_0x159685aa0_0_8, LS_0x159685aa0_0_12;
S_0x15965d180 .scope generate, "COL_BANK[0]" "COL_BANK[0]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159608f90 .param/l "c" 1 3 28, +C4<00>;
L_0x159686d10 .functor BUFZ 32, L_0x159686fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159673b50_0 .net *"_ivl_2", 31 0, L_0x159686d10;  1 drivers
v0x159673c10_0 .net "bank_in", 31 0, L_0x159686bf0;  1 drivers
v0x159673cb0_0 .net "bank_out", 31 0, L_0x159686fc0;  1 drivers
S_0x15965a430 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x15965d180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159607070 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000000000>;
L_0x159686fc0 .functor BUFZ 32, L_0x159686dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159687070 .functor BUFZ 32, L_0x159686fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159665d00_0 .net *"_ivl_0", 31 0, L_0x159686dc0;  1 drivers
v0x159673160_0 .net *"_ivl_2", 5 0, L_0x159686e80;  1 drivers
L_0x150068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159673200_0 .net *"_ivl_5", 1 0, L_0x150068010;  1 drivers
v0x159673290_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x159673320_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x1596733f0_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159673480_0 .var/i "i", 31 0;
v0x159673530_0 .net "in_psum", 31 0, L_0x159686bf0;  alias, 1 drivers
v0x1596735e0 .array "mem", 15 0, 31 0;
v0x1596736f0_0 .net "old_val", 31 0, L_0x159687070;  1 drivers
v0x159673790_0 .net "out_acc", 31 0, L_0x159686fc0;  alias, 1 drivers
v0x159673840_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x1596738e0_0 .net "sum_val", 31 0, L_0x159687160;  1 drivers
v0x159673990_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x159673a30_0 .net "write_val", 31 0, L_0x159687260;  1 drivers
E_0x159665720 .event posedge, v0x1596733f0_0;
L_0x159686dc0 .array/port v0x1596735e0, L_0x159686e80;
L_0x159686e80 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068010;
L_0x159687160 .arith/sum 32, L_0x159687070, L_0x159686bf0;
L_0x159687260 .functor MUXZ 32, L_0x159686bf0, L_0x159687160, v0x159686730_0, C4<>;
S_0x159673d60 .scope generate, "COL_BANK[1]" "COL_BANK[1]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159673f20 .param/l "c" 1 3 28, +C4<01>;
L_0x159687460 .functor BUFZ 32, L_0x1596876d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159674e30_0 .net *"_ivl_2", 31 0, L_0x159687460;  1 drivers
v0x159674ef0_0 .net "bank_in", 31 0, L_0x159687380;  1 drivers
v0x159674f90_0 .net "bank_out", 31 0, L_0x1596876d0;  1 drivers
S_0x159673fb0 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159673d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159674170 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000000001>;
L_0x1596876d0 .functor BUFZ 32, L_0x1596874d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159687780 .functor BUFZ 32, L_0x1596876d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159674380_0 .net *"_ivl_0", 31 0, L_0x1596874d0;  1 drivers
v0x159674440_0 .net *"_ivl_2", 5 0, L_0x159687590;  1 drivers
L_0x150068058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1596744e0_0 .net *"_ivl_5", 1 0, L_0x150068058;  1 drivers
v0x159674570_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x159674600_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x1596746d0_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159674760_0 .var/i "i", 31 0;
v0x1596747f0_0 .net "in_psum", 31 0, L_0x159687380;  alias, 1 drivers
v0x1596748a0 .array "mem", 15 0, 31 0;
v0x1596749c0_0 .net "old_val", 31 0, L_0x159687780;  1 drivers
v0x159674a70_0 .net "out_acc", 31 0, L_0x1596876d0;  alias, 1 drivers
v0x159674b20_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x159674bd0_0 .net "sum_val", 31 0, L_0x159687870;  1 drivers
v0x159674c60_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x159674cf0_0 .net "write_val", 31 0, L_0x159687970;  1 drivers
L_0x1596874d0 .array/port v0x1596748a0, L_0x159687590;
L_0x159687590 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068058;
L_0x159687870 .arith/sum 32, L_0x159687780, L_0x159687380;
L_0x159687970 .functor MUXZ 32, L_0x159687380, L_0x159687870, v0x159686730_0, C4<>;
S_0x159675040 .scope generate, "COL_BANK[2]" "COL_BANK[2]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159675220 .param/l "c" 1 3 28, +C4<010>;
L_0x159687bb0 .functor BUFZ 32, L_0x159687e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159676190_0 .net *"_ivl_2", 31 0, L_0x159687bb0;  1 drivers
v0x159676230_0 .net "bank_in", 31 0, L_0x159687a90;  1 drivers
v0x1596762d0_0 .net "bank_out", 31 0, L_0x159687e20;  1 drivers
S_0x1596752a0 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159675040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159675460 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000000010>;
L_0x159687e20 .functor BUFZ 32, L_0x159687c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159687ed0 .functor BUFZ 32, L_0x159687e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159675670_0 .net *"_ivl_0", 31 0, L_0x159687c20;  1 drivers
v0x159675730_0 .net *"_ivl_2", 5 0, L_0x159687ce0;  1 drivers
L_0x1500680a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1596757d0_0 .net *"_ivl_5", 1 0, L_0x1500680a0;  1 drivers
v0x159675860_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x1596758f0_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x159675a00_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159675ad0_0 .var/i "i", 31 0;
v0x159675b60_0 .net "in_psum", 31 0, L_0x159687a90;  alias, 1 drivers
v0x159675bf0 .array "mem", 15 0, 31 0;
v0x159675d00_0 .net "old_val", 31 0, L_0x159687ed0;  1 drivers
v0x159675d90_0 .net "out_acc", 31 0, L_0x159687e20;  alias, 1 drivers
v0x159675e40_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x159675ed0_0 .net "sum_val", 31 0, L_0x159687fc0;  1 drivers
v0x159675f80_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x159676050_0 .net "write_val", 31 0, L_0x1596880c0;  1 drivers
L_0x159687c20 .array/port v0x159675bf0, L_0x159687ce0;
L_0x159687ce0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x1500680a0;
L_0x159687fc0 .arith/sum 32, L_0x159687ed0, L_0x159687a90;
L_0x1596880c0 .functor MUXZ 32, L_0x159687a90, L_0x159687fc0, v0x159686730_0, C4<>;
S_0x159676380 .scope generate, "COL_BANK[3]" "COL_BANK[3]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159676540 .param/l "c" 1 3 28, +C4<011>;
L_0x1596882c0 .functor BUFZ 32, L_0x159688530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159677400_0 .net *"_ivl_2", 31 0, L_0x1596882c0;  1 drivers
v0x1596774c0_0 .net "bank_in", 31 0, L_0x1596881e0;  1 drivers
v0x159677560_0 .net "bank_out", 31 0, L_0x159688530;  1 drivers
S_0x1596765d0 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159676380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159676790 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000000011>;
L_0x159688530 .functor BUFZ 32, L_0x159688330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1596885e0 .functor BUFZ 32, L_0x159688530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1596769a0_0 .net *"_ivl_0", 31 0, L_0x159688330;  1 drivers
v0x159676a60_0 .net *"_ivl_2", 5 0, L_0x1596883f0;  1 drivers
L_0x1500680e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159676b00_0 .net *"_ivl_5", 1 0, L_0x1500680e8;  1 drivers
v0x159676b90_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x159676c20_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x159676cc0_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159676d50_0 .var/i "i", 31 0;
v0x159676e00_0 .net "in_psum", 31 0, L_0x1596881e0;  alias, 1 drivers
v0x159676eb0 .array "mem", 15 0, 31 0;
v0x159676fc0_0 .net "old_val", 31 0, L_0x1596885e0;  1 drivers
v0x159677060_0 .net "out_acc", 31 0, L_0x159688530;  alias, 1 drivers
v0x159677110_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x1596771a0_0 .net "sum_val", 31 0, L_0x1596886d0;  1 drivers
v0x159677250_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x1596772e0_0 .net "write_val", 31 0, L_0x1596887d0;  1 drivers
L_0x159688330 .array/port v0x159676eb0, L_0x1596883f0;
L_0x1596883f0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x1500680e8;
L_0x1596886d0 .arith/sum 32, L_0x1596885e0, L_0x1596881e0;
L_0x1596887d0 .functor MUXZ 32, L_0x1596881e0, L_0x1596886d0, v0x159686730_0, C4<>;
S_0x159677610 .scope generate, "COL_BANK[4]" "COL_BANK[4]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159677810 .param/l "c" 1 3 28, +C4<0100>;
L_0x1596889c0 .functor BUFZ 32, L_0x159688c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159678800_0 .net *"_ivl_2", 31 0, L_0x1596889c0;  1 drivers
v0x1596788b0_0 .net "bank_in", 31 0, L_0x1596888f0;  1 drivers
v0x159678950_0 .net "bank_out", 31 0, L_0x159688c70;  1 drivers
S_0x1596778a0 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159677610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159677a60 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000000100>;
L_0x159688c70 .functor BUFZ 32, L_0x159688a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159688d20 .functor BUFZ 32, L_0x159688c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159677c50_0 .net *"_ivl_0", 31 0, L_0x159688a70;  1 drivers
v0x159677d10_0 .net *"_ivl_2", 5 0, L_0x159688b10;  1 drivers
L_0x150068130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159677db0_0 .net *"_ivl_5", 1 0, L_0x150068130;  1 drivers
v0x159677e40_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x159677f50_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x159678060_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159678170_0 .var/i "i", 31 0;
v0x159678200_0 .net "in_psum", 31 0, L_0x1596888f0;  alias, 1 drivers
v0x159678290 .array "mem", 15 0, 31 0;
v0x1596783a0_0 .net "old_val", 31 0, L_0x159688d20;  1 drivers
v0x159678430_0 .net "out_acc", 31 0, L_0x159688c70;  alias, 1 drivers
v0x1596784c0_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x1596785d0_0 .net "sum_val", 31 0, L_0x159688e10;  1 drivers
v0x159678660_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x159678770_0 .net "write_val", 31 0, L_0x159688f10;  1 drivers
L_0x159688a70 .array/port v0x159678290, L_0x159688b10;
L_0x159688b10 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068130;
L_0x159688e10 .arith/sum 32, L_0x159688d20, L_0x1596888f0;
L_0x159688f10 .functor MUXZ 32, L_0x1596888f0, L_0x159688e10, v0x159686730_0, C4<>;
S_0x159678a00 .scope generate, "COL_BANK[5]" "COL_BANK[5]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159678bc0 .param/l "c" 1 3 28, +C4<0101>;
L_0x1596890d0 .functor BUFZ 32, L_0x159689340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159679a80_0 .net *"_ivl_2", 31 0, L_0x1596890d0;  1 drivers
v0x159679b40_0 .net "bank_in", 31 0, L_0x159689030;  1 drivers
v0x159679be0_0 .net "bank_out", 31 0, L_0x159689340;  1 drivers
S_0x159678c50 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159678a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159678e10 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000000101>;
L_0x159689340 .functor BUFZ 32, L_0x159689180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1596893f0 .functor BUFZ 32, L_0x159689340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159679020_0 .net *"_ivl_0", 31 0, L_0x159689180;  1 drivers
v0x1596790e0_0 .net *"_ivl_2", 5 0, L_0x159689220;  1 drivers
L_0x150068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159679180_0 .net *"_ivl_5", 1 0, L_0x150068178;  1 drivers
v0x159679210_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x1596792a0_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x159679340_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x1596793d0_0 .var/i "i", 31 0;
v0x159679480_0 .net "in_psum", 31 0, L_0x159689030;  alias, 1 drivers
v0x159679530 .array "mem", 15 0, 31 0;
v0x159679640_0 .net "old_val", 31 0, L_0x1596893f0;  1 drivers
v0x1596796e0_0 .net "out_acc", 31 0, L_0x159689340;  alias, 1 drivers
v0x159679790_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x159679820_0 .net "sum_val", 31 0, L_0x1596894e0;  1 drivers
v0x1596798d0_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x159679960_0 .net "write_val", 31 0, L_0x1596895e0;  1 drivers
L_0x159689180 .array/port v0x159679530, L_0x159689220;
L_0x159689220 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068178;
L_0x1596894e0 .arith/sum 32, L_0x1596893f0, L_0x159689030;
L_0x1596895e0 .functor MUXZ 32, L_0x159689030, L_0x1596894e0, v0x159686730_0, C4<>;
S_0x159679c90 .scope generate, "COL_BANK[6]" "COL_BANK[6]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159679e50 .param/l "c" 1 3 28, +C4<0110>;
L_0x159687b30 .functor BUFZ 32, L_0x159689ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967ad10_0 .net *"_ivl_2", 31 0, L_0x159687b30;  1 drivers
v0x15967add0_0 .net "bank_in", 31 0, L_0x159689700;  1 drivers
v0x15967ae70_0 .net "bank_out", 31 0, L_0x159689ae0;  1 drivers
S_0x159679ee0 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159679c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x15967a0a0 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000000110>;
L_0x159689ae0 .functor BUFZ 32, L_0x159689920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159689b90 .functor BUFZ 32, L_0x159689ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967a2b0_0 .net *"_ivl_0", 31 0, L_0x159689920;  1 drivers
v0x15967a370_0 .net *"_ivl_2", 5 0, L_0x1596899c0;  1 drivers
L_0x1500681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15967a410_0 .net *"_ivl_5", 1 0, L_0x1500681c0;  1 drivers
v0x15967a4a0_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x15967a530_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x15967a5d0_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x15967a660_0 .var/i "i", 31 0;
v0x15967a710_0 .net "in_psum", 31 0, L_0x159689700;  alias, 1 drivers
v0x15967a7c0 .array "mem", 15 0, 31 0;
v0x15967a8d0_0 .net "old_val", 31 0, L_0x159689b90;  1 drivers
v0x15967a970_0 .net "out_acc", 31 0, L_0x159689ae0;  alias, 1 drivers
v0x15967aa20_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x15967aab0_0 .net "sum_val", 31 0, L_0x159689c80;  1 drivers
v0x15967ab60_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x15967abf0_0 .net "write_val", 31 0, L_0x159689d80;  1 drivers
L_0x159689920 .array/port v0x15967a7c0, L_0x1596899c0;
L_0x1596899c0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x1500681c0;
L_0x159689c80 .arith/sum 32, L_0x159689b90, L_0x159689700;
L_0x159689d80 .functor MUXZ 32, L_0x159689700, L_0x159689c80, v0x159686730_0, C4<>;
S_0x15967af20 .scope generate, "COL_BANK[7]" "COL_BANK[7]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x15967b0e0 .param/l "c" 1 3 28, +C4<0111>;
L_0x159689f40 .functor BUFZ 32, L_0x15968a1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967bfa0_0 .net *"_ivl_2", 31 0, L_0x159689f40;  1 drivers
v0x15967c060_0 .net "bank_in", 31 0, L_0x159689ea0;  1 drivers
v0x15967c100_0 .net "bank_out", 31 0, L_0x15968a1d0;  1 drivers
S_0x15967b170 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x15967af20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x15967b330 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000000111>;
L_0x15968a1d0 .functor BUFZ 32, L_0x159689ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15968a280 .functor BUFZ 32, L_0x15968a1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967b540_0 .net *"_ivl_0", 31 0, L_0x159689ff0;  1 drivers
v0x15967b600_0 .net *"_ivl_2", 5 0, L_0x15968a090;  1 drivers
L_0x150068208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15967b6a0_0 .net *"_ivl_5", 1 0, L_0x150068208;  1 drivers
v0x15967b730_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x15967b7c0_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x15967b860_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x15967b8f0_0 .var/i "i", 31 0;
v0x15967b9a0_0 .net "in_psum", 31 0, L_0x159689ea0;  alias, 1 drivers
v0x15967ba50 .array "mem", 15 0, 31 0;
v0x15967bb60_0 .net "old_val", 31 0, L_0x15968a280;  1 drivers
v0x15967bc00_0 .net "out_acc", 31 0, L_0x15968a1d0;  alias, 1 drivers
v0x15967bcb0_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x15967bd40_0 .net "sum_val", 31 0, L_0x15968a370;  1 drivers
v0x15967bdf0_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x15967be80_0 .net "write_val", 31 0, L_0x15968a470;  1 drivers
L_0x159689ff0 .array/port v0x15967ba50, L_0x15968a090;
L_0x15968a090 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068208;
L_0x15968a370 .arith/sum 32, L_0x15968a280, L_0x159689ea0;
L_0x15968a470 .functor MUXZ 32, L_0x159689ea0, L_0x15968a370, v0x159686730_0, C4<>;
S_0x15967c1b0 .scope generate, "COL_BANK[8]" "COL_BANK[8]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x1596777d0 .param/l "c" 1 3 28, +C4<01000>;
L_0x15968a680 .functor BUFZ 32, L_0x15968a950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967d5c0_0 .net *"_ivl_2", 31 0, L_0x15968a680;  1 drivers
v0x15967d650_0 .net "bank_in", 31 0, L_0x15968a590;  1 drivers
v0x15967d6e0_0 .net "bank_out", 31 0, L_0x15968a950;  1 drivers
S_0x15967c450 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x15967c1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x15967c620 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000001000>;
L_0x15968a950 .functor BUFZ 32, L_0x15968a6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15968a9c0 .functor BUFZ 32, L_0x15968a950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967c810_0 .net *"_ivl_0", 31 0, L_0x15968a6f0;  1 drivers
v0x15967c8d0_0 .net *"_ivl_2", 5 0, L_0x15968a790;  1 drivers
L_0x150068250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15967c970_0 .net *"_ivl_5", 1 0, L_0x150068250;  1 drivers
v0x15967ca00_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x15967cb90_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x15967cd20_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x15967ceb0_0 .var/i "i", 31 0;
v0x15967cf40_0 .net "in_psum", 31 0, L_0x15968a590;  alias, 1 drivers
v0x15967cfd0 .array "mem", 15 0, 31 0;
v0x15967d060_0 .net "old_val", 31 0, L_0x15968a9c0;  1 drivers
v0x15967d0f0_0 .net "out_acc", 31 0, L_0x15968a950;  alias, 1 drivers
v0x15967d180_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x15967d310_0 .net "sum_val", 31 0, L_0x15968aab0;  1 drivers
v0x15967d3a0_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x15967d530_0 .net "write_val", 31 0, L_0x15968abb0;  1 drivers
L_0x15968a6f0 .array/port v0x15967cfd0, L_0x15968a790;
L_0x15968a790 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068250;
L_0x15968aab0 .arith/sum 32, L_0x15968a9c0, L_0x15968a590;
L_0x15968abb0 .functor MUXZ 32, L_0x15968a590, L_0x15968aab0, v0x159686730_0, C4<>;
S_0x15967d770 .scope generate, "COL_BANK[9]" "COL_BANK[9]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x15967d8e0 .param/l "c" 1 3 28, +C4<01001>;
L_0x15968ad70 .functor BUFZ 32, L_0x15968b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967e780_0 .net *"_ivl_2", 31 0, L_0x15968ad70;  1 drivers
v0x15967e840_0 .net "bank_in", 31 0, L_0x15968acd0;  1 drivers
v0x15967e8e0_0 .net "bank_out", 31 0, L_0x15968b000;  1 drivers
S_0x15967d980 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x15967d770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x15967db40 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000001001>;
L_0x15968b000 .functor BUFZ 32, L_0x15968ae20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15968b0b0 .functor BUFZ 32, L_0x15968b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967dd30_0 .net *"_ivl_0", 31 0, L_0x15968ae20;  1 drivers
v0x15967dde0_0 .net *"_ivl_2", 5 0, L_0x15968aec0;  1 drivers
L_0x150068298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15967de80_0 .net *"_ivl_5", 1 0, L_0x150068298;  1 drivers
v0x15967df10_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x15967dfa0_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x15967e040_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x15967e0d0_0 .var/i "i", 31 0;
v0x15967e180_0 .net "in_psum", 31 0, L_0x15968acd0;  alias, 1 drivers
v0x15967e230 .array "mem", 15 0, 31 0;
v0x15967e340_0 .net "old_val", 31 0, L_0x15968b0b0;  1 drivers
v0x15967e3e0_0 .net "out_acc", 31 0, L_0x15968b000;  alias, 1 drivers
v0x15967e490_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x15967e520_0 .net "sum_val", 31 0, L_0x15968b1a0;  1 drivers
v0x15967e5d0_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x15967e660_0 .net "write_val", 31 0, L_0x15968b2a0;  1 drivers
L_0x15968ae20 .array/port v0x15967e230, L_0x15968aec0;
L_0x15968aec0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068298;
L_0x15968b1a0 .arith/sum 32, L_0x15968b0b0, L_0x15968acd0;
L_0x15968b2a0 .functor MUXZ 32, L_0x15968acd0, L_0x15968b1a0, v0x159686730_0, C4<>;
S_0x15967e990 .scope generate, "COL_BANK[10]" "COL_BANK[10]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x15967eb50 .param/l "c" 1 3 28, +C4<01010>;
L_0x15968b4c0 .functor BUFZ 32, L_0x15968b710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967fa10_0 .net *"_ivl_2", 31 0, L_0x15968b4c0;  1 drivers
v0x15967fad0_0 .net "bank_in", 31 0, L_0x15968b3c0;  1 drivers
v0x15967fb70_0 .net "bank_out", 31 0, L_0x15968b710;  1 drivers
S_0x15967ebf0 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x15967e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x15967edc0 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000001010>;
L_0x15968b710 .functor BUFZ 32, L_0x15968b530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15968b7c0 .functor BUFZ 32, L_0x15968b710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15967efb0_0 .net *"_ivl_0", 31 0, L_0x15968b530;  1 drivers
v0x15967f070_0 .net *"_ivl_2", 5 0, L_0x15968b5d0;  1 drivers
L_0x1500682e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15967f110_0 .net *"_ivl_5", 1 0, L_0x1500682e0;  1 drivers
v0x15967f1a0_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x15967f230_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x15967f2d0_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x15967f360_0 .var/i "i", 31 0;
v0x15967f410_0 .net "in_psum", 31 0, L_0x15968b3c0;  alias, 1 drivers
v0x15967f4c0 .array "mem", 15 0, 31 0;
v0x15967f5d0_0 .net "old_val", 31 0, L_0x15968b7c0;  1 drivers
v0x15967f670_0 .net "out_acc", 31 0, L_0x15968b710;  alias, 1 drivers
v0x15967f720_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x15967f7b0_0 .net "sum_val", 31 0, L_0x15968b8b0;  1 drivers
v0x15967f860_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x15967f8f0_0 .net "write_val", 31 0, L_0x15968b9b0;  1 drivers
L_0x15968b530 .array/port v0x15967f4c0, L_0x15968b5d0;
L_0x15968b5d0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x1500682e0;
L_0x15968b8b0 .arith/sum 32, L_0x15968b7c0, L_0x15968b3c0;
L_0x15968b9b0 .functor MUXZ 32, L_0x15968b3c0, L_0x15968b8b0, v0x159686730_0, C4<>;
S_0x15967fc20 .scope generate, "COL_BANK[11]" "COL_BANK[11]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x15967fde0 .param/l "c" 1 3 28, +C4<01011>;
L_0x15968bb70 .functor BUFZ 32, L_0x15968be00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159680ca0_0 .net *"_ivl_2", 31 0, L_0x15968bb70;  1 drivers
v0x159680d60_0 .net "bank_in", 31 0, L_0x15968bad0;  1 drivers
v0x159680e00_0 .net "bank_out", 31 0, L_0x15968be00;  1 drivers
S_0x15967fe80 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x15967fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159680050 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000001011>;
L_0x15968be00 .functor BUFZ 32, L_0x15968bc20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15968beb0 .functor BUFZ 32, L_0x15968be00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159680240_0 .net *"_ivl_0", 31 0, L_0x15968bc20;  1 drivers
v0x159680300_0 .net *"_ivl_2", 5 0, L_0x15968bcc0;  1 drivers
L_0x150068328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1596803a0_0 .net *"_ivl_5", 1 0, L_0x150068328;  1 drivers
v0x159680430_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x1596804c0_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x159680560_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x1596805f0_0 .var/i "i", 31 0;
v0x1596806a0_0 .net "in_psum", 31 0, L_0x15968bad0;  alias, 1 drivers
v0x159680750 .array "mem", 15 0, 31 0;
v0x159680860_0 .net "old_val", 31 0, L_0x15968beb0;  1 drivers
v0x159680900_0 .net "out_acc", 31 0, L_0x15968be00;  alias, 1 drivers
v0x1596809b0_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x159680a40_0 .net "sum_val", 31 0, L_0x15968bfa0;  1 drivers
v0x159680af0_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x159680b80_0 .net "write_val", 31 0, L_0x15968c0a0;  1 drivers
L_0x15968bc20 .array/port v0x159680750, L_0x15968bcc0;
L_0x15968bcc0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068328;
L_0x15968bfa0 .arith/sum 32, L_0x15968beb0, L_0x15968bad0;
L_0x15968c0a0 .functor MUXZ 32, L_0x15968bad0, L_0x15968bfa0, v0x159686730_0, C4<>;
S_0x159680eb0 .scope generate, "COL_BANK[12]" "COL_BANK[12]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159681070 .param/l "c" 1 3 28, +C4<01100>;
L_0x15968c2d0 .functor BUFZ 32, L_0x15968c500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159681f30_0 .net *"_ivl_2", 31 0, L_0x15968c2d0;  1 drivers
v0x159681ff0_0 .net "bank_in", 31 0, L_0x15968c1c0;  1 drivers
v0x159682090_0 .net "bank_out", 31 0, L_0x15968c500;  1 drivers
S_0x159681110 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159680eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x1596812e0 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000001100>;
L_0x15968c500 .functor BUFZ 32, L_0x15968c340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15968c5b0 .functor BUFZ 32, L_0x15968c500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1596814d0_0 .net *"_ivl_0", 31 0, L_0x15968c340;  1 drivers
v0x159681590_0 .net *"_ivl_2", 5 0, L_0x15968c3e0;  1 drivers
L_0x150068370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159681630_0 .net *"_ivl_5", 1 0, L_0x150068370;  1 drivers
v0x1596816c0_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x159681750_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x1596817f0_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159681880_0 .var/i "i", 31 0;
v0x159681930_0 .net "in_psum", 31 0, L_0x15968c1c0;  alias, 1 drivers
v0x1596819e0 .array "mem", 15 0, 31 0;
v0x159681af0_0 .net "old_val", 31 0, L_0x15968c5b0;  1 drivers
v0x159681b90_0 .net "out_acc", 31 0, L_0x15968c500;  alias, 1 drivers
v0x159681c40_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x159681cd0_0 .net "sum_val", 31 0, L_0x15968c6a0;  1 drivers
v0x159681d80_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x159681e10_0 .net "write_val", 31 0, L_0x15968c7a0;  1 drivers
L_0x15968c340 .array/port v0x1596819e0, L_0x15968c3e0;
L_0x15968c3e0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068370;
L_0x15968c6a0 .arith/sum 32, L_0x15968c5b0, L_0x15968c1c0;
L_0x15968c7a0 .functor MUXZ 32, L_0x15968c1c0, L_0x15968c6a0, v0x159686730_0, C4<>;
S_0x159682140 .scope generate, "COL_BANK[13]" "COL_BANK[13]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159682300 .param/l "c" 1 3 28, +C4<01101>;
L_0x15968c960 .functor BUFZ 32, L_0x15968cbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1596831c0_0 .net *"_ivl_2", 31 0, L_0x15968c960;  1 drivers
v0x159683280_0 .net "bank_in", 31 0, L_0x15968c8c0;  1 drivers
v0x159683320_0 .net "bank_out", 31 0, L_0x15968cbf0;  1 drivers
S_0x1596823a0 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159682140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159682570 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000001101>;
L_0x15968cbf0 .functor BUFZ 32, L_0x15968ca10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15968cca0 .functor BUFZ 32, L_0x15968cbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159682760_0 .net *"_ivl_0", 31 0, L_0x15968ca10;  1 drivers
v0x159682820_0 .net *"_ivl_2", 5 0, L_0x15968cab0;  1 drivers
L_0x1500683b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1596828c0_0 .net *"_ivl_5", 1 0, L_0x1500683b8;  1 drivers
v0x159682950_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x1596829e0_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x159682a80_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159682b10_0 .var/i "i", 31 0;
v0x159682bc0_0 .net "in_psum", 31 0, L_0x15968c8c0;  alias, 1 drivers
v0x159682c70 .array "mem", 15 0, 31 0;
v0x159682d80_0 .net "old_val", 31 0, L_0x15968cca0;  1 drivers
v0x159682e20_0 .net "out_acc", 31 0, L_0x15968cbf0;  alias, 1 drivers
v0x159682ed0_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x159682f60_0 .net "sum_val", 31 0, L_0x15968cd90;  1 drivers
v0x159683010_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x1596830a0_0 .net "write_val", 31 0, L_0x15968ce90;  1 drivers
L_0x15968ca10 .array/port v0x159682c70, L_0x15968cab0;
L_0x15968cab0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x1500683b8;
L_0x15968cd90 .arith/sum 32, L_0x15968cca0, L_0x15968c8c0;
L_0x15968ce90 .functor MUXZ 32, L_0x15968c8c0, L_0x15968cd90, v0x159686730_0, C4<>;
S_0x1596833d0 .scope generate, "COL_BANK[14]" "COL_BANK[14]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159683590 .param/l "c" 1 3 28, +C4<01110>;
L_0x15968c260 .functor BUFZ 32, L_0x159685bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159684450_0 .net *"_ivl_2", 31 0, L_0x15968c260;  1 drivers
v0x159684510_0 .net "bank_in", 31 0, L_0x15968cfb0;  1 drivers
v0x1596845b0_0 .net "bank_out", 31 0, L_0x159685bc0;  1 drivers
S_0x159683630 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x1596833d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159683800 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000001110>;
L_0x159685bc0 .functor BUFZ 32, L_0x15968d250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159685c70 .functor BUFZ 32, L_0x159685bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1596839f0_0 .net *"_ivl_0", 31 0, L_0x15968d250;  1 drivers
v0x159683ab0_0 .net *"_ivl_2", 5 0, L_0x15968d2f0;  1 drivers
L_0x150068400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159683b50_0 .net *"_ivl_5", 1 0, L_0x150068400;  1 drivers
v0x159683be0_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x159683c70_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x159683d10_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159683da0_0 .var/i "i", 31 0;
v0x159683e50_0 .net "in_psum", 31 0, L_0x15968cfb0;  alias, 1 drivers
v0x159683f00 .array "mem", 15 0, 31 0;
v0x159684010_0 .net "old_val", 31 0, L_0x159685c70;  1 drivers
v0x1596840b0_0 .net "out_acc", 31 0, L_0x159685bc0;  alias, 1 drivers
v0x159684160_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x1596841f0_0 .net "sum_val", 31 0, L_0x15968d3d0;  1 drivers
v0x1596842a0_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x159684330_0 .net "write_val", 31 0, L_0x15968d4d0;  1 drivers
L_0x15968d250 .array/port v0x159683f00, L_0x15968d2f0;
L_0x15968d2f0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068400;
L_0x15968d3d0 .arith/sum 32, L_0x159685c70, L_0x15968cfb0;
L_0x15968d4d0 .functor MUXZ 32, L_0x15968cfb0, L_0x15968d3d0, v0x159686730_0, C4<>;
S_0x159684660 .scope generate, "COL_BANK[15]" "COL_BANK[15]" 3 28, 3 28 0, S_0x15965fed0;
 .timescale -9 -12;
P_0x159684820 .param/l "c" 1 3 28, +C4<01111>;
L_0x15968da50 .functor BUFZ 32, L_0x15968dc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1596856e0_0 .net *"_ivl_2", 31 0, L_0x15968da50;  1 drivers
v0x1596857a0_0 .net "bank_in", 31 0, L_0x159685a00;  1 drivers
v0x159685840_0 .net "bank_out", 31 0, L_0x15968dc80;  1 drivers
S_0x1596848c0 .scope module, "bank_inst" "single_column_bank" 3 41, 4 13 0, S_0x159684660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_0x159684a90 .param/l "BANK_ID" 0 4 14, +C4<00000000000000000000000000001111>;
L_0x15968dc80 .functor BUFZ 32, L_0x15968db00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15968dd30 .functor BUFZ 32, L_0x15968dc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159684c80_0 .net *"_ivl_0", 31 0, L_0x15968db00;  1 drivers
v0x159684d40_0 .net *"_ivl_2", 5 0, L_0x15968dba0;  1 drivers
L_0x150068448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159684de0_0 .net *"_ivl_5", 1 0, L_0x150068448;  1 drivers
v0x159684e70_0 .net "acc_mode", 0 0, v0x159686730_0;  alias, 1 drivers
v0x159684f00_0 .net "addr", 3 0, v0x1596867c0_0;  alias, 1 drivers
v0x159684fa0_0 .net "clk", 0 0, v0x159686850_0;  alias, 1 drivers
v0x159685030_0 .var/i "i", 31 0;
v0x1596850e0_0 .net "in_psum", 31 0, L_0x159685a00;  alias, 1 drivers
v0x159685190 .array "mem", 15 0, 31 0;
v0x1596852a0_0 .net "old_val", 31 0, L_0x15968dd30;  1 drivers
v0x159685340_0 .net "out_acc", 31 0, L_0x15968dc80;  alias, 1 drivers
v0x1596853f0_0 .net "rst_n", 0 0, v0x159686ad0_0;  alias, 1 drivers
v0x159685480_0 .net "sum_val", 31 0, L_0x15968de20;  1 drivers
v0x159685530_0 .net "wr_en", 0 0, v0x159686b60_0;  alias, 1 drivers
v0x1596855c0_0 .net "write_val", 31 0, L_0x15968df20;  1 drivers
L_0x15968db00 .array/port v0x159685190, L_0x15968dba0;
L_0x15968dba0 .concat [ 4 2 0 0], v0x1596867c0_0, L_0x150068448;
L_0x15968de20 .arith/sum 32, L_0x15968dd30, L_0x159685a00;
L_0x15968df20 .functor MUXZ 32, L_0x159685a00, L_0x15968de20, v0x159686730_0, C4<>;
S_0x1596864a0 .scope function.vec4.s32, "get_col_val" "get_col_val" 2 33, 2 33 0, S_0x159662c20;
 .timescale -9 -12;
v0x15967d430_0 .var/i "col_idx", 31 0;
; Variable get_col_val is vec4 return value of scope S_0x1596864a0
v0x1596866a0_0 .var "vec", 511 0;
TD_accumulator_tb.get_col_val ;
    %load/vec4 v0x1596866a0_0;
    %load/vec4 v0x15967d430_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ret/vec4 0, 0, 32;  Assign to get_col_val (store_vec4_to_lval)
    %end;
    .scope S_0x15965a430;
T_1 ;
    %wait E_0x159665720;
    %load/vec4 v0x159673990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x159673a30_0;
    %load/vec4 v0x159673320_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1596735e0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15965a430;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159673480_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x159673480_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159673480_0;
    %store/vec4a v0x1596735e0, 4, 0;
    %load/vec4 v0x159673480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159673480_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x159673fb0;
T_3 ;
    %wait E_0x159665720;
    %load/vec4 v0x159674c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x159674cf0_0;
    %load/vec4 v0x159674600_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1596748a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x159673fb0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159674760_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x159674760_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159674760_0;
    %store/vec4a v0x1596748a0, 4, 0;
    %load/vec4 v0x159674760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159674760_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1596752a0;
T_5 ;
    %wait E_0x159665720;
    %load/vec4 v0x159675f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x159676050_0;
    %load/vec4 v0x1596758f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159675bf0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1596752a0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159675ad0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x159675ad0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159675ad0_0;
    %store/vec4a v0x159675bf0, 4, 0;
    %load/vec4 v0x159675ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159675ad0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1596765d0;
T_7 ;
    %wait E_0x159665720;
    %load/vec4 v0x159677250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1596772e0_0;
    %load/vec4 v0x159676c20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159676eb0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1596765d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159676d50_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x159676d50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159676d50_0;
    %store/vec4a v0x159676eb0, 4, 0;
    %load/vec4 v0x159676d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159676d50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1596778a0;
T_9 ;
    %wait E_0x159665720;
    %load/vec4 v0x159678660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x159678770_0;
    %load/vec4 v0x159677f50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159678290, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1596778a0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159678170_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x159678170_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159678170_0;
    %store/vec4a v0x159678290, 4, 0;
    %load/vec4 v0x159678170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159678170_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x159678c50;
T_11 ;
    %wait E_0x159665720;
    %load/vec4 v0x1596798d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x159679960_0;
    %load/vec4 v0x1596792a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159679530, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x159678c50;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1596793d0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x1596793d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1596793d0_0;
    %store/vec4a v0x159679530, 4, 0;
    %load/vec4 v0x1596793d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1596793d0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x159679ee0;
T_13 ;
    %wait E_0x159665720;
    %load/vec4 v0x15967ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x15967abf0_0;
    %load/vec4 v0x15967a530_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15967a7c0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x159679ee0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15967a660_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x15967a660_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15967a660_0;
    %store/vec4a v0x15967a7c0, 4, 0;
    %load/vec4 v0x15967a660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15967a660_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0x15967b170;
T_15 ;
    %wait E_0x159665720;
    %load/vec4 v0x15967bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x15967be80_0;
    %load/vec4 v0x15967b7c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15967ba50, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15967b170;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15967b8f0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x15967b8f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15967b8f0_0;
    %store/vec4a v0x15967ba50, 4, 0;
    %load/vec4 v0x15967b8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15967b8f0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_0x15967c450;
T_17 ;
    %wait E_0x159665720;
    %load/vec4 v0x15967d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x15967d530_0;
    %load/vec4 v0x15967cb90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15967cfd0, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15967c450;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15967ceb0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x15967ceb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15967ceb0_0;
    %store/vec4a v0x15967cfd0, 4, 0;
    %load/vec4 v0x15967ceb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15967ceb0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x15967d980;
T_19 ;
    %wait E_0x159665720;
    %load/vec4 v0x15967e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x15967e660_0;
    %load/vec4 v0x15967dfa0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15967e230, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x15967d980;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15967e0d0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x15967e0d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15967e0d0_0;
    %store/vec4a v0x15967e230, 4, 0;
    %load/vec4 v0x15967e0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15967e0d0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0x15967ebf0;
T_21 ;
    %wait E_0x159665720;
    %load/vec4 v0x15967f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x15967f8f0_0;
    %load/vec4 v0x15967f230_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15967f4c0, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x15967ebf0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15967f360_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x15967f360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15967f360_0;
    %store/vec4a v0x15967f4c0, 4, 0;
    %load/vec4 v0x15967f360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15967f360_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .thread T_22;
    .scope S_0x15967fe80;
T_23 ;
    %wait E_0x159665720;
    %load/vec4 v0x159680af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x159680b80_0;
    %load/vec4 v0x1596804c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159680750, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x15967fe80;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1596805f0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x1596805f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1596805f0_0;
    %store/vec4a v0x159680750, 4, 0;
    %load/vec4 v0x1596805f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1596805f0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
    .scope S_0x159681110;
T_25 ;
    %wait E_0x159665720;
    %load/vec4 v0x159681d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x159681e10_0;
    %load/vec4 v0x159681750_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1596819e0, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x159681110;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159681880_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x159681880_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159681880_0;
    %store/vec4a v0x1596819e0, 4, 0;
    %load/vec4 v0x159681880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159681880_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_0x1596823a0;
T_27 ;
    %wait E_0x159665720;
    %load/vec4 v0x159683010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1596830a0_0;
    %load/vec4 v0x1596829e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159682c70, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1596823a0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159682b10_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x159682b10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159682b10_0;
    %store/vec4a v0x159682c70, 4, 0;
    %load/vec4 v0x159682b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159682b10_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_0x159683630;
T_29 ;
    %wait E_0x159665720;
    %load/vec4 v0x1596842a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x159684330_0;
    %load/vec4 v0x159683c70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159683f00, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x159683630;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159683da0_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x159683da0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159683da0_0;
    %store/vec4a v0x159683f00, 4, 0;
    %load/vec4 v0x159683da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159683da0_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .thread T_30;
    .scope S_0x1596848c0;
T_31 ;
    %wait E_0x159665720;
    %load/vec4 v0x159685530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1596855c0_0;
    %load/vec4 v0x159684f00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159685190, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1596848c0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159685030_0, 0, 32;
T_32.0 ;
    %load/vec4 v0x159685030_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159685030_0;
    %store/vec4a v0x159685190, 4, 0;
    %load/vec4 v0x159685030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159685030_0, 0, 32;
    %jmp T_32.0;
T_32.1 ;
    %end;
    .thread T_32;
    .scope S_0x159662c20;
T_33 ;
    %delay 5000, 0;
    %load/vec4 v0x159686850_0;
    %inv;
    %store/vec4 v0x159686850_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x159662c20;
T_34 ;
    %vpi_call 2 44 "$dumpfile", "accumulator_check.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x159662c20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686ad0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1596867c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686730_0, 0, 1;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0x159686970_0, 0, 512;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159686ad0_0, 0, 1;
    %vpi_call 2 55 "$display", "--- CP1: Testing Overwrite (Init) ---" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1596867c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159686b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1596868e0_0, 0, 32;
T_34.0 ;
    %load/vec4 v0x1596868e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_34.1, 5;
    %pushi/vec4 100, 0, 32;
    %load/vec4 v0x1596868e0_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x159686970_0, 4, 32;
    %load/vec4 v0x1596868e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1596868e0_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686b60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x159686a40_0;
    %store/vec4 v0x1596866a0_0, 0, 512;
    %store/vec4 v0x15967d430_0, 0, 32;
    %callf/vec4 TD_accumulator_tb.get_col_val, S_0x1596864a0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_34.2, 6;
    %vpi_call 2 78 "$display", "PASS: Addr 0 initialized to 100" {0 0 0};
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x159686a40_0;
    %store/vec4 v0x1596866a0_0, 0, 512;
    %store/vec4 v0x15967d430_0, 0, 32;
    %callf/vec4 TD_accumulator_tb.get_col_val, S_0x1596864a0;
    %vpi_call 2 80 "$display", "FAIL: Addr 0 = %d (Expected 100)", S<0,vec4,u32> {1 0 0};
T_34.3 ;
    %vpi_call 2 85 "$display", "--- CP2: Testing Accumulate ---" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1596867c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159686b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159686730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1596868e0_0, 0, 32;
T_34.4 ;
    %load/vec4 v0x1596868e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_34.5, 5;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v0x1596868e0_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x159686970_0, 4, 32;
    %load/vec4 v0x1596868e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1596868e0_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686b60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x159686a40_0;
    %store/vec4 v0x1596866a0_0, 0, 512;
    %store/vec4 v0x15967d430_0, 0, 32;
    %callf/vec4 TD_accumulator_tb.get_col_val, S_0x1596864a0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_34.6, 6;
    %vpi_call 2 102 "$display", "PASS: Accumulation 100 + 50 = 150 Correct" {0 0 0};
    %jmp T_34.7;
T_34.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x159686a40_0;
    %store/vec4 v0x1596866a0_0, 0, 512;
    %store/vec4 v0x15967d430_0, 0, 32;
    %callf/vec4 TD_accumulator_tb.get_col_val, S_0x1596864a0;
    %vpi_call 2 104 "$display", "FAIL: Accumulation Result = %d (Expected 150)", S<0,vec4,u32> {1 0 0};
T_34.7 ;
    %vpi_call 2 109 "$display", "--- CP3: Multi-Row Access ---" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1596867c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159686b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1596868e0_0, 0, 32;
T_34.8 ;
    %load/vec4 v0x1596868e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_34.9, 5;
    %pushi/vec4 99, 0, 32;
    %load/vec4 v0x1596868e0_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x159686970_0, 4, 32;
    %load/vec4 v0x1596868e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1596868e0_0, 0, 32;
    %jmp T_34.8;
T_34.9 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159686b60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1596867c0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x159686a40_0;
    %store/vec4 v0x1596866a0_0, 0, 512;
    %store/vec4 v0x15967d430_0, 0, 32;
    %callf/vec4 TD_accumulator_tb.get_col_val, S_0x1596864a0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_34.10, 6;
    %vpi_call 2 124 "$display", "PASS: Row 0 data preserved" {0 0 0};
    %jmp T_34.11;
T_34.10 ;
    %vpi_call 2 125 "$display", "FAIL: Row 0 data corrupted" {0 0 0};
T_34.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1596867c0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x159686a40_0;
    %store/vec4 v0x1596866a0_0, 0, 512;
    %store/vec4 v0x15967d430_0, 0, 32;
    %callf/vec4 TD_accumulator_tb.get_col_val, S_0x1596864a0;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_34.12, 6;
    %vpi_call 2 131 "$display", "PASS: Row 5 written correctly" {0 0 0};
    %jmp T_34.13;
T_34.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x159686a40_0;
    %store/vec4 v0x1596866a0_0, 0, 512;
    %store/vec4 v0x15967d430_0, 0, 32;
    %callf/vec4 TD_accumulator_tb.get_col_val, S_0x1596864a0;
    %vpi_call 2 132 "$display", "FAIL: Row 5 = %d", S<0,vec4,u32> {1 0 0};
T_34.13 ;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "accumulator_tb.v";
    "accumulator_bank.v";
    "single_column_bank.v";
