#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: ls160_ls161_opt_compute_units.h
#include "ls160_ls161_opt_compute_units.h"

#include "hw_classes.h"

struct bright_bright_update_0_write0_to_bright_laplace_diff_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write1_to_bright_laplace_diff_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write10_to_bright_laplace_diff_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write11_to_bright_laplace_diff_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write12_to_bright_laplace_diff_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write13_to_bright_laplace_diff_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write14_to_bright_laplace_diff_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write15_to_bright_laplace_diff_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write16_to_bright_laplace_diff_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write17_to_bright_laplace_diff_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write18_to_bright_laplace_diff_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write19_to_bright_laplace_diff_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write2_to_bright_laplace_diff_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write20_to_bright_laplace_diff_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write21_to_bright_laplace_diff_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write22_to_bright_laplace_diff_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write23_to_bright_laplace_diff_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write24_to_bright_laplace_diff_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write25_to_bright_laplace_diff_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write26_to_bright_laplace_diff_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write27_to_bright_laplace_diff_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write28_to_bright_laplace_diff_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write29_to_bright_laplace_diff_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write3_to_bright_laplace_diff_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write30_to_bright_laplace_diff_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write31_to_bright_laplace_diff_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write4_to_bright_laplace_diff_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write5_to_bright_laplace_diff_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write6_to_bright_laplace_diff_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write7_to_bright_laplace_diff_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write8_to_bright_laplace_diff_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write9_to_bright_laplace_diff_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_bright_update_0_write0_merged_banks_10_cache {
	// RAM Box: {[-32, 1920], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 6
  // 0, 1, 62, 63, 124, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 60> f7;
	hw_uint<16> f8;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_124() {
		return f8;
	}

	inline hw_uint<16> peek_125() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write1_merged_banks_10_cache {
	// RAM Box: {[-31, 1921], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write10_merged_banks_10_cache {
	// RAM Box: {[-22, 1930], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write11_merged_banks_10_cache {
	// RAM Box: {[-21, 1931], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write12_merged_banks_10_cache {
	// RAM Box: {[-20, 1932], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write13_merged_banks_10_cache {
	// RAM Box: {[-19, 1933], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write14_merged_banks_10_cache {
	// RAM Box: {[-18, 1934], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write15_merged_banks_10_cache {
	// RAM Box: {[-17, 1935], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write16_merged_banks_10_cache {
	// RAM Box: {[-16, 1936], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write17_merged_banks_10_cache {
	// RAM Box: {[-15, 1937], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write18_merged_banks_10_cache {
	// RAM Box: {[-14, 1938], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write19_merged_banks_10_cache {
	// RAM Box: {[-13, 1939], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write2_merged_banks_10_cache {
	// RAM Box: {[-30, 1922], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write20_merged_banks_10_cache {
	// RAM Box: {[-12, 1940], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write21_merged_banks_10_cache {
	// RAM Box: {[-11, 1941], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write22_merged_banks_10_cache {
	// RAM Box: {[-10, 1942], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write23_merged_banks_10_cache {
	// RAM Box: {[-9, 1943], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write24_merged_banks_10_cache {
	// RAM Box: {[-8, 1944], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write25_merged_banks_10_cache {
	// RAM Box: {[-7, 1945], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write26_merged_banks_10_cache {
	// RAM Box: {[-6, 1946], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write27_merged_banks_10_cache {
	// RAM Box: {[-5, 1947], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write28_merged_banks_10_cache {
	// RAM Box: {[-4, 1948], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write29_merged_banks_10_cache {
	// RAM Box: {[-3, 1949], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write3_merged_banks_10_cache {
	// RAM Box: {[-29, 1923], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write30_merged_banks_10_cache {
	// RAM Box: {[-2, 1950], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write31_merged_banks_10_cache {
	// RAM Box: {[-1, 1951], [-1, 1079]}
	// Capacity: 127
	// # of read delays: 7
  // 0, 1, 2, 63, 64, 125, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 60> f5;
	hw_uint<16> f6;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 60> f9;
	hw_uint<16> f10;
	hw_uint<16> f12;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_2() {
		return f4;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_64() {
		return f8;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<16> peek_125() {
		return f10;
	}

	inline hw_uint<16> peek_126() {
		return f12;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f12 = f10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write4_merged_banks_10_cache {
	// RAM Box: {[-28, 1924], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write5_merged_banks_10_cache {
	// RAM Box: {[-27, 1925], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write6_merged_banks_10_cache {
	// RAM Box: {[-26, 1926], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write7_merged_banks_10_cache {
	// RAM Box: {[-25, 1927], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write8_merged_banks_10_cache {
	// RAM Box: {[-24, 1928], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_bright_update_0_write9_merged_banks_10_cache {
	// RAM Box: {[-23, 1929], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_cache {
  // # of banks: 64
  bright_bright_update_0_write0_to_bright_laplace_diff_0_rd0_cache bright_bright_update_0_write0_to_bright_laplace_diff_0_rd0;
  bright_bright_update_0_write1_to_bright_laplace_diff_0_rd1_cache bright_bright_update_0_write1_to_bright_laplace_diff_0_rd1;
  bright_bright_update_0_write10_to_bright_laplace_diff_0_rd10_cache bright_bright_update_0_write10_to_bright_laplace_diff_0_rd10;
  bright_bright_update_0_write11_to_bright_laplace_diff_0_rd11_cache bright_bright_update_0_write11_to_bright_laplace_diff_0_rd11;
  bright_bright_update_0_write12_to_bright_laplace_diff_0_rd12_cache bright_bright_update_0_write12_to_bright_laplace_diff_0_rd12;
  bright_bright_update_0_write13_to_bright_laplace_diff_0_rd13_cache bright_bright_update_0_write13_to_bright_laplace_diff_0_rd13;
  bright_bright_update_0_write14_to_bright_laplace_diff_0_rd14_cache bright_bright_update_0_write14_to_bright_laplace_diff_0_rd14;
  bright_bright_update_0_write15_to_bright_laplace_diff_0_rd15_cache bright_bright_update_0_write15_to_bright_laplace_diff_0_rd15;
  bright_bright_update_0_write16_to_bright_laplace_diff_0_rd16_cache bright_bright_update_0_write16_to_bright_laplace_diff_0_rd16;
  bright_bright_update_0_write17_to_bright_laplace_diff_0_rd17_cache bright_bright_update_0_write17_to_bright_laplace_diff_0_rd17;
  bright_bright_update_0_write18_to_bright_laplace_diff_0_rd18_cache bright_bright_update_0_write18_to_bright_laplace_diff_0_rd18;
  bright_bright_update_0_write19_to_bright_laplace_diff_0_rd19_cache bright_bright_update_0_write19_to_bright_laplace_diff_0_rd19;
  bright_bright_update_0_write2_to_bright_laplace_diff_0_rd2_cache bright_bright_update_0_write2_to_bright_laplace_diff_0_rd2;
  bright_bright_update_0_write20_to_bright_laplace_diff_0_rd20_cache bright_bright_update_0_write20_to_bright_laplace_diff_0_rd20;
  bright_bright_update_0_write21_to_bright_laplace_diff_0_rd21_cache bright_bright_update_0_write21_to_bright_laplace_diff_0_rd21;
  bright_bright_update_0_write22_to_bright_laplace_diff_0_rd22_cache bright_bright_update_0_write22_to_bright_laplace_diff_0_rd22;
  bright_bright_update_0_write23_to_bright_laplace_diff_0_rd23_cache bright_bright_update_0_write23_to_bright_laplace_diff_0_rd23;
  bright_bright_update_0_write24_to_bright_laplace_diff_0_rd24_cache bright_bright_update_0_write24_to_bright_laplace_diff_0_rd24;
  bright_bright_update_0_write25_to_bright_laplace_diff_0_rd25_cache bright_bright_update_0_write25_to_bright_laplace_diff_0_rd25;
  bright_bright_update_0_write26_to_bright_laplace_diff_0_rd26_cache bright_bright_update_0_write26_to_bright_laplace_diff_0_rd26;
  bright_bright_update_0_write27_to_bright_laplace_diff_0_rd27_cache bright_bright_update_0_write27_to_bright_laplace_diff_0_rd27;
  bright_bright_update_0_write28_to_bright_laplace_diff_0_rd28_cache bright_bright_update_0_write28_to_bright_laplace_diff_0_rd28;
  bright_bright_update_0_write29_to_bright_laplace_diff_0_rd29_cache bright_bright_update_0_write29_to_bright_laplace_diff_0_rd29;
  bright_bright_update_0_write3_to_bright_laplace_diff_0_rd3_cache bright_bright_update_0_write3_to_bright_laplace_diff_0_rd3;
  bright_bright_update_0_write30_to_bright_laplace_diff_0_rd30_cache bright_bright_update_0_write30_to_bright_laplace_diff_0_rd30;
  bright_bright_update_0_write31_to_bright_laplace_diff_0_rd31_cache bright_bright_update_0_write31_to_bright_laplace_diff_0_rd31;
  bright_bright_update_0_write4_to_bright_laplace_diff_0_rd4_cache bright_bright_update_0_write4_to_bright_laplace_diff_0_rd4;
  bright_bright_update_0_write5_to_bright_laplace_diff_0_rd5_cache bright_bright_update_0_write5_to_bright_laplace_diff_0_rd5;
  bright_bright_update_0_write6_to_bright_laplace_diff_0_rd6_cache bright_bright_update_0_write6_to_bright_laplace_diff_0_rd6;
  bright_bright_update_0_write7_to_bright_laplace_diff_0_rd7_cache bright_bright_update_0_write7_to_bright_laplace_diff_0_rd7;
  bright_bright_update_0_write8_to_bright_laplace_diff_0_rd8_cache bright_bright_update_0_write8_to_bright_laplace_diff_0_rd8;
  bright_bright_update_0_write9_to_bright_laplace_diff_0_rd9_cache bright_bright_update_0_write9_to_bright_laplace_diff_0_rd9;
  bright_bright_update_0_write0_merged_banks_10_cache bright_bright_update_0_write0_merged_banks_10;
  bright_bright_update_0_write1_merged_banks_10_cache bright_bright_update_0_write1_merged_banks_10;
  bright_bright_update_0_write10_merged_banks_10_cache bright_bright_update_0_write10_merged_banks_10;
  bright_bright_update_0_write11_merged_banks_10_cache bright_bright_update_0_write11_merged_banks_10;
  bright_bright_update_0_write12_merged_banks_10_cache bright_bright_update_0_write12_merged_banks_10;
  bright_bright_update_0_write13_merged_banks_10_cache bright_bright_update_0_write13_merged_banks_10;
  bright_bright_update_0_write14_merged_banks_10_cache bright_bright_update_0_write14_merged_banks_10;
  bright_bright_update_0_write15_merged_banks_10_cache bright_bright_update_0_write15_merged_banks_10;
  bright_bright_update_0_write16_merged_banks_10_cache bright_bright_update_0_write16_merged_banks_10;
  bright_bright_update_0_write17_merged_banks_10_cache bright_bright_update_0_write17_merged_banks_10;
  bright_bright_update_0_write18_merged_banks_10_cache bright_bright_update_0_write18_merged_banks_10;
  bright_bright_update_0_write19_merged_banks_10_cache bright_bright_update_0_write19_merged_banks_10;
  bright_bright_update_0_write2_merged_banks_10_cache bright_bright_update_0_write2_merged_banks_10;
  bright_bright_update_0_write20_merged_banks_10_cache bright_bright_update_0_write20_merged_banks_10;
  bright_bright_update_0_write21_merged_banks_10_cache bright_bright_update_0_write21_merged_banks_10;
  bright_bright_update_0_write22_merged_banks_10_cache bright_bright_update_0_write22_merged_banks_10;
  bright_bright_update_0_write23_merged_banks_10_cache bright_bright_update_0_write23_merged_banks_10;
  bright_bright_update_0_write24_merged_banks_10_cache bright_bright_update_0_write24_merged_banks_10;
  bright_bright_update_0_write25_merged_banks_10_cache bright_bright_update_0_write25_merged_banks_10;
  bright_bright_update_0_write26_merged_banks_10_cache bright_bright_update_0_write26_merged_banks_10;
  bright_bright_update_0_write27_merged_banks_10_cache bright_bright_update_0_write27_merged_banks_10;
  bright_bright_update_0_write28_merged_banks_10_cache bright_bright_update_0_write28_merged_banks_10;
  bright_bright_update_0_write29_merged_banks_10_cache bright_bright_update_0_write29_merged_banks_10;
  bright_bright_update_0_write3_merged_banks_10_cache bright_bright_update_0_write3_merged_banks_10;
  bright_bright_update_0_write30_merged_banks_10_cache bright_bright_update_0_write30_merged_banks_10;
  bright_bright_update_0_write31_merged_banks_10_cache bright_bright_update_0_write31_merged_banks_10;
  bright_bright_update_0_write4_merged_banks_10_cache bright_bright_update_0_write4_merged_banks_10;
  bright_bright_update_0_write5_merged_banks_10_cache bright_bright_update_0_write5_merged_banks_10;
  bright_bright_update_0_write6_merged_banks_10_cache bright_bright_update_0_write6_merged_banks_10;
  bright_bright_update_0_write7_merged_banks_10_cache bright_bright_update_0_write7_merged_banks_10;
  bright_bright_update_0_write8_merged_banks_10_cache bright_bright_update_0_write8_merged_banks_10;
  bright_bright_update_0_write9_merged_banks_10_cache bright_bright_update_0_write9_merged_banks_10;
};



inline void bright_bright_update_0_write0_write(hw_uint<16>& bright_bright_update_0_write0, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write0_to_bright_laplace_diff_0_rd0.push(bright_bright_update_0_write0);
  bright.bright_bright_update_0_write0_merged_banks_10.push(bright_bright_update_0_write0);
}

inline void bright_bright_update_0_write1_write(hw_uint<16>& bright_bright_update_0_write1, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write1_to_bright_laplace_diff_0_rd1.push(bright_bright_update_0_write1);
  bright.bright_bright_update_0_write1_merged_banks_10.push(bright_bright_update_0_write1);
}

inline void bright_bright_update_0_write10_write(hw_uint<16>& bright_bright_update_0_write10, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write10_to_bright_laplace_diff_0_rd10.push(bright_bright_update_0_write10);
  bright.bright_bright_update_0_write10_merged_banks_10.push(bright_bright_update_0_write10);
}

inline void bright_bright_update_0_write11_write(hw_uint<16>& bright_bright_update_0_write11, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write11_to_bright_laplace_diff_0_rd11.push(bright_bright_update_0_write11);
  bright.bright_bright_update_0_write11_merged_banks_10.push(bright_bright_update_0_write11);
}

inline void bright_bright_update_0_write12_write(hw_uint<16>& bright_bright_update_0_write12, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write12_to_bright_laplace_diff_0_rd12.push(bright_bright_update_0_write12);
  bright.bright_bright_update_0_write12_merged_banks_10.push(bright_bright_update_0_write12);
}

inline void bright_bright_update_0_write13_write(hw_uint<16>& bright_bright_update_0_write13, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write13_to_bright_laplace_diff_0_rd13.push(bright_bright_update_0_write13);
  bright.bright_bright_update_0_write13_merged_banks_10.push(bright_bright_update_0_write13);
}

inline void bright_bright_update_0_write14_write(hw_uint<16>& bright_bright_update_0_write14, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write14_to_bright_laplace_diff_0_rd14.push(bright_bright_update_0_write14);
  bright.bright_bright_update_0_write14_merged_banks_10.push(bright_bright_update_0_write14);
}

inline void bright_bright_update_0_write15_write(hw_uint<16>& bright_bright_update_0_write15, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write15_to_bright_laplace_diff_0_rd15.push(bright_bright_update_0_write15);
  bright.bright_bright_update_0_write15_merged_banks_10.push(bright_bright_update_0_write15);
}

inline void bright_bright_update_0_write16_write(hw_uint<16>& bright_bright_update_0_write16, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write16_to_bright_laplace_diff_0_rd16.push(bright_bright_update_0_write16);
  bright.bright_bright_update_0_write16_merged_banks_10.push(bright_bright_update_0_write16);
}

inline void bright_bright_update_0_write17_write(hw_uint<16>& bright_bright_update_0_write17, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write17_to_bright_laplace_diff_0_rd17.push(bright_bright_update_0_write17);
  bright.bright_bright_update_0_write17_merged_banks_10.push(bright_bright_update_0_write17);
}

inline void bright_bright_update_0_write18_write(hw_uint<16>& bright_bright_update_0_write18, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write18_to_bright_laplace_diff_0_rd18.push(bright_bright_update_0_write18);
  bright.bright_bright_update_0_write18_merged_banks_10.push(bright_bright_update_0_write18);
}

inline void bright_bright_update_0_write19_write(hw_uint<16>& bright_bright_update_0_write19, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write19_to_bright_laplace_diff_0_rd19.push(bright_bright_update_0_write19);
  bright.bright_bright_update_0_write19_merged_banks_10.push(bright_bright_update_0_write19);
}

inline void bright_bright_update_0_write2_write(hw_uint<16>& bright_bright_update_0_write2, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write2_to_bright_laplace_diff_0_rd2.push(bright_bright_update_0_write2);
  bright.bright_bright_update_0_write2_merged_banks_10.push(bright_bright_update_0_write2);
}

inline void bright_bright_update_0_write20_write(hw_uint<16>& bright_bright_update_0_write20, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write20_to_bright_laplace_diff_0_rd20.push(bright_bright_update_0_write20);
  bright.bright_bright_update_0_write20_merged_banks_10.push(bright_bright_update_0_write20);
}

inline void bright_bright_update_0_write21_write(hw_uint<16>& bright_bright_update_0_write21, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write21_to_bright_laplace_diff_0_rd21.push(bright_bright_update_0_write21);
  bright.bright_bright_update_0_write21_merged_banks_10.push(bright_bright_update_0_write21);
}

inline void bright_bright_update_0_write22_write(hw_uint<16>& bright_bright_update_0_write22, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write22_to_bright_laplace_diff_0_rd22.push(bright_bright_update_0_write22);
  bright.bright_bright_update_0_write22_merged_banks_10.push(bright_bright_update_0_write22);
}

inline void bright_bright_update_0_write23_write(hw_uint<16>& bright_bright_update_0_write23, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write23_to_bright_laplace_diff_0_rd23.push(bright_bright_update_0_write23);
  bright.bright_bright_update_0_write23_merged_banks_10.push(bright_bright_update_0_write23);
}

inline void bright_bright_update_0_write24_write(hw_uint<16>& bright_bright_update_0_write24, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write24_to_bright_laplace_diff_0_rd24.push(bright_bright_update_0_write24);
  bright.bright_bright_update_0_write24_merged_banks_10.push(bright_bright_update_0_write24);
}

inline void bright_bright_update_0_write25_write(hw_uint<16>& bright_bright_update_0_write25, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write25_to_bright_laplace_diff_0_rd25.push(bright_bright_update_0_write25);
  bright.bright_bright_update_0_write25_merged_banks_10.push(bright_bright_update_0_write25);
}

inline void bright_bright_update_0_write26_write(hw_uint<16>& bright_bright_update_0_write26, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write26_to_bright_laplace_diff_0_rd26.push(bright_bright_update_0_write26);
  bright.bright_bright_update_0_write26_merged_banks_10.push(bright_bright_update_0_write26);
}

inline void bright_bright_update_0_write27_write(hw_uint<16>& bright_bright_update_0_write27, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write27_to_bright_laplace_diff_0_rd27.push(bright_bright_update_0_write27);
  bright.bright_bright_update_0_write27_merged_banks_10.push(bright_bright_update_0_write27);
}

inline void bright_bright_update_0_write28_write(hw_uint<16>& bright_bright_update_0_write28, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write28_to_bright_laplace_diff_0_rd28.push(bright_bright_update_0_write28);
  bright.bright_bright_update_0_write28_merged_banks_10.push(bright_bright_update_0_write28);
}

inline void bright_bright_update_0_write29_write(hw_uint<16>& bright_bright_update_0_write29, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write29_to_bright_laplace_diff_0_rd29.push(bright_bright_update_0_write29);
  bright.bright_bright_update_0_write29_merged_banks_10.push(bright_bright_update_0_write29);
}

inline void bright_bright_update_0_write3_write(hw_uint<16>& bright_bright_update_0_write3, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write3_to_bright_laplace_diff_0_rd3.push(bright_bright_update_0_write3);
  bright.bright_bright_update_0_write3_merged_banks_10.push(bright_bright_update_0_write3);
}

inline void bright_bright_update_0_write30_write(hw_uint<16>& bright_bright_update_0_write30, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write30_to_bright_laplace_diff_0_rd30.push(bright_bright_update_0_write30);
  bright.bright_bright_update_0_write30_merged_banks_10.push(bright_bright_update_0_write30);
}

inline void bright_bright_update_0_write31_write(hw_uint<16>& bright_bright_update_0_write31, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write31_to_bright_laplace_diff_0_rd31.push(bright_bright_update_0_write31);
  bright.bright_bright_update_0_write31_merged_banks_10.push(bright_bright_update_0_write31);
}

inline void bright_bright_update_0_write4_write(hw_uint<16>& bright_bright_update_0_write4, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write4_to_bright_laplace_diff_0_rd4.push(bright_bright_update_0_write4);
  bright.bright_bright_update_0_write4_merged_banks_10.push(bright_bright_update_0_write4);
}

inline void bright_bright_update_0_write5_write(hw_uint<16>& bright_bright_update_0_write5, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write5_to_bright_laplace_diff_0_rd5.push(bright_bright_update_0_write5);
  bright.bright_bright_update_0_write5_merged_banks_10.push(bright_bright_update_0_write5);
}

inline void bright_bright_update_0_write6_write(hw_uint<16>& bright_bright_update_0_write6, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write6_to_bright_laplace_diff_0_rd6.push(bright_bright_update_0_write6);
  bright.bright_bright_update_0_write6_merged_banks_10.push(bright_bright_update_0_write6);
}

inline void bright_bright_update_0_write7_write(hw_uint<16>& bright_bright_update_0_write7, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write7_to_bright_laplace_diff_0_rd7.push(bright_bright_update_0_write7);
  bright.bright_bright_update_0_write7_merged_banks_10.push(bright_bright_update_0_write7);
}

inline void bright_bright_update_0_write8_write(hw_uint<16>& bright_bright_update_0_write8, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write8_to_bright_laplace_diff_0_rd8.push(bright_bright_update_0_write8);
  bright.bright_bright_update_0_write8_merged_banks_10.push(bright_bright_update_0_write8);
}

inline void bright_bright_update_0_write9_write(hw_uint<16>& bright_bright_update_0_write9, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write9_to_bright_laplace_diff_0_rd9.push(bright_bright_update_0_write9);
  bright.bright_bright_update_0_write9_merged_banks_10.push(bright_bright_update_0_write9);
}

inline hw_uint<16> bright_gauss_blur_1_rd0_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd0 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[-1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_126();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd1_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd1 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[-1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_64();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd10_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd10 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd100_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd100 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd101_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd101 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd102_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd102 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd103_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd103 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd104_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd104 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd105_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd105 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd106_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd106 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd107_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd107 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd108_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd108 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd109_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd109 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd11_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd11 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd110_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd110 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd111_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd111 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd112_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd112 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd113_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd113 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd114_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd114 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd115_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd115 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd116_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd116 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd117_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd117 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd118_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd118 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd119_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd119 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd12_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd12 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd120_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd120 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd121_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd121 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd122_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd122 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd123_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd123 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd124_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd124 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd125_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd125 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd126_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd126 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd127_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd127 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd128_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd128 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd129_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd129 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd13_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd13 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd130_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd130 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd131_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd131 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd132_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd132 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd133_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd133 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd134_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd134 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd135_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd135 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd136_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd136 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd137_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd137 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd138_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd138 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd139_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd139 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd14_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd14 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd140_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd140 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd141_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd141 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd142_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd142 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd143_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd143 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd144_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd144 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd145_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd145 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd146_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd146 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd147_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd147 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd148_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd148 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd149_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd149 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd15_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd15 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd150_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd150 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd151_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd151 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd152_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd152 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd153_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd153 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd154_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd154 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd155_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd155 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd156_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd156 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd157_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd157 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd158_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd158 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd159_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd159 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd16_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd16 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd160_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd160 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd161_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd161 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd162_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd162 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd163_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd163 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd164_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd164 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd165_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd165 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd166_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd166 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd167_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd167 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd168_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd168 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd169_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd169 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd17_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd17 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd170_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd170 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd171_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd171 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd172_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd172 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd173_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd173 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd174_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd174 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd175_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd175 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd176_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd176 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd177_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd177 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd178_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd178 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd179_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd179 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd18_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd18 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd180_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd180 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd181_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd181 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd182_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd182 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd183_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd183 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd184_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd184 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd185_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd185 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd186_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd186 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd187_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd187 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd188_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd188 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd189_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd189 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd19_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd19 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd190_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd190 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd191_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd191 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd192_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd192 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd193_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd193 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd194_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd194 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd195_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd195 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd196_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd196 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd197_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd197 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd198_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd198 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd199_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd199 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd2_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd2 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[-1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_2();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd20_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd20 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd200_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd200 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd201_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd201 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd202_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd202 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd203_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd203 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd204_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd204 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd205_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd205 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd206_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd206 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd207_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd207 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd208_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd208 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd209_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd209 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd21_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd21 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd210_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd210 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd211_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd211 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd212_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd212 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd213_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd213 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd214_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd214 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd215_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd215 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd216_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd216 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd217_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd217 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd218_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd218 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd219_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd219 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd22_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd22 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd220_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd220 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd221_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd221 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd222_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd222 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd223_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd223 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd224_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd224 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd225_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd225 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd226_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd226 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd227_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd227 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd228_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd228 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd229_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd229 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd23_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd23 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd230_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd230 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd231_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd231 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd232_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd232 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd233_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd233 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd234_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd234 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd235_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd235 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd236_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd236 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd237_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd237 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd238_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd238 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd239_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd239 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd24_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd24 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd240_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd240 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd241_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd241 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd242_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd242 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd243_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd243 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd244_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd244 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd245_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd245 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd246_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd246 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd247_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd247 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd248_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd248 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd249_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd249 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd25_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd25 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd250_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd250 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd251_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd251 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd252_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd252 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd253_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd253 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd254_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd254 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd255_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd255 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd256_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd256 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd257_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd257 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd258_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd258 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd259_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd259 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd26_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd26 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd260_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd260 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd261_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd261 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd262_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd262 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd263_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd263 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd264_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd264 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd265_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd265 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd266_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd266 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd267_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd267 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd268_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd268 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd269_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd269 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd27_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd27 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd270_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd270 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd271_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd271 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd272_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd272 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd273_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd273 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd274_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd274 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd275_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd275 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd276_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd276 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd277_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd277 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd278_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd278 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd279_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd279 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd28_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd28 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd280_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd280 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd281_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd281 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd282_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd282 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd283_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd283 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd284_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd284 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd285_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd285 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_124();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd286_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd286 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_62();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd287_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd287 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd29_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd29 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd3_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd3 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd30_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd30 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd31_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd31 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd32_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd32 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd33_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd33 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd34_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd34 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd35_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd35 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd36_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd36 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd37_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd37 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd38_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd38 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd39_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd39 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd4_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd4 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd40_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd40 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd41_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd41 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd42_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd42 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd43_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd43 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd44_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd44 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd45_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd45 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd46_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd46 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd47_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd47 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd48_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd48 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd49_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd49 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd5_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd5 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd50_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd50 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd51_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd51 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd52_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd52 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd53_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd53 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd54_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd54 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd55_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd55 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd56_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd56 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd57_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd57 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd58_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd58 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd59_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd59 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd6_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd6 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd60_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd60 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd61_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd61 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd62_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd62 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd63_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd63 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd64_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd64 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd65_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd65 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd66_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd66 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd67_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd67 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd68_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd68 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd69_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd69 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd7_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd7 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd70_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd70 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd71_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd71 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd72_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd72 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd73_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd73 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd74_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd74 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd75_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd75 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd76_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd76 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd77_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd77 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd78_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd78 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd79_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd79 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd8_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd8 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd80_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd80 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd81_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd81 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd82_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd82 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd83_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd83 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd84_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd84 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd85_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd85 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd86_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd86 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd87_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd87 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd88_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd88 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd89_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd89 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd9_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd9 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd90_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd90 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd91_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd91 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd92_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd92 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd93_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd93 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd94_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd94 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd95_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd95 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd96_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd96 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd97_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd97 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_63();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd98_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd98 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_1();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_gauss_blur_1_rd99_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_blur_1_rd99 read pattern: { bright_gauss_blur_1_update_0[d0, d1] -> bright[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_125();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd0_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd0 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_to_bright_laplace_diff_0_rd0.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd1_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd1 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_to_bright_laplace_diff_0_rd1.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd10_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd10 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_to_bright_laplace_diff_0_rd10.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd11_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd11 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_to_bright_laplace_diff_0_rd11.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd12_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd12 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_to_bright_laplace_diff_0_rd12.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd13_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd13 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_to_bright_laplace_diff_0_rd13.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd14_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd14 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_to_bright_laplace_diff_0_rd14.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd15_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd15 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_to_bright_laplace_diff_0_rd15.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd16_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd16 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_to_bright_laplace_diff_0_rd16.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd17_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd17 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_to_bright_laplace_diff_0_rd17.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd18_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd18 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_to_bright_laplace_diff_0_rd18.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd19_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd19 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_to_bright_laplace_diff_0_rd19.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd2_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd2 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_to_bright_laplace_diff_0_rd2.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd20_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd20 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_to_bright_laplace_diff_0_rd20.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd21_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd21 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_to_bright_laplace_diff_0_rd21.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd22_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd22 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_to_bright_laplace_diff_0_rd22.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd23_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd23 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_to_bright_laplace_diff_0_rd23.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd24_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd24 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_to_bright_laplace_diff_0_rd24.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd25_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd25 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_to_bright_laplace_diff_0_rd25.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd26_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd26 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_to_bright_laplace_diff_0_rd26.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd27_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd27 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_to_bright_laplace_diff_0_rd27.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd28_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd28 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_to_bright_laplace_diff_0_rd28.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd29_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd29 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_to_bright_laplace_diff_0_rd29.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd3_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd3 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_to_bright_laplace_diff_0_rd3.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd30_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd30 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_to_bright_laplace_diff_0_rd30.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd31_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd31 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_to_bright_laplace_diff_0_rd31.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd4_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd4 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_to_bright_laplace_diff_0_rd4.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd5_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd5 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_to_bright_laplace_diff_0_rd5.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd6_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd6 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_to_bright_laplace_diff_0_rd6.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd7_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd7 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_to_bright_laplace_diff_0_rd7.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd8_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd8 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_to_bright_laplace_diff_0_rd8.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd9_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd9 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_to_bright_laplace_diff_0_rd9.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_rd0_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd0 read pattern: { bright_weights_update_0[d0, d1] -> bright[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_rd1_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd1 read pattern: { bright_weights_update_0[d0, d1] -> bright[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_rd10_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd10 read pattern: { bright_weights_update_0[d0, d1] -> bright[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_rd11_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd11 read pattern: { bright_weights_update_0[d0, d1] -> bright[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_rd12_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd12 read pattern: { bright_weights_update_0[d0, d1] -> bright[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_rd13_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd13 read pattern: { bright_weights_update_0[d0, d1] -> bright[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_rd14_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd14 read pattern: { bright_weights_update_0[d0, d1] -> bright[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_rd15_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd15 read pattern: { bright_weights_update_0[d0, d1] -> bright[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_rd16_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd16 read pattern: { bright_weights_update_0[d0, d1] -> bright[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_rd17_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd17 read pattern: { bright_weights_update_0[d0, d1] -> bright[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_rd18_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd18 read pattern: { bright_weights_update_0[d0, d1] -> bright[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_rd19_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd19 read pattern: { bright_weights_update_0[d0, d1] -> bright[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_rd2_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd2 read pattern: { bright_weights_update_0[d0, d1] -> bright[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_rd20_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd20 read pattern: { bright_weights_update_0[d0, d1] -> bright[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_rd21_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd21 read pattern: { bright_weights_update_0[d0, d1] -> bright[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_rd22_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd22 read pattern: { bright_weights_update_0[d0, d1] -> bright[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_rd23_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd23 read pattern: { bright_weights_update_0[d0, d1] -> bright[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_rd24_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd24 read pattern: { bright_weights_update_0[d0, d1] -> bright[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_rd25_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd25 read pattern: { bright_weights_update_0[d0, d1] -> bright[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_rd26_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd26 read pattern: { bright_weights_update_0[d0, d1] -> bright[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_rd27_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd27 read pattern: { bright_weights_update_0[d0, d1] -> bright[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_rd28_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd28 read pattern: { bright_weights_update_0[d0, d1] -> bright[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_rd29_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd29 read pattern: { bright_weights_update_0[d0, d1] -> bright[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_rd3_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd3 read pattern: { bright_weights_update_0[d0, d1] -> bright[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_rd30_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd30 read pattern: { bright_weights_update_0[d0, d1] -> bright[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_rd31_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd31 read pattern: { bright_weights_update_0[d0, d1] -> bright[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_rd4_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd4 read pattern: { bright_weights_update_0[d0, d1] -> bright[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_rd5_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd5 read pattern: { bright_weights_update_0[d0, d1] -> bright[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_rd6_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd6 read pattern: { bright_weights_update_0[d0, d1] -> bright[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_rd7_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd7 read pattern: { bright_weights_update_0[d0, d1] -> bright[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_rd8_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd8 read pattern: { bright_weights_update_0[d0, d1] -> bright[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_rd9_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd9 read pattern: { bright_weights_update_0[d0, d1] -> bright[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_10.peek_0();
  return value_bright_bright_update_0_write9;
  return 0;
}

// # of bundles = 4
// bright_gauss_blur_1_update_0_read
//	bright_gauss_blur_1_rd0
//	bright_gauss_blur_1_rd1
//	bright_gauss_blur_1_rd2
//	bright_gauss_blur_1_rd3
//	bright_gauss_blur_1_rd4
//	bright_gauss_blur_1_rd5
//	bright_gauss_blur_1_rd6
//	bright_gauss_blur_1_rd7
//	bright_gauss_blur_1_rd8
//	bright_gauss_blur_1_rd9
//	bright_gauss_blur_1_rd10
//	bright_gauss_blur_1_rd11
//	bright_gauss_blur_1_rd12
//	bright_gauss_blur_1_rd13
//	bright_gauss_blur_1_rd14
//	bright_gauss_blur_1_rd15
//	bright_gauss_blur_1_rd16
//	bright_gauss_blur_1_rd17
//	bright_gauss_blur_1_rd18
//	bright_gauss_blur_1_rd19
//	bright_gauss_blur_1_rd20
//	bright_gauss_blur_1_rd21
//	bright_gauss_blur_1_rd22
//	bright_gauss_blur_1_rd23
//	bright_gauss_blur_1_rd24
//	bright_gauss_blur_1_rd25
//	bright_gauss_blur_1_rd26
//	bright_gauss_blur_1_rd27
//	bright_gauss_blur_1_rd28
//	bright_gauss_blur_1_rd29
//	bright_gauss_blur_1_rd30
//	bright_gauss_blur_1_rd31
//	bright_gauss_blur_1_rd32
//	bright_gauss_blur_1_rd33
//	bright_gauss_blur_1_rd34
//	bright_gauss_blur_1_rd35
//	bright_gauss_blur_1_rd36
//	bright_gauss_blur_1_rd37
//	bright_gauss_blur_1_rd38
//	bright_gauss_blur_1_rd39
//	bright_gauss_blur_1_rd40
//	bright_gauss_blur_1_rd41
//	bright_gauss_blur_1_rd42
//	bright_gauss_blur_1_rd43
//	bright_gauss_blur_1_rd44
//	bright_gauss_blur_1_rd45
//	bright_gauss_blur_1_rd46
//	bright_gauss_blur_1_rd47
//	bright_gauss_blur_1_rd48
//	bright_gauss_blur_1_rd49
//	bright_gauss_blur_1_rd50
//	bright_gauss_blur_1_rd51
//	bright_gauss_blur_1_rd52
//	bright_gauss_blur_1_rd53
//	bright_gauss_blur_1_rd54
//	bright_gauss_blur_1_rd55
//	bright_gauss_blur_1_rd56
//	bright_gauss_blur_1_rd57
//	bright_gauss_blur_1_rd58
//	bright_gauss_blur_1_rd59
//	bright_gauss_blur_1_rd60
//	bright_gauss_blur_1_rd61
//	bright_gauss_blur_1_rd62
//	bright_gauss_blur_1_rd63
//	bright_gauss_blur_1_rd64
//	bright_gauss_blur_1_rd65
//	bright_gauss_blur_1_rd66
//	bright_gauss_blur_1_rd67
//	bright_gauss_blur_1_rd68
//	bright_gauss_blur_1_rd69
//	bright_gauss_blur_1_rd70
//	bright_gauss_blur_1_rd71
//	bright_gauss_blur_1_rd72
//	bright_gauss_blur_1_rd73
//	bright_gauss_blur_1_rd74
//	bright_gauss_blur_1_rd75
//	bright_gauss_blur_1_rd76
//	bright_gauss_blur_1_rd77
//	bright_gauss_blur_1_rd78
//	bright_gauss_blur_1_rd79
//	bright_gauss_blur_1_rd80
//	bright_gauss_blur_1_rd81
//	bright_gauss_blur_1_rd82
//	bright_gauss_blur_1_rd83
//	bright_gauss_blur_1_rd84
//	bright_gauss_blur_1_rd85
//	bright_gauss_blur_1_rd86
//	bright_gauss_blur_1_rd87
//	bright_gauss_blur_1_rd88
//	bright_gauss_blur_1_rd89
//	bright_gauss_blur_1_rd90
//	bright_gauss_blur_1_rd91
//	bright_gauss_blur_1_rd92
//	bright_gauss_blur_1_rd93
//	bright_gauss_blur_1_rd94
//	bright_gauss_blur_1_rd95
//	bright_gauss_blur_1_rd96
//	bright_gauss_blur_1_rd97
//	bright_gauss_blur_1_rd98
//	bright_gauss_blur_1_rd99
//	bright_gauss_blur_1_rd100
//	bright_gauss_blur_1_rd101
//	bright_gauss_blur_1_rd102
//	bright_gauss_blur_1_rd103
//	bright_gauss_blur_1_rd104
//	bright_gauss_blur_1_rd105
//	bright_gauss_blur_1_rd106
//	bright_gauss_blur_1_rd107
//	bright_gauss_blur_1_rd108
//	bright_gauss_blur_1_rd109
//	bright_gauss_blur_1_rd110
//	bright_gauss_blur_1_rd111
//	bright_gauss_blur_1_rd112
//	bright_gauss_blur_1_rd113
//	bright_gauss_blur_1_rd114
//	bright_gauss_blur_1_rd115
//	bright_gauss_blur_1_rd116
//	bright_gauss_blur_1_rd117
//	bright_gauss_blur_1_rd118
//	bright_gauss_blur_1_rd119
//	bright_gauss_blur_1_rd120
//	bright_gauss_blur_1_rd121
//	bright_gauss_blur_1_rd122
//	bright_gauss_blur_1_rd123
//	bright_gauss_blur_1_rd124
//	bright_gauss_blur_1_rd125
//	bright_gauss_blur_1_rd126
//	bright_gauss_blur_1_rd127
//	bright_gauss_blur_1_rd128
//	bright_gauss_blur_1_rd129
//	bright_gauss_blur_1_rd130
//	bright_gauss_blur_1_rd131
//	bright_gauss_blur_1_rd132
//	bright_gauss_blur_1_rd133
//	bright_gauss_blur_1_rd134
//	bright_gauss_blur_1_rd135
//	bright_gauss_blur_1_rd136
//	bright_gauss_blur_1_rd137
//	bright_gauss_blur_1_rd138
//	bright_gauss_blur_1_rd139
//	bright_gauss_blur_1_rd140
//	bright_gauss_blur_1_rd141
//	bright_gauss_blur_1_rd142
//	bright_gauss_blur_1_rd143
//	bright_gauss_blur_1_rd144
//	bright_gauss_blur_1_rd145
//	bright_gauss_blur_1_rd146
//	bright_gauss_blur_1_rd147
//	bright_gauss_blur_1_rd148
//	bright_gauss_blur_1_rd149
//	bright_gauss_blur_1_rd150
//	bright_gauss_blur_1_rd151
//	bright_gauss_blur_1_rd152
//	bright_gauss_blur_1_rd153
//	bright_gauss_blur_1_rd154
//	bright_gauss_blur_1_rd155
//	bright_gauss_blur_1_rd156
//	bright_gauss_blur_1_rd157
//	bright_gauss_blur_1_rd158
//	bright_gauss_blur_1_rd159
//	bright_gauss_blur_1_rd160
//	bright_gauss_blur_1_rd161
//	bright_gauss_blur_1_rd162
//	bright_gauss_blur_1_rd163
//	bright_gauss_blur_1_rd164
//	bright_gauss_blur_1_rd165
//	bright_gauss_blur_1_rd166
//	bright_gauss_blur_1_rd167
//	bright_gauss_blur_1_rd168
//	bright_gauss_blur_1_rd169
//	bright_gauss_blur_1_rd170
//	bright_gauss_blur_1_rd171
//	bright_gauss_blur_1_rd172
//	bright_gauss_blur_1_rd173
//	bright_gauss_blur_1_rd174
//	bright_gauss_blur_1_rd175
//	bright_gauss_blur_1_rd176
//	bright_gauss_blur_1_rd177
//	bright_gauss_blur_1_rd178
//	bright_gauss_blur_1_rd179
//	bright_gauss_blur_1_rd180
//	bright_gauss_blur_1_rd181
//	bright_gauss_blur_1_rd182
//	bright_gauss_blur_1_rd183
//	bright_gauss_blur_1_rd184
//	bright_gauss_blur_1_rd185
//	bright_gauss_blur_1_rd186
//	bright_gauss_blur_1_rd187
//	bright_gauss_blur_1_rd188
//	bright_gauss_blur_1_rd189
//	bright_gauss_blur_1_rd190
//	bright_gauss_blur_1_rd191
//	bright_gauss_blur_1_rd192
//	bright_gauss_blur_1_rd193
//	bright_gauss_blur_1_rd194
//	bright_gauss_blur_1_rd195
//	bright_gauss_blur_1_rd196
//	bright_gauss_blur_1_rd197
//	bright_gauss_blur_1_rd198
//	bright_gauss_blur_1_rd199
//	bright_gauss_blur_1_rd200
//	bright_gauss_blur_1_rd201
//	bright_gauss_blur_1_rd202
//	bright_gauss_blur_1_rd203
//	bright_gauss_blur_1_rd204
//	bright_gauss_blur_1_rd205
//	bright_gauss_blur_1_rd206
//	bright_gauss_blur_1_rd207
//	bright_gauss_blur_1_rd208
//	bright_gauss_blur_1_rd209
//	bright_gauss_blur_1_rd210
//	bright_gauss_blur_1_rd211
//	bright_gauss_blur_1_rd212
//	bright_gauss_blur_1_rd213
//	bright_gauss_blur_1_rd214
//	bright_gauss_blur_1_rd215
//	bright_gauss_blur_1_rd216
//	bright_gauss_blur_1_rd217
//	bright_gauss_blur_1_rd218
//	bright_gauss_blur_1_rd219
//	bright_gauss_blur_1_rd220
//	bright_gauss_blur_1_rd221
//	bright_gauss_blur_1_rd222
//	bright_gauss_blur_1_rd223
//	bright_gauss_blur_1_rd224
//	bright_gauss_blur_1_rd225
//	bright_gauss_blur_1_rd226
//	bright_gauss_blur_1_rd227
//	bright_gauss_blur_1_rd228
//	bright_gauss_blur_1_rd229
//	bright_gauss_blur_1_rd230
//	bright_gauss_blur_1_rd231
//	bright_gauss_blur_1_rd232
//	bright_gauss_blur_1_rd233
//	bright_gauss_blur_1_rd234
//	bright_gauss_blur_1_rd235
//	bright_gauss_blur_1_rd236
//	bright_gauss_blur_1_rd237
//	bright_gauss_blur_1_rd238
//	bright_gauss_blur_1_rd239
//	bright_gauss_blur_1_rd240
//	bright_gauss_blur_1_rd241
//	bright_gauss_blur_1_rd242
//	bright_gauss_blur_1_rd243
//	bright_gauss_blur_1_rd244
//	bright_gauss_blur_1_rd245
//	bright_gauss_blur_1_rd246
//	bright_gauss_blur_1_rd247
//	bright_gauss_blur_1_rd248
//	bright_gauss_blur_1_rd249
//	bright_gauss_blur_1_rd250
//	bright_gauss_blur_1_rd251
//	bright_gauss_blur_1_rd252
//	bright_gauss_blur_1_rd253
//	bright_gauss_blur_1_rd254
//	bright_gauss_blur_1_rd255
//	bright_gauss_blur_1_rd256
//	bright_gauss_blur_1_rd257
//	bright_gauss_blur_1_rd258
//	bright_gauss_blur_1_rd259
//	bright_gauss_blur_1_rd260
//	bright_gauss_blur_1_rd261
//	bright_gauss_blur_1_rd262
//	bright_gauss_blur_1_rd263
//	bright_gauss_blur_1_rd264
//	bright_gauss_blur_1_rd265
//	bright_gauss_blur_1_rd266
//	bright_gauss_blur_1_rd267
//	bright_gauss_blur_1_rd268
//	bright_gauss_blur_1_rd269
//	bright_gauss_blur_1_rd270
//	bright_gauss_blur_1_rd271
//	bright_gauss_blur_1_rd272
//	bright_gauss_blur_1_rd273
//	bright_gauss_blur_1_rd274
//	bright_gauss_blur_1_rd275
//	bright_gauss_blur_1_rd276
//	bright_gauss_blur_1_rd277
//	bright_gauss_blur_1_rd278
//	bright_gauss_blur_1_rd279
//	bright_gauss_blur_1_rd280
//	bright_gauss_blur_1_rd281
//	bright_gauss_blur_1_rd282
//	bright_gauss_blur_1_rd283
//	bright_gauss_blur_1_rd284
//	bright_gauss_blur_1_rd285
//	bright_gauss_blur_1_rd286
//	bright_gauss_blur_1_rd287
inline hw_uint<4608> bright_bright_gauss_blur_1_update_0_read_bundle_read(bright_cache& bright, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 288
    // bright_gauss_blur_1_rd0
    // bright_gauss_blur_1_rd1
    // bright_gauss_blur_1_rd2
    // bright_gauss_blur_1_rd3
    // bright_gauss_blur_1_rd4
    // bright_gauss_blur_1_rd5
    // bright_gauss_blur_1_rd6
    // bright_gauss_blur_1_rd7
    // bright_gauss_blur_1_rd8
    // bright_gauss_blur_1_rd9
    // bright_gauss_blur_1_rd10
    // bright_gauss_blur_1_rd11
    // bright_gauss_blur_1_rd12
    // bright_gauss_blur_1_rd13
    // bright_gauss_blur_1_rd14
    // bright_gauss_blur_1_rd15
    // bright_gauss_blur_1_rd16
    // bright_gauss_blur_1_rd17
    // bright_gauss_blur_1_rd18
    // bright_gauss_blur_1_rd19
    // bright_gauss_blur_1_rd20
    // bright_gauss_blur_1_rd21
    // bright_gauss_blur_1_rd22
    // bright_gauss_blur_1_rd23
    // bright_gauss_blur_1_rd24
    // bright_gauss_blur_1_rd25
    // bright_gauss_blur_1_rd26
    // bright_gauss_blur_1_rd27
    // bright_gauss_blur_1_rd28
    // bright_gauss_blur_1_rd29
    // bright_gauss_blur_1_rd30
    // bright_gauss_blur_1_rd31
    // bright_gauss_blur_1_rd32
    // bright_gauss_blur_1_rd33
    // bright_gauss_blur_1_rd34
    // bright_gauss_blur_1_rd35
    // bright_gauss_blur_1_rd36
    // bright_gauss_blur_1_rd37
    // bright_gauss_blur_1_rd38
    // bright_gauss_blur_1_rd39
    // bright_gauss_blur_1_rd40
    // bright_gauss_blur_1_rd41
    // bright_gauss_blur_1_rd42
    // bright_gauss_blur_1_rd43
    // bright_gauss_blur_1_rd44
    // bright_gauss_blur_1_rd45
    // bright_gauss_blur_1_rd46
    // bright_gauss_blur_1_rd47
    // bright_gauss_blur_1_rd48
    // bright_gauss_blur_1_rd49
    // bright_gauss_blur_1_rd50
    // bright_gauss_blur_1_rd51
    // bright_gauss_blur_1_rd52
    // bright_gauss_blur_1_rd53
    // bright_gauss_blur_1_rd54
    // bright_gauss_blur_1_rd55
    // bright_gauss_blur_1_rd56
    // bright_gauss_blur_1_rd57
    // bright_gauss_blur_1_rd58
    // bright_gauss_blur_1_rd59
    // bright_gauss_blur_1_rd60
    // bright_gauss_blur_1_rd61
    // bright_gauss_blur_1_rd62
    // bright_gauss_blur_1_rd63
    // bright_gauss_blur_1_rd64
    // bright_gauss_blur_1_rd65
    // bright_gauss_blur_1_rd66
    // bright_gauss_blur_1_rd67
    // bright_gauss_blur_1_rd68
    // bright_gauss_blur_1_rd69
    // bright_gauss_blur_1_rd70
    // bright_gauss_blur_1_rd71
    // bright_gauss_blur_1_rd72
    // bright_gauss_blur_1_rd73
    // bright_gauss_blur_1_rd74
    // bright_gauss_blur_1_rd75
    // bright_gauss_blur_1_rd76
    // bright_gauss_blur_1_rd77
    // bright_gauss_blur_1_rd78
    // bright_gauss_blur_1_rd79
    // bright_gauss_blur_1_rd80
    // bright_gauss_blur_1_rd81
    // bright_gauss_blur_1_rd82
    // bright_gauss_blur_1_rd83
    // bright_gauss_blur_1_rd84
    // bright_gauss_blur_1_rd85
    // bright_gauss_blur_1_rd86
    // bright_gauss_blur_1_rd87
    // bright_gauss_blur_1_rd88
    // bright_gauss_blur_1_rd89
    // bright_gauss_blur_1_rd90
    // bright_gauss_blur_1_rd91
    // bright_gauss_blur_1_rd92
    // bright_gauss_blur_1_rd93
    // bright_gauss_blur_1_rd94
    // bright_gauss_blur_1_rd95
    // bright_gauss_blur_1_rd96
    // bright_gauss_blur_1_rd97
    // bright_gauss_blur_1_rd98
    // bright_gauss_blur_1_rd99
    // bright_gauss_blur_1_rd100
    // bright_gauss_blur_1_rd101
    // bright_gauss_blur_1_rd102
    // bright_gauss_blur_1_rd103
    // bright_gauss_blur_1_rd104
    // bright_gauss_blur_1_rd105
    // bright_gauss_blur_1_rd106
    // bright_gauss_blur_1_rd107
    // bright_gauss_blur_1_rd108
    // bright_gauss_blur_1_rd109
    // bright_gauss_blur_1_rd110
    // bright_gauss_blur_1_rd111
    // bright_gauss_blur_1_rd112
    // bright_gauss_blur_1_rd113
    // bright_gauss_blur_1_rd114
    // bright_gauss_blur_1_rd115
    // bright_gauss_blur_1_rd116
    // bright_gauss_blur_1_rd117
    // bright_gauss_blur_1_rd118
    // bright_gauss_blur_1_rd119
    // bright_gauss_blur_1_rd120
    // bright_gauss_blur_1_rd121
    // bright_gauss_blur_1_rd122
    // bright_gauss_blur_1_rd123
    // bright_gauss_blur_1_rd124
    // bright_gauss_blur_1_rd125
    // bright_gauss_blur_1_rd126
    // bright_gauss_blur_1_rd127
    // bright_gauss_blur_1_rd128
    // bright_gauss_blur_1_rd129
    // bright_gauss_blur_1_rd130
    // bright_gauss_blur_1_rd131
    // bright_gauss_blur_1_rd132
    // bright_gauss_blur_1_rd133
    // bright_gauss_blur_1_rd134
    // bright_gauss_blur_1_rd135
    // bright_gauss_blur_1_rd136
    // bright_gauss_blur_1_rd137
    // bright_gauss_blur_1_rd138
    // bright_gauss_blur_1_rd139
    // bright_gauss_blur_1_rd140
    // bright_gauss_blur_1_rd141
    // bright_gauss_blur_1_rd142
    // bright_gauss_blur_1_rd143
    // bright_gauss_blur_1_rd144
    // bright_gauss_blur_1_rd145
    // bright_gauss_blur_1_rd146
    // bright_gauss_blur_1_rd147
    // bright_gauss_blur_1_rd148
    // bright_gauss_blur_1_rd149
    // bright_gauss_blur_1_rd150
    // bright_gauss_blur_1_rd151
    // bright_gauss_blur_1_rd152
    // bright_gauss_blur_1_rd153
    // bright_gauss_blur_1_rd154
    // bright_gauss_blur_1_rd155
    // bright_gauss_blur_1_rd156
    // bright_gauss_blur_1_rd157
    // bright_gauss_blur_1_rd158
    // bright_gauss_blur_1_rd159
    // bright_gauss_blur_1_rd160
    // bright_gauss_blur_1_rd161
    // bright_gauss_blur_1_rd162
    // bright_gauss_blur_1_rd163
    // bright_gauss_blur_1_rd164
    // bright_gauss_blur_1_rd165
    // bright_gauss_blur_1_rd166
    // bright_gauss_blur_1_rd167
    // bright_gauss_blur_1_rd168
    // bright_gauss_blur_1_rd169
    // bright_gauss_blur_1_rd170
    // bright_gauss_blur_1_rd171
    // bright_gauss_blur_1_rd172
    // bright_gauss_blur_1_rd173
    // bright_gauss_blur_1_rd174
    // bright_gauss_blur_1_rd175
    // bright_gauss_blur_1_rd176
    // bright_gauss_blur_1_rd177
    // bright_gauss_blur_1_rd178
    // bright_gauss_blur_1_rd179
    // bright_gauss_blur_1_rd180
    // bright_gauss_blur_1_rd181
    // bright_gauss_blur_1_rd182
    // bright_gauss_blur_1_rd183
    // bright_gauss_blur_1_rd184
    // bright_gauss_blur_1_rd185
    // bright_gauss_blur_1_rd186
    // bright_gauss_blur_1_rd187
    // bright_gauss_blur_1_rd188
    // bright_gauss_blur_1_rd189
    // bright_gauss_blur_1_rd190
    // bright_gauss_blur_1_rd191
    // bright_gauss_blur_1_rd192
    // bright_gauss_blur_1_rd193
    // bright_gauss_blur_1_rd194
    // bright_gauss_blur_1_rd195
    // bright_gauss_blur_1_rd196
    // bright_gauss_blur_1_rd197
    // bright_gauss_blur_1_rd198
    // bright_gauss_blur_1_rd199
    // bright_gauss_blur_1_rd200
    // bright_gauss_blur_1_rd201
    // bright_gauss_blur_1_rd202
    // bright_gauss_blur_1_rd203
    // bright_gauss_blur_1_rd204
    // bright_gauss_blur_1_rd205
    // bright_gauss_blur_1_rd206
    // bright_gauss_blur_1_rd207
    // bright_gauss_blur_1_rd208
    // bright_gauss_blur_1_rd209
    // bright_gauss_blur_1_rd210
    // bright_gauss_blur_1_rd211
    // bright_gauss_blur_1_rd212
    // bright_gauss_blur_1_rd213
    // bright_gauss_blur_1_rd214
    // bright_gauss_blur_1_rd215
    // bright_gauss_blur_1_rd216
    // bright_gauss_blur_1_rd217
    // bright_gauss_blur_1_rd218
    // bright_gauss_blur_1_rd219
    // bright_gauss_blur_1_rd220
    // bright_gauss_blur_1_rd221
    // bright_gauss_blur_1_rd222
    // bright_gauss_blur_1_rd223
    // bright_gauss_blur_1_rd224
    // bright_gauss_blur_1_rd225
    // bright_gauss_blur_1_rd226
    // bright_gauss_blur_1_rd227
    // bright_gauss_blur_1_rd228
    // bright_gauss_blur_1_rd229
    // bright_gauss_blur_1_rd230
    // bright_gauss_blur_1_rd231
    // bright_gauss_blur_1_rd232
    // bright_gauss_blur_1_rd233
    // bright_gauss_blur_1_rd234
    // bright_gauss_blur_1_rd235
    // bright_gauss_blur_1_rd236
    // bright_gauss_blur_1_rd237
    // bright_gauss_blur_1_rd238
    // bright_gauss_blur_1_rd239
    // bright_gauss_blur_1_rd240
    // bright_gauss_blur_1_rd241
    // bright_gauss_blur_1_rd242
    // bright_gauss_blur_1_rd243
    // bright_gauss_blur_1_rd244
    // bright_gauss_blur_1_rd245
    // bright_gauss_blur_1_rd246
    // bright_gauss_blur_1_rd247
    // bright_gauss_blur_1_rd248
    // bright_gauss_blur_1_rd249
    // bright_gauss_blur_1_rd250
    // bright_gauss_blur_1_rd251
    // bright_gauss_blur_1_rd252
    // bright_gauss_blur_1_rd253
    // bright_gauss_blur_1_rd254
    // bright_gauss_blur_1_rd255
    // bright_gauss_blur_1_rd256
    // bright_gauss_blur_1_rd257
    // bright_gauss_blur_1_rd258
    // bright_gauss_blur_1_rd259
    // bright_gauss_blur_1_rd260
    // bright_gauss_blur_1_rd261
    // bright_gauss_blur_1_rd262
    // bright_gauss_blur_1_rd263
    // bright_gauss_blur_1_rd264
    // bright_gauss_blur_1_rd265
    // bright_gauss_blur_1_rd266
    // bright_gauss_blur_1_rd267
    // bright_gauss_blur_1_rd268
    // bright_gauss_blur_1_rd269
    // bright_gauss_blur_1_rd270
    // bright_gauss_blur_1_rd271
    // bright_gauss_blur_1_rd272
    // bright_gauss_blur_1_rd273
    // bright_gauss_blur_1_rd274
    // bright_gauss_blur_1_rd275
    // bright_gauss_blur_1_rd276
    // bright_gauss_blur_1_rd277
    // bright_gauss_blur_1_rd278
    // bright_gauss_blur_1_rd279
    // bright_gauss_blur_1_rd280
    // bright_gauss_blur_1_rd281
    // bright_gauss_blur_1_rd282
    // bright_gauss_blur_1_rd283
    // bright_gauss_blur_1_rd284
    // bright_gauss_blur_1_rd285
    // bright_gauss_blur_1_rd286
    // bright_gauss_blur_1_rd287

	hw_uint<4608> result;
	hw_uint<16> bright_gauss_blur_1_rd0_res = bright_gauss_blur_1_rd0_select(bright, d0, d1, dynamic_address);
	set_at<0, 4608>(result, bright_gauss_blur_1_rd0_res);
	hw_uint<16> bright_gauss_blur_1_rd1_res = bright_gauss_blur_1_rd1_select(bright, d0, d1, dynamic_address);
	set_at<16, 4608>(result, bright_gauss_blur_1_rd1_res);
	hw_uint<16> bright_gauss_blur_1_rd2_res = bright_gauss_blur_1_rd2_select(bright, d0, d1, dynamic_address);
	set_at<32, 4608>(result, bright_gauss_blur_1_rd2_res);
	hw_uint<16> bright_gauss_blur_1_rd3_res = bright_gauss_blur_1_rd3_select(bright, d0, d1, dynamic_address);
	set_at<48, 4608>(result, bright_gauss_blur_1_rd3_res);
	hw_uint<16> bright_gauss_blur_1_rd4_res = bright_gauss_blur_1_rd4_select(bright, d0, d1, dynamic_address);
	set_at<64, 4608>(result, bright_gauss_blur_1_rd4_res);
	hw_uint<16> bright_gauss_blur_1_rd5_res = bright_gauss_blur_1_rd5_select(bright, d0, d1, dynamic_address);
	set_at<80, 4608>(result, bright_gauss_blur_1_rd5_res);
	hw_uint<16> bright_gauss_blur_1_rd6_res = bright_gauss_blur_1_rd6_select(bright, d0, d1, dynamic_address);
	set_at<96, 4608>(result, bright_gauss_blur_1_rd6_res);
	hw_uint<16> bright_gauss_blur_1_rd7_res = bright_gauss_blur_1_rd7_select(bright, d0, d1, dynamic_address);
	set_at<112, 4608>(result, bright_gauss_blur_1_rd7_res);
	hw_uint<16> bright_gauss_blur_1_rd8_res = bright_gauss_blur_1_rd8_select(bright, d0, d1, dynamic_address);
	set_at<128, 4608>(result, bright_gauss_blur_1_rd8_res);
	hw_uint<16> bright_gauss_blur_1_rd9_res = bright_gauss_blur_1_rd9_select(bright, d0, d1, dynamic_address);
	set_at<144, 4608>(result, bright_gauss_blur_1_rd9_res);
	hw_uint<16> bright_gauss_blur_1_rd10_res = bright_gauss_blur_1_rd10_select(bright, d0, d1, dynamic_address);
	set_at<160, 4608>(result, bright_gauss_blur_1_rd10_res);
	hw_uint<16> bright_gauss_blur_1_rd11_res = bright_gauss_blur_1_rd11_select(bright, d0, d1, dynamic_address);
	set_at<176, 4608>(result, bright_gauss_blur_1_rd11_res);
	hw_uint<16> bright_gauss_blur_1_rd12_res = bright_gauss_blur_1_rd12_select(bright, d0, d1, dynamic_address);
	set_at<192, 4608>(result, bright_gauss_blur_1_rd12_res);
	hw_uint<16> bright_gauss_blur_1_rd13_res = bright_gauss_blur_1_rd13_select(bright, d0, d1, dynamic_address);
	set_at<208, 4608>(result, bright_gauss_blur_1_rd13_res);
	hw_uint<16> bright_gauss_blur_1_rd14_res = bright_gauss_blur_1_rd14_select(bright, d0, d1, dynamic_address);
	set_at<224, 4608>(result, bright_gauss_blur_1_rd14_res);
	hw_uint<16> bright_gauss_blur_1_rd15_res = bright_gauss_blur_1_rd15_select(bright, d0, d1, dynamic_address);
	set_at<240, 4608>(result, bright_gauss_blur_1_rd15_res);
	hw_uint<16> bright_gauss_blur_1_rd16_res = bright_gauss_blur_1_rd16_select(bright, d0, d1, dynamic_address);
	set_at<256, 4608>(result, bright_gauss_blur_1_rd16_res);
	hw_uint<16> bright_gauss_blur_1_rd17_res = bright_gauss_blur_1_rd17_select(bright, d0, d1, dynamic_address);
	set_at<272, 4608>(result, bright_gauss_blur_1_rd17_res);
	hw_uint<16> bright_gauss_blur_1_rd18_res = bright_gauss_blur_1_rd18_select(bright, d0, d1, dynamic_address);
	set_at<288, 4608>(result, bright_gauss_blur_1_rd18_res);
	hw_uint<16> bright_gauss_blur_1_rd19_res = bright_gauss_blur_1_rd19_select(bright, d0, d1, dynamic_address);
	set_at<304, 4608>(result, bright_gauss_blur_1_rd19_res);
	hw_uint<16> bright_gauss_blur_1_rd20_res = bright_gauss_blur_1_rd20_select(bright, d0, d1, dynamic_address);
	set_at<320, 4608>(result, bright_gauss_blur_1_rd20_res);
	hw_uint<16> bright_gauss_blur_1_rd21_res = bright_gauss_blur_1_rd21_select(bright, d0, d1, dynamic_address);
	set_at<336, 4608>(result, bright_gauss_blur_1_rd21_res);
	hw_uint<16> bright_gauss_blur_1_rd22_res = bright_gauss_blur_1_rd22_select(bright, d0, d1, dynamic_address);
	set_at<352, 4608>(result, bright_gauss_blur_1_rd22_res);
	hw_uint<16> bright_gauss_blur_1_rd23_res = bright_gauss_blur_1_rd23_select(bright, d0, d1, dynamic_address);
	set_at<368, 4608>(result, bright_gauss_blur_1_rd23_res);
	hw_uint<16> bright_gauss_blur_1_rd24_res = bright_gauss_blur_1_rd24_select(bright, d0, d1, dynamic_address);
	set_at<384, 4608>(result, bright_gauss_blur_1_rd24_res);
	hw_uint<16> bright_gauss_blur_1_rd25_res = bright_gauss_blur_1_rd25_select(bright, d0, d1, dynamic_address);
	set_at<400, 4608>(result, bright_gauss_blur_1_rd25_res);
	hw_uint<16> bright_gauss_blur_1_rd26_res = bright_gauss_blur_1_rd26_select(bright, d0, d1, dynamic_address);
	set_at<416, 4608>(result, bright_gauss_blur_1_rd26_res);
	hw_uint<16> bright_gauss_blur_1_rd27_res = bright_gauss_blur_1_rd27_select(bright, d0, d1, dynamic_address);
	set_at<432, 4608>(result, bright_gauss_blur_1_rd27_res);
	hw_uint<16> bright_gauss_blur_1_rd28_res = bright_gauss_blur_1_rd28_select(bright, d0, d1, dynamic_address);
	set_at<448, 4608>(result, bright_gauss_blur_1_rd28_res);
	hw_uint<16> bright_gauss_blur_1_rd29_res = bright_gauss_blur_1_rd29_select(bright, d0, d1, dynamic_address);
	set_at<464, 4608>(result, bright_gauss_blur_1_rd29_res);
	hw_uint<16> bright_gauss_blur_1_rd30_res = bright_gauss_blur_1_rd30_select(bright, d0, d1, dynamic_address);
	set_at<480, 4608>(result, bright_gauss_blur_1_rd30_res);
	hw_uint<16> bright_gauss_blur_1_rd31_res = bright_gauss_blur_1_rd31_select(bright, d0, d1, dynamic_address);
	set_at<496, 4608>(result, bright_gauss_blur_1_rd31_res);
	hw_uint<16> bright_gauss_blur_1_rd32_res = bright_gauss_blur_1_rd32_select(bright, d0, d1, dynamic_address);
	set_at<512, 4608>(result, bright_gauss_blur_1_rd32_res);
	hw_uint<16> bright_gauss_blur_1_rd33_res = bright_gauss_blur_1_rd33_select(bright, d0, d1, dynamic_address);
	set_at<528, 4608>(result, bright_gauss_blur_1_rd33_res);
	hw_uint<16> bright_gauss_blur_1_rd34_res = bright_gauss_blur_1_rd34_select(bright, d0, d1, dynamic_address);
	set_at<544, 4608>(result, bright_gauss_blur_1_rd34_res);
	hw_uint<16> bright_gauss_blur_1_rd35_res = bright_gauss_blur_1_rd35_select(bright, d0, d1, dynamic_address);
	set_at<560, 4608>(result, bright_gauss_blur_1_rd35_res);
	hw_uint<16> bright_gauss_blur_1_rd36_res = bright_gauss_blur_1_rd36_select(bright, d0, d1, dynamic_address);
	set_at<576, 4608>(result, bright_gauss_blur_1_rd36_res);
	hw_uint<16> bright_gauss_blur_1_rd37_res = bright_gauss_blur_1_rd37_select(bright, d0, d1, dynamic_address);
	set_at<592, 4608>(result, bright_gauss_blur_1_rd37_res);
	hw_uint<16> bright_gauss_blur_1_rd38_res = bright_gauss_blur_1_rd38_select(bright, d0, d1, dynamic_address);
	set_at<608, 4608>(result, bright_gauss_blur_1_rd38_res);
	hw_uint<16> bright_gauss_blur_1_rd39_res = bright_gauss_blur_1_rd39_select(bright, d0, d1, dynamic_address);
	set_at<624, 4608>(result, bright_gauss_blur_1_rd39_res);
	hw_uint<16> bright_gauss_blur_1_rd40_res = bright_gauss_blur_1_rd40_select(bright, d0, d1, dynamic_address);
	set_at<640, 4608>(result, bright_gauss_blur_1_rd40_res);
	hw_uint<16> bright_gauss_blur_1_rd41_res = bright_gauss_blur_1_rd41_select(bright, d0, d1, dynamic_address);
	set_at<656, 4608>(result, bright_gauss_blur_1_rd41_res);
	hw_uint<16> bright_gauss_blur_1_rd42_res = bright_gauss_blur_1_rd42_select(bright, d0, d1, dynamic_address);
	set_at<672, 4608>(result, bright_gauss_blur_1_rd42_res);
	hw_uint<16> bright_gauss_blur_1_rd43_res = bright_gauss_blur_1_rd43_select(bright, d0, d1, dynamic_address);
	set_at<688, 4608>(result, bright_gauss_blur_1_rd43_res);
	hw_uint<16> bright_gauss_blur_1_rd44_res = bright_gauss_blur_1_rd44_select(bright, d0, d1, dynamic_address);
	set_at<704, 4608>(result, bright_gauss_blur_1_rd44_res);
	hw_uint<16> bright_gauss_blur_1_rd45_res = bright_gauss_blur_1_rd45_select(bright, d0, d1, dynamic_address);
	set_at<720, 4608>(result, bright_gauss_blur_1_rd45_res);
	hw_uint<16> bright_gauss_blur_1_rd46_res = bright_gauss_blur_1_rd46_select(bright, d0, d1, dynamic_address);
	set_at<736, 4608>(result, bright_gauss_blur_1_rd46_res);
	hw_uint<16> bright_gauss_blur_1_rd47_res = bright_gauss_blur_1_rd47_select(bright, d0, d1, dynamic_address);
	set_at<752, 4608>(result, bright_gauss_blur_1_rd47_res);
	hw_uint<16> bright_gauss_blur_1_rd48_res = bright_gauss_blur_1_rd48_select(bright, d0, d1, dynamic_address);
	set_at<768, 4608>(result, bright_gauss_blur_1_rd48_res);
	hw_uint<16> bright_gauss_blur_1_rd49_res = bright_gauss_blur_1_rd49_select(bright, d0, d1, dynamic_address);
	set_at<784, 4608>(result, bright_gauss_blur_1_rd49_res);
	hw_uint<16> bright_gauss_blur_1_rd50_res = bright_gauss_blur_1_rd50_select(bright, d0, d1, dynamic_address);
	set_at<800, 4608>(result, bright_gauss_blur_1_rd50_res);
	hw_uint<16> bright_gauss_blur_1_rd51_res = bright_gauss_blur_1_rd51_select(bright, d0, d1, dynamic_address);
	set_at<816, 4608>(result, bright_gauss_blur_1_rd51_res);
	hw_uint<16> bright_gauss_blur_1_rd52_res = bright_gauss_blur_1_rd52_select(bright, d0, d1, dynamic_address);
	set_at<832, 4608>(result, bright_gauss_blur_1_rd52_res);
	hw_uint<16> bright_gauss_blur_1_rd53_res = bright_gauss_blur_1_rd53_select(bright, d0, d1, dynamic_address);
	set_at<848, 4608>(result, bright_gauss_blur_1_rd53_res);
	hw_uint<16> bright_gauss_blur_1_rd54_res = bright_gauss_blur_1_rd54_select(bright, d0, d1, dynamic_address);
	set_at<864, 4608>(result, bright_gauss_blur_1_rd54_res);
	hw_uint<16> bright_gauss_blur_1_rd55_res = bright_gauss_blur_1_rd55_select(bright, d0, d1, dynamic_address);
	set_at<880, 4608>(result, bright_gauss_blur_1_rd55_res);
	hw_uint<16> bright_gauss_blur_1_rd56_res = bright_gauss_blur_1_rd56_select(bright, d0, d1, dynamic_address);
	set_at<896, 4608>(result, bright_gauss_blur_1_rd56_res);
	hw_uint<16> bright_gauss_blur_1_rd57_res = bright_gauss_blur_1_rd57_select(bright, d0, d1, dynamic_address);
	set_at<912, 4608>(result, bright_gauss_blur_1_rd57_res);
	hw_uint<16> bright_gauss_blur_1_rd58_res = bright_gauss_blur_1_rd58_select(bright, d0, d1, dynamic_address);
	set_at<928, 4608>(result, bright_gauss_blur_1_rd58_res);
	hw_uint<16> bright_gauss_blur_1_rd59_res = bright_gauss_blur_1_rd59_select(bright, d0, d1, dynamic_address);
	set_at<944, 4608>(result, bright_gauss_blur_1_rd59_res);
	hw_uint<16> bright_gauss_blur_1_rd60_res = bright_gauss_blur_1_rd60_select(bright, d0, d1, dynamic_address);
	set_at<960, 4608>(result, bright_gauss_blur_1_rd60_res);
	hw_uint<16> bright_gauss_blur_1_rd61_res = bright_gauss_blur_1_rd61_select(bright, d0, d1, dynamic_address);
	set_at<976, 4608>(result, bright_gauss_blur_1_rd61_res);
	hw_uint<16> bright_gauss_blur_1_rd62_res = bright_gauss_blur_1_rd62_select(bright, d0, d1, dynamic_address);
	set_at<992, 4608>(result, bright_gauss_blur_1_rd62_res);
	hw_uint<16> bright_gauss_blur_1_rd63_res = bright_gauss_blur_1_rd63_select(bright, d0, d1, dynamic_address);
	set_at<1008, 4608>(result, bright_gauss_blur_1_rd63_res);
	hw_uint<16> bright_gauss_blur_1_rd64_res = bright_gauss_blur_1_rd64_select(bright, d0, d1, dynamic_address);
	set_at<1024, 4608>(result, bright_gauss_blur_1_rd64_res);
	hw_uint<16> bright_gauss_blur_1_rd65_res = bright_gauss_blur_1_rd65_select(bright, d0, d1, dynamic_address);
	set_at<1040, 4608>(result, bright_gauss_blur_1_rd65_res);
	hw_uint<16> bright_gauss_blur_1_rd66_res = bright_gauss_blur_1_rd66_select(bright, d0, d1, dynamic_address);
	set_at<1056, 4608>(result, bright_gauss_blur_1_rd66_res);
	hw_uint<16> bright_gauss_blur_1_rd67_res = bright_gauss_blur_1_rd67_select(bright, d0, d1, dynamic_address);
	set_at<1072, 4608>(result, bright_gauss_blur_1_rd67_res);
	hw_uint<16> bright_gauss_blur_1_rd68_res = bright_gauss_blur_1_rd68_select(bright, d0, d1, dynamic_address);
	set_at<1088, 4608>(result, bright_gauss_blur_1_rd68_res);
	hw_uint<16> bright_gauss_blur_1_rd69_res = bright_gauss_blur_1_rd69_select(bright, d0, d1, dynamic_address);
	set_at<1104, 4608>(result, bright_gauss_blur_1_rd69_res);
	hw_uint<16> bright_gauss_blur_1_rd70_res = bright_gauss_blur_1_rd70_select(bright, d0, d1, dynamic_address);
	set_at<1120, 4608>(result, bright_gauss_blur_1_rd70_res);
	hw_uint<16> bright_gauss_blur_1_rd71_res = bright_gauss_blur_1_rd71_select(bright, d0, d1, dynamic_address);
	set_at<1136, 4608>(result, bright_gauss_blur_1_rd71_res);
	hw_uint<16> bright_gauss_blur_1_rd72_res = bright_gauss_blur_1_rd72_select(bright, d0, d1, dynamic_address);
	set_at<1152, 4608>(result, bright_gauss_blur_1_rd72_res);
	hw_uint<16> bright_gauss_blur_1_rd73_res = bright_gauss_blur_1_rd73_select(bright, d0, d1, dynamic_address);
	set_at<1168, 4608>(result, bright_gauss_blur_1_rd73_res);
	hw_uint<16> bright_gauss_blur_1_rd74_res = bright_gauss_blur_1_rd74_select(bright, d0, d1, dynamic_address);
	set_at<1184, 4608>(result, bright_gauss_blur_1_rd74_res);
	hw_uint<16> bright_gauss_blur_1_rd75_res = bright_gauss_blur_1_rd75_select(bright, d0, d1, dynamic_address);
	set_at<1200, 4608>(result, bright_gauss_blur_1_rd75_res);
	hw_uint<16> bright_gauss_blur_1_rd76_res = bright_gauss_blur_1_rd76_select(bright, d0, d1, dynamic_address);
	set_at<1216, 4608>(result, bright_gauss_blur_1_rd76_res);
	hw_uint<16> bright_gauss_blur_1_rd77_res = bright_gauss_blur_1_rd77_select(bright, d0, d1, dynamic_address);
	set_at<1232, 4608>(result, bright_gauss_blur_1_rd77_res);
	hw_uint<16> bright_gauss_blur_1_rd78_res = bright_gauss_blur_1_rd78_select(bright, d0, d1, dynamic_address);
	set_at<1248, 4608>(result, bright_gauss_blur_1_rd78_res);
	hw_uint<16> bright_gauss_blur_1_rd79_res = bright_gauss_blur_1_rd79_select(bright, d0, d1, dynamic_address);
	set_at<1264, 4608>(result, bright_gauss_blur_1_rd79_res);
	hw_uint<16> bright_gauss_blur_1_rd80_res = bright_gauss_blur_1_rd80_select(bright, d0, d1, dynamic_address);
	set_at<1280, 4608>(result, bright_gauss_blur_1_rd80_res);
	hw_uint<16> bright_gauss_blur_1_rd81_res = bright_gauss_blur_1_rd81_select(bright, d0, d1, dynamic_address);
	set_at<1296, 4608>(result, bright_gauss_blur_1_rd81_res);
	hw_uint<16> bright_gauss_blur_1_rd82_res = bright_gauss_blur_1_rd82_select(bright, d0, d1, dynamic_address);
	set_at<1312, 4608>(result, bright_gauss_blur_1_rd82_res);
	hw_uint<16> bright_gauss_blur_1_rd83_res = bright_gauss_blur_1_rd83_select(bright, d0, d1, dynamic_address);
	set_at<1328, 4608>(result, bright_gauss_blur_1_rd83_res);
	hw_uint<16> bright_gauss_blur_1_rd84_res = bright_gauss_blur_1_rd84_select(bright, d0, d1, dynamic_address);
	set_at<1344, 4608>(result, bright_gauss_blur_1_rd84_res);
	hw_uint<16> bright_gauss_blur_1_rd85_res = bright_gauss_blur_1_rd85_select(bright, d0, d1, dynamic_address);
	set_at<1360, 4608>(result, bright_gauss_blur_1_rd85_res);
	hw_uint<16> bright_gauss_blur_1_rd86_res = bright_gauss_blur_1_rd86_select(bright, d0, d1, dynamic_address);
	set_at<1376, 4608>(result, bright_gauss_blur_1_rd86_res);
	hw_uint<16> bright_gauss_blur_1_rd87_res = bright_gauss_blur_1_rd87_select(bright, d0, d1, dynamic_address);
	set_at<1392, 4608>(result, bright_gauss_blur_1_rd87_res);
	hw_uint<16> bright_gauss_blur_1_rd88_res = bright_gauss_blur_1_rd88_select(bright, d0, d1, dynamic_address);
	set_at<1408, 4608>(result, bright_gauss_blur_1_rd88_res);
	hw_uint<16> bright_gauss_blur_1_rd89_res = bright_gauss_blur_1_rd89_select(bright, d0, d1, dynamic_address);
	set_at<1424, 4608>(result, bright_gauss_blur_1_rd89_res);
	hw_uint<16> bright_gauss_blur_1_rd90_res = bright_gauss_blur_1_rd90_select(bright, d0, d1, dynamic_address);
	set_at<1440, 4608>(result, bright_gauss_blur_1_rd90_res);
	hw_uint<16> bright_gauss_blur_1_rd91_res = bright_gauss_blur_1_rd91_select(bright, d0, d1, dynamic_address);
	set_at<1456, 4608>(result, bright_gauss_blur_1_rd91_res);
	hw_uint<16> bright_gauss_blur_1_rd92_res = bright_gauss_blur_1_rd92_select(bright, d0, d1, dynamic_address);
	set_at<1472, 4608>(result, bright_gauss_blur_1_rd92_res);
	hw_uint<16> bright_gauss_blur_1_rd93_res = bright_gauss_blur_1_rd93_select(bright, d0, d1, dynamic_address);
	set_at<1488, 4608>(result, bright_gauss_blur_1_rd93_res);
	hw_uint<16> bright_gauss_blur_1_rd94_res = bright_gauss_blur_1_rd94_select(bright, d0, d1, dynamic_address);
	set_at<1504, 4608>(result, bright_gauss_blur_1_rd94_res);
	hw_uint<16> bright_gauss_blur_1_rd95_res = bright_gauss_blur_1_rd95_select(bright, d0, d1, dynamic_address);
	set_at<1520, 4608>(result, bright_gauss_blur_1_rd95_res);
	hw_uint<16> bright_gauss_blur_1_rd96_res = bright_gauss_blur_1_rd96_select(bright, d0, d1, dynamic_address);
	set_at<1536, 4608>(result, bright_gauss_blur_1_rd96_res);
	hw_uint<16> bright_gauss_blur_1_rd97_res = bright_gauss_blur_1_rd97_select(bright, d0, d1, dynamic_address);
	set_at<1552, 4608>(result, bright_gauss_blur_1_rd97_res);
	hw_uint<16> bright_gauss_blur_1_rd98_res = bright_gauss_blur_1_rd98_select(bright, d0, d1, dynamic_address);
	set_at<1568, 4608>(result, bright_gauss_blur_1_rd98_res);
	hw_uint<16> bright_gauss_blur_1_rd99_res = bright_gauss_blur_1_rd99_select(bright, d0, d1, dynamic_address);
	set_at<1584, 4608>(result, bright_gauss_blur_1_rd99_res);
	hw_uint<16> bright_gauss_blur_1_rd100_res = bright_gauss_blur_1_rd100_select(bright, d0, d1, dynamic_address);
	set_at<1600, 4608>(result, bright_gauss_blur_1_rd100_res);
	hw_uint<16> bright_gauss_blur_1_rd101_res = bright_gauss_blur_1_rd101_select(bright, d0, d1, dynamic_address);
	set_at<1616, 4608>(result, bright_gauss_blur_1_rd101_res);
	hw_uint<16> bright_gauss_blur_1_rd102_res = bright_gauss_blur_1_rd102_select(bright, d0, d1, dynamic_address);
	set_at<1632, 4608>(result, bright_gauss_blur_1_rd102_res);
	hw_uint<16> bright_gauss_blur_1_rd103_res = bright_gauss_blur_1_rd103_select(bright, d0, d1, dynamic_address);
	set_at<1648, 4608>(result, bright_gauss_blur_1_rd103_res);
	hw_uint<16> bright_gauss_blur_1_rd104_res = bright_gauss_blur_1_rd104_select(bright, d0, d1, dynamic_address);
	set_at<1664, 4608>(result, bright_gauss_blur_1_rd104_res);
	hw_uint<16> bright_gauss_blur_1_rd105_res = bright_gauss_blur_1_rd105_select(bright, d0, d1, dynamic_address);
	set_at<1680, 4608>(result, bright_gauss_blur_1_rd105_res);
	hw_uint<16> bright_gauss_blur_1_rd106_res = bright_gauss_blur_1_rd106_select(bright, d0, d1, dynamic_address);
	set_at<1696, 4608>(result, bright_gauss_blur_1_rd106_res);
	hw_uint<16> bright_gauss_blur_1_rd107_res = bright_gauss_blur_1_rd107_select(bright, d0, d1, dynamic_address);
	set_at<1712, 4608>(result, bright_gauss_blur_1_rd107_res);
	hw_uint<16> bright_gauss_blur_1_rd108_res = bright_gauss_blur_1_rd108_select(bright, d0, d1, dynamic_address);
	set_at<1728, 4608>(result, bright_gauss_blur_1_rd108_res);
	hw_uint<16> bright_gauss_blur_1_rd109_res = bright_gauss_blur_1_rd109_select(bright, d0, d1, dynamic_address);
	set_at<1744, 4608>(result, bright_gauss_blur_1_rd109_res);
	hw_uint<16> bright_gauss_blur_1_rd110_res = bright_gauss_blur_1_rd110_select(bright, d0, d1, dynamic_address);
	set_at<1760, 4608>(result, bright_gauss_blur_1_rd110_res);
	hw_uint<16> bright_gauss_blur_1_rd111_res = bright_gauss_blur_1_rd111_select(bright, d0, d1, dynamic_address);
	set_at<1776, 4608>(result, bright_gauss_blur_1_rd111_res);
	hw_uint<16> bright_gauss_blur_1_rd112_res = bright_gauss_blur_1_rd112_select(bright, d0, d1, dynamic_address);
	set_at<1792, 4608>(result, bright_gauss_blur_1_rd112_res);
	hw_uint<16> bright_gauss_blur_1_rd113_res = bright_gauss_blur_1_rd113_select(bright, d0, d1, dynamic_address);
	set_at<1808, 4608>(result, bright_gauss_blur_1_rd113_res);
	hw_uint<16> bright_gauss_blur_1_rd114_res = bright_gauss_blur_1_rd114_select(bright, d0, d1, dynamic_address);
	set_at<1824, 4608>(result, bright_gauss_blur_1_rd114_res);
	hw_uint<16> bright_gauss_blur_1_rd115_res = bright_gauss_blur_1_rd115_select(bright, d0, d1, dynamic_address);
	set_at<1840, 4608>(result, bright_gauss_blur_1_rd115_res);
	hw_uint<16> bright_gauss_blur_1_rd116_res = bright_gauss_blur_1_rd116_select(bright, d0, d1, dynamic_address);
	set_at<1856, 4608>(result, bright_gauss_blur_1_rd116_res);
	hw_uint<16> bright_gauss_blur_1_rd117_res = bright_gauss_blur_1_rd117_select(bright, d0, d1, dynamic_address);
	set_at<1872, 4608>(result, bright_gauss_blur_1_rd117_res);
	hw_uint<16> bright_gauss_blur_1_rd118_res = bright_gauss_blur_1_rd118_select(bright, d0, d1, dynamic_address);
	set_at<1888, 4608>(result, bright_gauss_blur_1_rd118_res);
	hw_uint<16> bright_gauss_blur_1_rd119_res = bright_gauss_blur_1_rd119_select(bright, d0, d1, dynamic_address);
	set_at<1904, 4608>(result, bright_gauss_blur_1_rd119_res);
	hw_uint<16> bright_gauss_blur_1_rd120_res = bright_gauss_blur_1_rd120_select(bright, d0, d1, dynamic_address);
	set_at<1920, 4608>(result, bright_gauss_blur_1_rd120_res);
	hw_uint<16> bright_gauss_blur_1_rd121_res = bright_gauss_blur_1_rd121_select(bright, d0, d1, dynamic_address);
	set_at<1936, 4608>(result, bright_gauss_blur_1_rd121_res);
	hw_uint<16> bright_gauss_blur_1_rd122_res = bright_gauss_blur_1_rd122_select(bright, d0, d1, dynamic_address);
	set_at<1952, 4608>(result, bright_gauss_blur_1_rd122_res);
	hw_uint<16> bright_gauss_blur_1_rd123_res = bright_gauss_blur_1_rd123_select(bright, d0, d1, dynamic_address);
	set_at<1968, 4608>(result, bright_gauss_blur_1_rd123_res);
	hw_uint<16> bright_gauss_blur_1_rd124_res = bright_gauss_blur_1_rd124_select(bright, d0, d1, dynamic_address);
	set_at<1984, 4608>(result, bright_gauss_blur_1_rd124_res);
	hw_uint<16> bright_gauss_blur_1_rd125_res = bright_gauss_blur_1_rd125_select(bright, d0, d1, dynamic_address);
	set_at<2000, 4608>(result, bright_gauss_blur_1_rd125_res);
	hw_uint<16> bright_gauss_blur_1_rd126_res = bright_gauss_blur_1_rd126_select(bright, d0, d1, dynamic_address);
	set_at<2016, 4608>(result, bright_gauss_blur_1_rd126_res);
	hw_uint<16> bright_gauss_blur_1_rd127_res = bright_gauss_blur_1_rd127_select(bright, d0, d1, dynamic_address);
	set_at<2032, 4608>(result, bright_gauss_blur_1_rd127_res);
	hw_uint<16> bright_gauss_blur_1_rd128_res = bright_gauss_blur_1_rd128_select(bright, d0, d1, dynamic_address);
	set_at<2048, 4608>(result, bright_gauss_blur_1_rd128_res);
	hw_uint<16> bright_gauss_blur_1_rd129_res = bright_gauss_blur_1_rd129_select(bright, d0, d1, dynamic_address);
	set_at<2064, 4608>(result, bright_gauss_blur_1_rd129_res);
	hw_uint<16> bright_gauss_blur_1_rd130_res = bright_gauss_blur_1_rd130_select(bright, d0, d1, dynamic_address);
	set_at<2080, 4608>(result, bright_gauss_blur_1_rd130_res);
	hw_uint<16> bright_gauss_blur_1_rd131_res = bright_gauss_blur_1_rd131_select(bright, d0, d1, dynamic_address);
	set_at<2096, 4608>(result, bright_gauss_blur_1_rd131_res);
	hw_uint<16> bright_gauss_blur_1_rd132_res = bright_gauss_blur_1_rd132_select(bright, d0, d1, dynamic_address);
	set_at<2112, 4608>(result, bright_gauss_blur_1_rd132_res);
	hw_uint<16> bright_gauss_blur_1_rd133_res = bright_gauss_blur_1_rd133_select(bright, d0, d1, dynamic_address);
	set_at<2128, 4608>(result, bright_gauss_blur_1_rd133_res);
	hw_uint<16> bright_gauss_blur_1_rd134_res = bright_gauss_blur_1_rd134_select(bright, d0, d1, dynamic_address);
	set_at<2144, 4608>(result, bright_gauss_blur_1_rd134_res);
	hw_uint<16> bright_gauss_blur_1_rd135_res = bright_gauss_blur_1_rd135_select(bright, d0, d1, dynamic_address);
	set_at<2160, 4608>(result, bright_gauss_blur_1_rd135_res);
	hw_uint<16> bright_gauss_blur_1_rd136_res = bright_gauss_blur_1_rd136_select(bright, d0, d1, dynamic_address);
	set_at<2176, 4608>(result, bright_gauss_blur_1_rd136_res);
	hw_uint<16> bright_gauss_blur_1_rd137_res = bright_gauss_blur_1_rd137_select(bright, d0, d1, dynamic_address);
	set_at<2192, 4608>(result, bright_gauss_blur_1_rd137_res);
	hw_uint<16> bright_gauss_blur_1_rd138_res = bright_gauss_blur_1_rd138_select(bright, d0, d1, dynamic_address);
	set_at<2208, 4608>(result, bright_gauss_blur_1_rd138_res);
	hw_uint<16> bright_gauss_blur_1_rd139_res = bright_gauss_blur_1_rd139_select(bright, d0, d1, dynamic_address);
	set_at<2224, 4608>(result, bright_gauss_blur_1_rd139_res);
	hw_uint<16> bright_gauss_blur_1_rd140_res = bright_gauss_blur_1_rd140_select(bright, d0, d1, dynamic_address);
	set_at<2240, 4608>(result, bright_gauss_blur_1_rd140_res);
	hw_uint<16> bright_gauss_blur_1_rd141_res = bright_gauss_blur_1_rd141_select(bright, d0, d1, dynamic_address);
	set_at<2256, 4608>(result, bright_gauss_blur_1_rd141_res);
	hw_uint<16> bright_gauss_blur_1_rd142_res = bright_gauss_blur_1_rd142_select(bright, d0, d1, dynamic_address);
	set_at<2272, 4608>(result, bright_gauss_blur_1_rd142_res);
	hw_uint<16> bright_gauss_blur_1_rd143_res = bright_gauss_blur_1_rd143_select(bright, d0, d1, dynamic_address);
	set_at<2288, 4608>(result, bright_gauss_blur_1_rd143_res);
	hw_uint<16> bright_gauss_blur_1_rd144_res = bright_gauss_blur_1_rd144_select(bright, d0, d1, dynamic_address);
	set_at<2304, 4608>(result, bright_gauss_blur_1_rd144_res);
	hw_uint<16> bright_gauss_blur_1_rd145_res = bright_gauss_blur_1_rd145_select(bright, d0, d1, dynamic_address);
	set_at<2320, 4608>(result, bright_gauss_blur_1_rd145_res);
	hw_uint<16> bright_gauss_blur_1_rd146_res = bright_gauss_blur_1_rd146_select(bright, d0, d1, dynamic_address);
	set_at<2336, 4608>(result, bright_gauss_blur_1_rd146_res);
	hw_uint<16> bright_gauss_blur_1_rd147_res = bright_gauss_blur_1_rd147_select(bright, d0, d1, dynamic_address);
	set_at<2352, 4608>(result, bright_gauss_blur_1_rd147_res);
	hw_uint<16> bright_gauss_blur_1_rd148_res = bright_gauss_blur_1_rd148_select(bright, d0, d1, dynamic_address);
	set_at<2368, 4608>(result, bright_gauss_blur_1_rd148_res);
	hw_uint<16> bright_gauss_blur_1_rd149_res = bright_gauss_blur_1_rd149_select(bright, d0, d1, dynamic_address);
	set_at<2384, 4608>(result, bright_gauss_blur_1_rd149_res);
	hw_uint<16> bright_gauss_blur_1_rd150_res = bright_gauss_blur_1_rd150_select(bright, d0, d1, dynamic_address);
	set_at<2400, 4608>(result, bright_gauss_blur_1_rd150_res);
	hw_uint<16> bright_gauss_blur_1_rd151_res = bright_gauss_blur_1_rd151_select(bright, d0, d1, dynamic_address);
	set_at<2416, 4608>(result, bright_gauss_blur_1_rd151_res);
	hw_uint<16> bright_gauss_blur_1_rd152_res = bright_gauss_blur_1_rd152_select(bright, d0, d1, dynamic_address);
	set_at<2432, 4608>(result, bright_gauss_blur_1_rd152_res);
	hw_uint<16> bright_gauss_blur_1_rd153_res = bright_gauss_blur_1_rd153_select(bright, d0, d1, dynamic_address);
	set_at<2448, 4608>(result, bright_gauss_blur_1_rd153_res);
	hw_uint<16> bright_gauss_blur_1_rd154_res = bright_gauss_blur_1_rd154_select(bright, d0, d1, dynamic_address);
	set_at<2464, 4608>(result, bright_gauss_blur_1_rd154_res);
	hw_uint<16> bright_gauss_blur_1_rd155_res = bright_gauss_blur_1_rd155_select(bright, d0, d1, dynamic_address);
	set_at<2480, 4608>(result, bright_gauss_blur_1_rd155_res);
	hw_uint<16> bright_gauss_blur_1_rd156_res = bright_gauss_blur_1_rd156_select(bright, d0, d1, dynamic_address);
	set_at<2496, 4608>(result, bright_gauss_blur_1_rd156_res);
	hw_uint<16> bright_gauss_blur_1_rd157_res = bright_gauss_blur_1_rd157_select(bright, d0, d1, dynamic_address);
	set_at<2512, 4608>(result, bright_gauss_blur_1_rd157_res);
	hw_uint<16> bright_gauss_blur_1_rd158_res = bright_gauss_blur_1_rd158_select(bright, d0, d1, dynamic_address);
	set_at<2528, 4608>(result, bright_gauss_blur_1_rd158_res);
	hw_uint<16> bright_gauss_blur_1_rd159_res = bright_gauss_blur_1_rd159_select(bright, d0, d1, dynamic_address);
	set_at<2544, 4608>(result, bright_gauss_blur_1_rd159_res);
	hw_uint<16> bright_gauss_blur_1_rd160_res = bright_gauss_blur_1_rd160_select(bright, d0, d1, dynamic_address);
	set_at<2560, 4608>(result, bright_gauss_blur_1_rd160_res);
	hw_uint<16> bright_gauss_blur_1_rd161_res = bright_gauss_blur_1_rd161_select(bright, d0, d1, dynamic_address);
	set_at<2576, 4608>(result, bright_gauss_blur_1_rd161_res);
	hw_uint<16> bright_gauss_blur_1_rd162_res = bright_gauss_blur_1_rd162_select(bright, d0, d1, dynamic_address);
	set_at<2592, 4608>(result, bright_gauss_blur_1_rd162_res);
	hw_uint<16> bright_gauss_blur_1_rd163_res = bright_gauss_blur_1_rd163_select(bright, d0, d1, dynamic_address);
	set_at<2608, 4608>(result, bright_gauss_blur_1_rd163_res);
	hw_uint<16> bright_gauss_blur_1_rd164_res = bright_gauss_blur_1_rd164_select(bright, d0, d1, dynamic_address);
	set_at<2624, 4608>(result, bright_gauss_blur_1_rd164_res);
	hw_uint<16> bright_gauss_blur_1_rd165_res = bright_gauss_blur_1_rd165_select(bright, d0, d1, dynamic_address);
	set_at<2640, 4608>(result, bright_gauss_blur_1_rd165_res);
	hw_uint<16> bright_gauss_blur_1_rd166_res = bright_gauss_blur_1_rd166_select(bright, d0, d1, dynamic_address);
	set_at<2656, 4608>(result, bright_gauss_blur_1_rd166_res);
	hw_uint<16> bright_gauss_blur_1_rd167_res = bright_gauss_blur_1_rd167_select(bright, d0, d1, dynamic_address);
	set_at<2672, 4608>(result, bright_gauss_blur_1_rd167_res);
	hw_uint<16> bright_gauss_blur_1_rd168_res = bright_gauss_blur_1_rd168_select(bright, d0, d1, dynamic_address);
	set_at<2688, 4608>(result, bright_gauss_blur_1_rd168_res);
	hw_uint<16> bright_gauss_blur_1_rd169_res = bright_gauss_blur_1_rd169_select(bright, d0, d1, dynamic_address);
	set_at<2704, 4608>(result, bright_gauss_blur_1_rd169_res);
	hw_uint<16> bright_gauss_blur_1_rd170_res = bright_gauss_blur_1_rd170_select(bright, d0, d1, dynamic_address);
	set_at<2720, 4608>(result, bright_gauss_blur_1_rd170_res);
	hw_uint<16> bright_gauss_blur_1_rd171_res = bright_gauss_blur_1_rd171_select(bright, d0, d1, dynamic_address);
	set_at<2736, 4608>(result, bright_gauss_blur_1_rd171_res);
	hw_uint<16> bright_gauss_blur_1_rd172_res = bright_gauss_blur_1_rd172_select(bright, d0, d1, dynamic_address);
	set_at<2752, 4608>(result, bright_gauss_blur_1_rd172_res);
	hw_uint<16> bright_gauss_blur_1_rd173_res = bright_gauss_blur_1_rd173_select(bright, d0, d1, dynamic_address);
	set_at<2768, 4608>(result, bright_gauss_blur_1_rd173_res);
	hw_uint<16> bright_gauss_blur_1_rd174_res = bright_gauss_blur_1_rd174_select(bright, d0, d1, dynamic_address);
	set_at<2784, 4608>(result, bright_gauss_blur_1_rd174_res);
	hw_uint<16> bright_gauss_blur_1_rd175_res = bright_gauss_blur_1_rd175_select(bright, d0, d1, dynamic_address);
	set_at<2800, 4608>(result, bright_gauss_blur_1_rd175_res);
	hw_uint<16> bright_gauss_blur_1_rd176_res = bright_gauss_blur_1_rd176_select(bright, d0, d1, dynamic_address);
	set_at<2816, 4608>(result, bright_gauss_blur_1_rd176_res);
	hw_uint<16> bright_gauss_blur_1_rd177_res = bright_gauss_blur_1_rd177_select(bright, d0, d1, dynamic_address);
	set_at<2832, 4608>(result, bright_gauss_blur_1_rd177_res);
	hw_uint<16> bright_gauss_blur_1_rd178_res = bright_gauss_blur_1_rd178_select(bright, d0, d1, dynamic_address);
	set_at<2848, 4608>(result, bright_gauss_blur_1_rd178_res);
	hw_uint<16> bright_gauss_blur_1_rd179_res = bright_gauss_blur_1_rd179_select(bright, d0, d1, dynamic_address);
	set_at<2864, 4608>(result, bright_gauss_blur_1_rd179_res);
	hw_uint<16> bright_gauss_blur_1_rd180_res = bright_gauss_blur_1_rd180_select(bright, d0, d1, dynamic_address);
	set_at<2880, 4608>(result, bright_gauss_blur_1_rd180_res);
	hw_uint<16> bright_gauss_blur_1_rd181_res = bright_gauss_blur_1_rd181_select(bright, d0, d1, dynamic_address);
	set_at<2896, 4608>(result, bright_gauss_blur_1_rd181_res);
	hw_uint<16> bright_gauss_blur_1_rd182_res = bright_gauss_blur_1_rd182_select(bright, d0, d1, dynamic_address);
	set_at<2912, 4608>(result, bright_gauss_blur_1_rd182_res);
	hw_uint<16> bright_gauss_blur_1_rd183_res = bright_gauss_blur_1_rd183_select(bright, d0, d1, dynamic_address);
	set_at<2928, 4608>(result, bright_gauss_blur_1_rd183_res);
	hw_uint<16> bright_gauss_blur_1_rd184_res = bright_gauss_blur_1_rd184_select(bright, d0, d1, dynamic_address);
	set_at<2944, 4608>(result, bright_gauss_blur_1_rd184_res);
	hw_uint<16> bright_gauss_blur_1_rd185_res = bright_gauss_blur_1_rd185_select(bright, d0, d1, dynamic_address);
	set_at<2960, 4608>(result, bright_gauss_blur_1_rd185_res);
	hw_uint<16> bright_gauss_blur_1_rd186_res = bright_gauss_blur_1_rd186_select(bright, d0, d1, dynamic_address);
	set_at<2976, 4608>(result, bright_gauss_blur_1_rd186_res);
	hw_uint<16> bright_gauss_blur_1_rd187_res = bright_gauss_blur_1_rd187_select(bright, d0, d1, dynamic_address);
	set_at<2992, 4608>(result, bright_gauss_blur_1_rd187_res);
	hw_uint<16> bright_gauss_blur_1_rd188_res = bright_gauss_blur_1_rd188_select(bright, d0, d1, dynamic_address);
	set_at<3008, 4608>(result, bright_gauss_blur_1_rd188_res);
	hw_uint<16> bright_gauss_blur_1_rd189_res = bright_gauss_blur_1_rd189_select(bright, d0, d1, dynamic_address);
	set_at<3024, 4608>(result, bright_gauss_blur_1_rd189_res);
	hw_uint<16> bright_gauss_blur_1_rd190_res = bright_gauss_blur_1_rd190_select(bright, d0, d1, dynamic_address);
	set_at<3040, 4608>(result, bright_gauss_blur_1_rd190_res);
	hw_uint<16> bright_gauss_blur_1_rd191_res = bright_gauss_blur_1_rd191_select(bright, d0, d1, dynamic_address);
	set_at<3056, 4608>(result, bright_gauss_blur_1_rd191_res);
	hw_uint<16> bright_gauss_blur_1_rd192_res = bright_gauss_blur_1_rd192_select(bright, d0, d1, dynamic_address);
	set_at<3072, 4608>(result, bright_gauss_blur_1_rd192_res);
	hw_uint<16> bright_gauss_blur_1_rd193_res = bright_gauss_blur_1_rd193_select(bright, d0, d1, dynamic_address);
	set_at<3088, 4608>(result, bright_gauss_blur_1_rd193_res);
	hw_uint<16> bright_gauss_blur_1_rd194_res = bright_gauss_blur_1_rd194_select(bright, d0, d1, dynamic_address);
	set_at<3104, 4608>(result, bright_gauss_blur_1_rd194_res);
	hw_uint<16> bright_gauss_blur_1_rd195_res = bright_gauss_blur_1_rd195_select(bright, d0, d1, dynamic_address);
	set_at<3120, 4608>(result, bright_gauss_blur_1_rd195_res);
	hw_uint<16> bright_gauss_blur_1_rd196_res = bright_gauss_blur_1_rd196_select(bright, d0, d1, dynamic_address);
	set_at<3136, 4608>(result, bright_gauss_blur_1_rd196_res);
	hw_uint<16> bright_gauss_blur_1_rd197_res = bright_gauss_blur_1_rd197_select(bright, d0, d1, dynamic_address);
	set_at<3152, 4608>(result, bright_gauss_blur_1_rd197_res);
	hw_uint<16> bright_gauss_blur_1_rd198_res = bright_gauss_blur_1_rd198_select(bright, d0, d1, dynamic_address);
	set_at<3168, 4608>(result, bright_gauss_blur_1_rd198_res);
	hw_uint<16> bright_gauss_blur_1_rd199_res = bright_gauss_blur_1_rd199_select(bright, d0, d1, dynamic_address);
	set_at<3184, 4608>(result, bright_gauss_blur_1_rd199_res);
	hw_uint<16> bright_gauss_blur_1_rd200_res = bright_gauss_blur_1_rd200_select(bright, d0, d1, dynamic_address);
	set_at<3200, 4608>(result, bright_gauss_blur_1_rd200_res);
	hw_uint<16> bright_gauss_blur_1_rd201_res = bright_gauss_blur_1_rd201_select(bright, d0, d1, dynamic_address);
	set_at<3216, 4608>(result, bright_gauss_blur_1_rd201_res);
	hw_uint<16> bright_gauss_blur_1_rd202_res = bright_gauss_blur_1_rd202_select(bright, d0, d1, dynamic_address);
	set_at<3232, 4608>(result, bright_gauss_blur_1_rd202_res);
	hw_uint<16> bright_gauss_blur_1_rd203_res = bright_gauss_blur_1_rd203_select(bright, d0, d1, dynamic_address);
	set_at<3248, 4608>(result, bright_gauss_blur_1_rd203_res);
	hw_uint<16> bright_gauss_blur_1_rd204_res = bright_gauss_blur_1_rd204_select(bright, d0, d1, dynamic_address);
	set_at<3264, 4608>(result, bright_gauss_blur_1_rd204_res);
	hw_uint<16> bright_gauss_blur_1_rd205_res = bright_gauss_blur_1_rd205_select(bright, d0, d1, dynamic_address);
	set_at<3280, 4608>(result, bright_gauss_blur_1_rd205_res);
	hw_uint<16> bright_gauss_blur_1_rd206_res = bright_gauss_blur_1_rd206_select(bright, d0, d1, dynamic_address);
	set_at<3296, 4608>(result, bright_gauss_blur_1_rd206_res);
	hw_uint<16> bright_gauss_blur_1_rd207_res = bright_gauss_blur_1_rd207_select(bright, d0, d1, dynamic_address);
	set_at<3312, 4608>(result, bright_gauss_blur_1_rd207_res);
	hw_uint<16> bright_gauss_blur_1_rd208_res = bright_gauss_blur_1_rd208_select(bright, d0, d1, dynamic_address);
	set_at<3328, 4608>(result, bright_gauss_blur_1_rd208_res);
	hw_uint<16> bright_gauss_blur_1_rd209_res = bright_gauss_blur_1_rd209_select(bright, d0, d1, dynamic_address);
	set_at<3344, 4608>(result, bright_gauss_blur_1_rd209_res);
	hw_uint<16> bright_gauss_blur_1_rd210_res = bright_gauss_blur_1_rd210_select(bright, d0, d1, dynamic_address);
	set_at<3360, 4608>(result, bright_gauss_blur_1_rd210_res);
	hw_uint<16> bright_gauss_blur_1_rd211_res = bright_gauss_blur_1_rd211_select(bright, d0, d1, dynamic_address);
	set_at<3376, 4608>(result, bright_gauss_blur_1_rd211_res);
	hw_uint<16> bright_gauss_blur_1_rd212_res = bright_gauss_blur_1_rd212_select(bright, d0, d1, dynamic_address);
	set_at<3392, 4608>(result, bright_gauss_blur_1_rd212_res);
	hw_uint<16> bright_gauss_blur_1_rd213_res = bright_gauss_blur_1_rd213_select(bright, d0, d1, dynamic_address);
	set_at<3408, 4608>(result, bright_gauss_blur_1_rd213_res);
	hw_uint<16> bright_gauss_blur_1_rd214_res = bright_gauss_blur_1_rd214_select(bright, d0, d1, dynamic_address);
	set_at<3424, 4608>(result, bright_gauss_blur_1_rd214_res);
	hw_uint<16> bright_gauss_blur_1_rd215_res = bright_gauss_blur_1_rd215_select(bright, d0, d1, dynamic_address);
	set_at<3440, 4608>(result, bright_gauss_blur_1_rd215_res);
	hw_uint<16> bright_gauss_blur_1_rd216_res = bright_gauss_blur_1_rd216_select(bright, d0, d1, dynamic_address);
	set_at<3456, 4608>(result, bright_gauss_blur_1_rd216_res);
	hw_uint<16> bright_gauss_blur_1_rd217_res = bright_gauss_blur_1_rd217_select(bright, d0, d1, dynamic_address);
	set_at<3472, 4608>(result, bright_gauss_blur_1_rd217_res);
	hw_uint<16> bright_gauss_blur_1_rd218_res = bright_gauss_blur_1_rd218_select(bright, d0, d1, dynamic_address);
	set_at<3488, 4608>(result, bright_gauss_blur_1_rd218_res);
	hw_uint<16> bright_gauss_blur_1_rd219_res = bright_gauss_blur_1_rd219_select(bright, d0, d1, dynamic_address);
	set_at<3504, 4608>(result, bright_gauss_blur_1_rd219_res);
	hw_uint<16> bright_gauss_blur_1_rd220_res = bright_gauss_blur_1_rd220_select(bright, d0, d1, dynamic_address);
	set_at<3520, 4608>(result, bright_gauss_blur_1_rd220_res);
	hw_uint<16> bright_gauss_blur_1_rd221_res = bright_gauss_blur_1_rd221_select(bright, d0, d1, dynamic_address);
	set_at<3536, 4608>(result, bright_gauss_blur_1_rd221_res);
	hw_uint<16> bright_gauss_blur_1_rd222_res = bright_gauss_blur_1_rd222_select(bright, d0, d1, dynamic_address);
	set_at<3552, 4608>(result, bright_gauss_blur_1_rd222_res);
	hw_uint<16> bright_gauss_blur_1_rd223_res = bright_gauss_blur_1_rd223_select(bright, d0, d1, dynamic_address);
	set_at<3568, 4608>(result, bright_gauss_blur_1_rd223_res);
	hw_uint<16> bright_gauss_blur_1_rd224_res = bright_gauss_blur_1_rd224_select(bright, d0, d1, dynamic_address);
	set_at<3584, 4608>(result, bright_gauss_blur_1_rd224_res);
	hw_uint<16> bright_gauss_blur_1_rd225_res = bright_gauss_blur_1_rd225_select(bright, d0, d1, dynamic_address);
	set_at<3600, 4608>(result, bright_gauss_blur_1_rd225_res);
	hw_uint<16> bright_gauss_blur_1_rd226_res = bright_gauss_blur_1_rd226_select(bright, d0, d1, dynamic_address);
	set_at<3616, 4608>(result, bright_gauss_blur_1_rd226_res);
	hw_uint<16> bright_gauss_blur_1_rd227_res = bright_gauss_blur_1_rd227_select(bright, d0, d1, dynamic_address);
	set_at<3632, 4608>(result, bright_gauss_blur_1_rd227_res);
	hw_uint<16> bright_gauss_blur_1_rd228_res = bright_gauss_blur_1_rd228_select(bright, d0, d1, dynamic_address);
	set_at<3648, 4608>(result, bright_gauss_blur_1_rd228_res);
	hw_uint<16> bright_gauss_blur_1_rd229_res = bright_gauss_blur_1_rd229_select(bright, d0, d1, dynamic_address);
	set_at<3664, 4608>(result, bright_gauss_blur_1_rd229_res);
	hw_uint<16> bright_gauss_blur_1_rd230_res = bright_gauss_blur_1_rd230_select(bright, d0, d1, dynamic_address);
	set_at<3680, 4608>(result, bright_gauss_blur_1_rd230_res);
	hw_uint<16> bright_gauss_blur_1_rd231_res = bright_gauss_blur_1_rd231_select(bright, d0, d1, dynamic_address);
	set_at<3696, 4608>(result, bright_gauss_blur_1_rd231_res);
	hw_uint<16> bright_gauss_blur_1_rd232_res = bright_gauss_blur_1_rd232_select(bright, d0, d1, dynamic_address);
	set_at<3712, 4608>(result, bright_gauss_blur_1_rd232_res);
	hw_uint<16> bright_gauss_blur_1_rd233_res = bright_gauss_blur_1_rd233_select(bright, d0, d1, dynamic_address);
	set_at<3728, 4608>(result, bright_gauss_blur_1_rd233_res);
	hw_uint<16> bright_gauss_blur_1_rd234_res = bright_gauss_blur_1_rd234_select(bright, d0, d1, dynamic_address);
	set_at<3744, 4608>(result, bright_gauss_blur_1_rd234_res);
	hw_uint<16> bright_gauss_blur_1_rd235_res = bright_gauss_blur_1_rd235_select(bright, d0, d1, dynamic_address);
	set_at<3760, 4608>(result, bright_gauss_blur_1_rd235_res);
	hw_uint<16> bright_gauss_blur_1_rd236_res = bright_gauss_blur_1_rd236_select(bright, d0, d1, dynamic_address);
	set_at<3776, 4608>(result, bright_gauss_blur_1_rd236_res);
	hw_uint<16> bright_gauss_blur_1_rd237_res = bright_gauss_blur_1_rd237_select(bright, d0, d1, dynamic_address);
	set_at<3792, 4608>(result, bright_gauss_blur_1_rd237_res);
	hw_uint<16> bright_gauss_blur_1_rd238_res = bright_gauss_blur_1_rd238_select(bright, d0, d1, dynamic_address);
	set_at<3808, 4608>(result, bright_gauss_blur_1_rd238_res);
	hw_uint<16> bright_gauss_blur_1_rd239_res = bright_gauss_blur_1_rd239_select(bright, d0, d1, dynamic_address);
	set_at<3824, 4608>(result, bright_gauss_blur_1_rd239_res);
	hw_uint<16> bright_gauss_blur_1_rd240_res = bright_gauss_blur_1_rd240_select(bright, d0, d1, dynamic_address);
	set_at<3840, 4608>(result, bright_gauss_blur_1_rd240_res);
	hw_uint<16> bright_gauss_blur_1_rd241_res = bright_gauss_blur_1_rd241_select(bright, d0, d1, dynamic_address);
	set_at<3856, 4608>(result, bright_gauss_blur_1_rd241_res);
	hw_uint<16> bright_gauss_blur_1_rd242_res = bright_gauss_blur_1_rd242_select(bright, d0, d1, dynamic_address);
	set_at<3872, 4608>(result, bright_gauss_blur_1_rd242_res);
	hw_uint<16> bright_gauss_blur_1_rd243_res = bright_gauss_blur_1_rd243_select(bright, d0, d1, dynamic_address);
	set_at<3888, 4608>(result, bright_gauss_blur_1_rd243_res);
	hw_uint<16> bright_gauss_blur_1_rd244_res = bright_gauss_blur_1_rd244_select(bright, d0, d1, dynamic_address);
	set_at<3904, 4608>(result, bright_gauss_blur_1_rd244_res);
	hw_uint<16> bright_gauss_blur_1_rd245_res = bright_gauss_blur_1_rd245_select(bright, d0, d1, dynamic_address);
	set_at<3920, 4608>(result, bright_gauss_blur_1_rd245_res);
	hw_uint<16> bright_gauss_blur_1_rd246_res = bright_gauss_blur_1_rd246_select(bright, d0, d1, dynamic_address);
	set_at<3936, 4608>(result, bright_gauss_blur_1_rd246_res);
	hw_uint<16> bright_gauss_blur_1_rd247_res = bright_gauss_blur_1_rd247_select(bright, d0, d1, dynamic_address);
	set_at<3952, 4608>(result, bright_gauss_blur_1_rd247_res);
	hw_uint<16> bright_gauss_blur_1_rd248_res = bright_gauss_blur_1_rd248_select(bright, d0, d1, dynamic_address);
	set_at<3968, 4608>(result, bright_gauss_blur_1_rd248_res);
	hw_uint<16> bright_gauss_blur_1_rd249_res = bright_gauss_blur_1_rd249_select(bright, d0, d1, dynamic_address);
	set_at<3984, 4608>(result, bright_gauss_blur_1_rd249_res);
	hw_uint<16> bright_gauss_blur_1_rd250_res = bright_gauss_blur_1_rd250_select(bright, d0, d1, dynamic_address);
	set_at<4000, 4608>(result, bright_gauss_blur_1_rd250_res);
	hw_uint<16> bright_gauss_blur_1_rd251_res = bright_gauss_blur_1_rd251_select(bright, d0, d1, dynamic_address);
	set_at<4016, 4608>(result, bright_gauss_blur_1_rd251_res);
	hw_uint<16> bright_gauss_blur_1_rd252_res = bright_gauss_blur_1_rd252_select(bright, d0, d1, dynamic_address);
	set_at<4032, 4608>(result, bright_gauss_blur_1_rd252_res);
	hw_uint<16> bright_gauss_blur_1_rd253_res = bright_gauss_blur_1_rd253_select(bright, d0, d1, dynamic_address);
	set_at<4048, 4608>(result, bright_gauss_blur_1_rd253_res);
	hw_uint<16> bright_gauss_blur_1_rd254_res = bright_gauss_blur_1_rd254_select(bright, d0, d1, dynamic_address);
	set_at<4064, 4608>(result, bright_gauss_blur_1_rd254_res);
	hw_uint<16> bright_gauss_blur_1_rd255_res = bright_gauss_blur_1_rd255_select(bright, d0, d1, dynamic_address);
	set_at<4080, 4608>(result, bright_gauss_blur_1_rd255_res);
	hw_uint<16> bright_gauss_blur_1_rd256_res = bright_gauss_blur_1_rd256_select(bright, d0, d1, dynamic_address);
	set_at<4096, 4608>(result, bright_gauss_blur_1_rd256_res);
	hw_uint<16> bright_gauss_blur_1_rd257_res = bright_gauss_blur_1_rd257_select(bright, d0, d1, dynamic_address);
	set_at<4112, 4608>(result, bright_gauss_blur_1_rd257_res);
	hw_uint<16> bright_gauss_blur_1_rd258_res = bright_gauss_blur_1_rd258_select(bright, d0, d1, dynamic_address);
	set_at<4128, 4608>(result, bright_gauss_blur_1_rd258_res);
	hw_uint<16> bright_gauss_blur_1_rd259_res = bright_gauss_blur_1_rd259_select(bright, d0, d1, dynamic_address);
	set_at<4144, 4608>(result, bright_gauss_blur_1_rd259_res);
	hw_uint<16> bright_gauss_blur_1_rd260_res = bright_gauss_blur_1_rd260_select(bright, d0, d1, dynamic_address);
	set_at<4160, 4608>(result, bright_gauss_blur_1_rd260_res);
	hw_uint<16> bright_gauss_blur_1_rd261_res = bright_gauss_blur_1_rd261_select(bright, d0, d1, dynamic_address);
	set_at<4176, 4608>(result, bright_gauss_blur_1_rd261_res);
	hw_uint<16> bright_gauss_blur_1_rd262_res = bright_gauss_blur_1_rd262_select(bright, d0, d1, dynamic_address);
	set_at<4192, 4608>(result, bright_gauss_blur_1_rd262_res);
	hw_uint<16> bright_gauss_blur_1_rd263_res = bright_gauss_blur_1_rd263_select(bright, d0, d1, dynamic_address);
	set_at<4208, 4608>(result, bright_gauss_blur_1_rd263_res);
	hw_uint<16> bright_gauss_blur_1_rd264_res = bright_gauss_blur_1_rd264_select(bright, d0, d1, dynamic_address);
	set_at<4224, 4608>(result, bright_gauss_blur_1_rd264_res);
	hw_uint<16> bright_gauss_blur_1_rd265_res = bright_gauss_blur_1_rd265_select(bright, d0, d1, dynamic_address);
	set_at<4240, 4608>(result, bright_gauss_blur_1_rd265_res);
	hw_uint<16> bright_gauss_blur_1_rd266_res = bright_gauss_blur_1_rd266_select(bright, d0, d1, dynamic_address);
	set_at<4256, 4608>(result, bright_gauss_blur_1_rd266_res);
	hw_uint<16> bright_gauss_blur_1_rd267_res = bright_gauss_blur_1_rd267_select(bright, d0, d1, dynamic_address);
	set_at<4272, 4608>(result, bright_gauss_blur_1_rd267_res);
	hw_uint<16> bright_gauss_blur_1_rd268_res = bright_gauss_blur_1_rd268_select(bright, d0, d1, dynamic_address);
	set_at<4288, 4608>(result, bright_gauss_blur_1_rd268_res);
	hw_uint<16> bright_gauss_blur_1_rd269_res = bright_gauss_blur_1_rd269_select(bright, d0, d1, dynamic_address);
	set_at<4304, 4608>(result, bright_gauss_blur_1_rd269_res);
	hw_uint<16> bright_gauss_blur_1_rd270_res = bright_gauss_blur_1_rd270_select(bright, d0, d1, dynamic_address);
	set_at<4320, 4608>(result, bright_gauss_blur_1_rd270_res);
	hw_uint<16> bright_gauss_blur_1_rd271_res = bright_gauss_blur_1_rd271_select(bright, d0, d1, dynamic_address);
	set_at<4336, 4608>(result, bright_gauss_blur_1_rd271_res);
	hw_uint<16> bright_gauss_blur_1_rd272_res = bright_gauss_blur_1_rd272_select(bright, d0, d1, dynamic_address);
	set_at<4352, 4608>(result, bright_gauss_blur_1_rd272_res);
	hw_uint<16> bright_gauss_blur_1_rd273_res = bright_gauss_blur_1_rd273_select(bright, d0, d1, dynamic_address);
	set_at<4368, 4608>(result, bright_gauss_blur_1_rd273_res);
	hw_uint<16> bright_gauss_blur_1_rd274_res = bright_gauss_blur_1_rd274_select(bright, d0, d1, dynamic_address);
	set_at<4384, 4608>(result, bright_gauss_blur_1_rd274_res);
	hw_uint<16> bright_gauss_blur_1_rd275_res = bright_gauss_blur_1_rd275_select(bright, d0, d1, dynamic_address);
	set_at<4400, 4608>(result, bright_gauss_blur_1_rd275_res);
	hw_uint<16> bright_gauss_blur_1_rd276_res = bright_gauss_blur_1_rd276_select(bright, d0, d1, dynamic_address);
	set_at<4416, 4608>(result, bright_gauss_blur_1_rd276_res);
	hw_uint<16> bright_gauss_blur_1_rd277_res = bright_gauss_blur_1_rd277_select(bright, d0, d1, dynamic_address);
	set_at<4432, 4608>(result, bright_gauss_blur_1_rd277_res);
	hw_uint<16> bright_gauss_blur_1_rd278_res = bright_gauss_blur_1_rd278_select(bright, d0, d1, dynamic_address);
	set_at<4448, 4608>(result, bright_gauss_blur_1_rd278_res);
	hw_uint<16> bright_gauss_blur_1_rd279_res = bright_gauss_blur_1_rd279_select(bright, d0, d1, dynamic_address);
	set_at<4464, 4608>(result, bright_gauss_blur_1_rd279_res);
	hw_uint<16> bright_gauss_blur_1_rd280_res = bright_gauss_blur_1_rd280_select(bright, d0, d1, dynamic_address);
	set_at<4480, 4608>(result, bright_gauss_blur_1_rd280_res);
	hw_uint<16> bright_gauss_blur_1_rd281_res = bright_gauss_blur_1_rd281_select(bright, d0, d1, dynamic_address);
	set_at<4496, 4608>(result, bright_gauss_blur_1_rd281_res);
	hw_uint<16> bright_gauss_blur_1_rd282_res = bright_gauss_blur_1_rd282_select(bright, d0, d1, dynamic_address);
	set_at<4512, 4608>(result, bright_gauss_blur_1_rd282_res);
	hw_uint<16> bright_gauss_blur_1_rd283_res = bright_gauss_blur_1_rd283_select(bright, d0, d1, dynamic_address);
	set_at<4528, 4608>(result, bright_gauss_blur_1_rd283_res);
	hw_uint<16> bright_gauss_blur_1_rd284_res = bright_gauss_blur_1_rd284_select(bright, d0, d1, dynamic_address);
	set_at<4544, 4608>(result, bright_gauss_blur_1_rd284_res);
	hw_uint<16> bright_gauss_blur_1_rd285_res = bright_gauss_blur_1_rd285_select(bright, d0, d1, dynamic_address);
	set_at<4560, 4608>(result, bright_gauss_blur_1_rd285_res);
	hw_uint<16> bright_gauss_blur_1_rd286_res = bright_gauss_blur_1_rd286_select(bright, d0, d1, dynamic_address);
	set_at<4576, 4608>(result, bright_gauss_blur_1_rd286_res);
	hw_uint<16> bright_gauss_blur_1_rd287_res = bright_gauss_blur_1_rd287_select(bright, d0, d1, dynamic_address);
	set_at<4592, 4608>(result, bright_gauss_blur_1_rd287_res);
	return result;
}

// bright_laplace_diff_0_update_0_read
//	bright_laplace_diff_0_rd0
//	bright_laplace_diff_0_rd1
//	bright_laplace_diff_0_rd2
//	bright_laplace_diff_0_rd3
//	bright_laplace_diff_0_rd4
//	bright_laplace_diff_0_rd5
//	bright_laplace_diff_0_rd6
//	bright_laplace_diff_0_rd7
//	bright_laplace_diff_0_rd8
//	bright_laplace_diff_0_rd9
//	bright_laplace_diff_0_rd10
//	bright_laplace_diff_0_rd11
//	bright_laplace_diff_0_rd12
//	bright_laplace_diff_0_rd13
//	bright_laplace_diff_0_rd14
//	bright_laplace_diff_0_rd15
//	bright_laplace_diff_0_rd16
//	bright_laplace_diff_0_rd17
//	bright_laplace_diff_0_rd18
//	bright_laplace_diff_0_rd19
//	bright_laplace_diff_0_rd20
//	bright_laplace_diff_0_rd21
//	bright_laplace_diff_0_rd22
//	bright_laplace_diff_0_rd23
//	bright_laplace_diff_0_rd24
//	bright_laplace_diff_0_rd25
//	bright_laplace_diff_0_rd26
//	bright_laplace_diff_0_rd27
//	bright_laplace_diff_0_rd28
//	bright_laplace_diff_0_rd29
//	bright_laplace_diff_0_rd30
//	bright_laplace_diff_0_rd31
inline hw_uint<512> bright_bright_laplace_diff_0_update_0_read_bundle_read(bright_cache& bright, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_laplace_diff_0_rd0
    // bright_laplace_diff_0_rd1
    // bright_laplace_diff_0_rd2
    // bright_laplace_diff_0_rd3
    // bright_laplace_diff_0_rd4
    // bright_laplace_diff_0_rd5
    // bright_laplace_diff_0_rd6
    // bright_laplace_diff_0_rd7
    // bright_laplace_diff_0_rd8
    // bright_laplace_diff_0_rd9
    // bright_laplace_diff_0_rd10
    // bright_laplace_diff_0_rd11
    // bright_laplace_diff_0_rd12
    // bright_laplace_diff_0_rd13
    // bright_laplace_diff_0_rd14
    // bright_laplace_diff_0_rd15
    // bright_laplace_diff_0_rd16
    // bright_laplace_diff_0_rd17
    // bright_laplace_diff_0_rd18
    // bright_laplace_diff_0_rd19
    // bright_laplace_diff_0_rd20
    // bright_laplace_diff_0_rd21
    // bright_laplace_diff_0_rd22
    // bright_laplace_diff_0_rd23
    // bright_laplace_diff_0_rd24
    // bright_laplace_diff_0_rd25
    // bright_laplace_diff_0_rd26
    // bright_laplace_diff_0_rd27
    // bright_laplace_diff_0_rd28
    // bright_laplace_diff_0_rd29
    // bright_laplace_diff_0_rd30
    // bright_laplace_diff_0_rd31

	hw_uint<512> result;
	hw_uint<16> bright_laplace_diff_0_rd0_res = bright_laplace_diff_0_rd0_select(bright, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_laplace_diff_0_rd0_res);
	hw_uint<16> bright_laplace_diff_0_rd1_res = bright_laplace_diff_0_rd1_select(bright, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_laplace_diff_0_rd1_res);
	hw_uint<16> bright_laplace_diff_0_rd2_res = bright_laplace_diff_0_rd2_select(bright, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_laplace_diff_0_rd2_res);
	hw_uint<16> bright_laplace_diff_0_rd3_res = bright_laplace_diff_0_rd3_select(bright, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_laplace_diff_0_rd3_res);
	hw_uint<16> bright_laplace_diff_0_rd4_res = bright_laplace_diff_0_rd4_select(bright, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_laplace_diff_0_rd4_res);
	hw_uint<16> bright_laplace_diff_0_rd5_res = bright_laplace_diff_0_rd5_select(bright, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_laplace_diff_0_rd5_res);
	hw_uint<16> bright_laplace_diff_0_rd6_res = bright_laplace_diff_0_rd6_select(bright, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_laplace_diff_0_rd6_res);
	hw_uint<16> bright_laplace_diff_0_rd7_res = bright_laplace_diff_0_rd7_select(bright, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_laplace_diff_0_rd7_res);
	hw_uint<16> bright_laplace_diff_0_rd8_res = bright_laplace_diff_0_rd8_select(bright, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_laplace_diff_0_rd8_res);
	hw_uint<16> bright_laplace_diff_0_rd9_res = bright_laplace_diff_0_rd9_select(bright, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_laplace_diff_0_rd9_res);
	hw_uint<16> bright_laplace_diff_0_rd10_res = bright_laplace_diff_0_rd10_select(bright, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_laplace_diff_0_rd10_res);
	hw_uint<16> bright_laplace_diff_0_rd11_res = bright_laplace_diff_0_rd11_select(bright, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_laplace_diff_0_rd11_res);
	hw_uint<16> bright_laplace_diff_0_rd12_res = bright_laplace_diff_0_rd12_select(bright, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_laplace_diff_0_rd12_res);
	hw_uint<16> bright_laplace_diff_0_rd13_res = bright_laplace_diff_0_rd13_select(bright, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_laplace_diff_0_rd13_res);
	hw_uint<16> bright_laplace_diff_0_rd14_res = bright_laplace_diff_0_rd14_select(bright, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_laplace_diff_0_rd14_res);
	hw_uint<16> bright_laplace_diff_0_rd15_res = bright_laplace_diff_0_rd15_select(bright, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_laplace_diff_0_rd15_res);
	hw_uint<16> bright_laplace_diff_0_rd16_res = bright_laplace_diff_0_rd16_select(bright, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_laplace_diff_0_rd16_res);
	hw_uint<16> bright_laplace_diff_0_rd17_res = bright_laplace_diff_0_rd17_select(bright, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_laplace_diff_0_rd17_res);
	hw_uint<16> bright_laplace_diff_0_rd18_res = bright_laplace_diff_0_rd18_select(bright, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_laplace_diff_0_rd18_res);
	hw_uint<16> bright_laplace_diff_0_rd19_res = bright_laplace_diff_0_rd19_select(bright, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_laplace_diff_0_rd19_res);
	hw_uint<16> bright_laplace_diff_0_rd20_res = bright_laplace_diff_0_rd20_select(bright, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_laplace_diff_0_rd20_res);
	hw_uint<16> bright_laplace_diff_0_rd21_res = bright_laplace_diff_0_rd21_select(bright, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_laplace_diff_0_rd21_res);
	hw_uint<16> bright_laplace_diff_0_rd22_res = bright_laplace_diff_0_rd22_select(bright, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_laplace_diff_0_rd22_res);
	hw_uint<16> bright_laplace_diff_0_rd23_res = bright_laplace_diff_0_rd23_select(bright, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_laplace_diff_0_rd23_res);
	hw_uint<16> bright_laplace_diff_0_rd24_res = bright_laplace_diff_0_rd24_select(bright, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_laplace_diff_0_rd24_res);
	hw_uint<16> bright_laplace_diff_0_rd25_res = bright_laplace_diff_0_rd25_select(bright, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_laplace_diff_0_rd25_res);
	hw_uint<16> bright_laplace_diff_0_rd26_res = bright_laplace_diff_0_rd26_select(bright, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_laplace_diff_0_rd26_res);
	hw_uint<16> bright_laplace_diff_0_rd27_res = bright_laplace_diff_0_rd27_select(bright, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_laplace_diff_0_rd27_res);
	hw_uint<16> bright_laplace_diff_0_rd28_res = bright_laplace_diff_0_rd28_select(bright, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_laplace_diff_0_rd28_res);
	hw_uint<16> bright_laplace_diff_0_rd29_res = bright_laplace_diff_0_rd29_select(bright, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_laplace_diff_0_rd29_res);
	hw_uint<16> bright_laplace_diff_0_rd30_res = bright_laplace_diff_0_rd30_select(bright, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_laplace_diff_0_rd30_res);
	hw_uint<16> bright_laplace_diff_0_rd31_res = bright_laplace_diff_0_rd31_select(bright, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_laplace_diff_0_rd31_res);
	return result;
}

// bright_update_0_write
//	bright_bright_update_0_write0
//	bright_bright_update_0_write1
//	bright_bright_update_0_write2
//	bright_bright_update_0_write3
//	bright_bright_update_0_write4
//	bright_bright_update_0_write5
//	bright_bright_update_0_write6
//	bright_bright_update_0_write7
//	bright_bright_update_0_write8
//	bright_bright_update_0_write9
//	bright_bright_update_0_write10
//	bright_bright_update_0_write11
//	bright_bright_update_0_write12
//	bright_bright_update_0_write13
//	bright_bright_update_0_write14
//	bright_bright_update_0_write15
//	bright_bright_update_0_write16
//	bright_bright_update_0_write17
//	bright_bright_update_0_write18
//	bright_bright_update_0_write19
//	bright_bright_update_0_write20
//	bright_bright_update_0_write21
//	bright_bright_update_0_write22
//	bright_bright_update_0_write23
//	bright_bright_update_0_write24
//	bright_bright_update_0_write25
//	bright_bright_update_0_write26
//	bright_bright_update_0_write27
//	bright_bright_update_0_write28
//	bright_bright_update_0_write29
//	bright_bright_update_0_write30
//	bright_bright_update_0_write31
inline void bright_bright_update_0_write_bundle_write(hw_uint<512>& bright_update_0_write, bright_cache& bright, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_bright_update_0_write0_res = bright_update_0_write.extract<0, 15>();
	bright_bright_update_0_write0_write(bright_bright_update_0_write0_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write1_res = bright_update_0_write.extract<16, 31>();
	bright_bright_update_0_write1_write(bright_bright_update_0_write1_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write2_res = bright_update_0_write.extract<32, 47>();
	bright_bright_update_0_write2_write(bright_bright_update_0_write2_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write3_res = bright_update_0_write.extract<48, 63>();
	bright_bright_update_0_write3_write(bright_bright_update_0_write3_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write4_res = bright_update_0_write.extract<64, 79>();
	bright_bright_update_0_write4_write(bright_bright_update_0_write4_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write5_res = bright_update_0_write.extract<80, 95>();
	bright_bright_update_0_write5_write(bright_bright_update_0_write5_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write6_res = bright_update_0_write.extract<96, 111>();
	bright_bright_update_0_write6_write(bright_bright_update_0_write6_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write7_res = bright_update_0_write.extract<112, 127>();
	bright_bright_update_0_write7_write(bright_bright_update_0_write7_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write8_res = bright_update_0_write.extract<128, 143>();
	bright_bright_update_0_write8_write(bright_bright_update_0_write8_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write9_res = bright_update_0_write.extract<144, 159>();
	bright_bright_update_0_write9_write(bright_bright_update_0_write9_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write10_res = bright_update_0_write.extract<160, 175>();
	bright_bright_update_0_write10_write(bright_bright_update_0_write10_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write11_res = bright_update_0_write.extract<176, 191>();
	bright_bright_update_0_write11_write(bright_bright_update_0_write11_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write12_res = bright_update_0_write.extract<192, 207>();
	bright_bright_update_0_write12_write(bright_bright_update_0_write12_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write13_res = bright_update_0_write.extract<208, 223>();
	bright_bright_update_0_write13_write(bright_bright_update_0_write13_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write14_res = bright_update_0_write.extract<224, 239>();
	bright_bright_update_0_write14_write(bright_bright_update_0_write14_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write15_res = bright_update_0_write.extract<240, 255>();
	bright_bright_update_0_write15_write(bright_bright_update_0_write15_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write16_res = bright_update_0_write.extract<256, 271>();
	bright_bright_update_0_write16_write(bright_bright_update_0_write16_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write17_res = bright_update_0_write.extract<272, 287>();
	bright_bright_update_0_write17_write(bright_bright_update_0_write17_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write18_res = bright_update_0_write.extract<288, 303>();
	bright_bright_update_0_write18_write(bright_bright_update_0_write18_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write19_res = bright_update_0_write.extract<304, 319>();
	bright_bright_update_0_write19_write(bright_bright_update_0_write19_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write20_res = bright_update_0_write.extract<320, 335>();
	bright_bright_update_0_write20_write(bright_bright_update_0_write20_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write21_res = bright_update_0_write.extract<336, 351>();
	bright_bright_update_0_write21_write(bright_bright_update_0_write21_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write22_res = bright_update_0_write.extract<352, 367>();
	bright_bright_update_0_write22_write(bright_bright_update_0_write22_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write23_res = bright_update_0_write.extract<368, 383>();
	bright_bright_update_0_write23_write(bright_bright_update_0_write23_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write24_res = bright_update_0_write.extract<384, 399>();
	bright_bright_update_0_write24_write(bright_bright_update_0_write24_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write25_res = bright_update_0_write.extract<400, 415>();
	bright_bright_update_0_write25_write(bright_bright_update_0_write25_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write26_res = bright_update_0_write.extract<416, 431>();
	bright_bright_update_0_write26_write(bright_bright_update_0_write26_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write27_res = bright_update_0_write.extract<432, 447>();
	bright_bright_update_0_write27_write(bright_bright_update_0_write27_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write28_res = bright_update_0_write.extract<448, 463>();
	bright_bright_update_0_write28_write(bright_bright_update_0_write28_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write29_res = bright_update_0_write.extract<464, 479>();
	bright_bright_update_0_write29_write(bright_bright_update_0_write29_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write30_res = bright_update_0_write.extract<480, 495>();
	bright_bright_update_0_write30_write(bright_bright_update_0_write30_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write31_res = bright_update_0_write.extract<496, 511>();
	bright_bright_update_0_write31_write(bright_bright_update_0_write31_res, bright, d0, d1, dynamic_address);
}

// bright_weights_update_0_read
//	bright_weights_rd0
//	bright_weights_rd1
//	bright_weights_rd2
//	bright_weights_rd3
//	bright_weights_rd4
//	bright_weights_rd5
//	bright_weights_rd6
//	bright_weights_rd7
//	bright_weights_rd8
//	bright_weights_rd9
//	bright_weights_rd10
//	bright_weights_rd11
//	bright_weights_rd12
//	bright_weights_rd13
//	bright_weights_rd14
//	bright_weights_rd15
//	bright_weights_rd16
//	bright_weights_rd17
//	bright_weights_rd18
//	bright_weights_rd19
//	bright_weights_rd20
//	bright_weights_rd21
//	bright_weights_rd22
//	bright_weights_rd23
//	bright_weights_rd24
//	bright_weights_rd25
//	bright_weights_rd26
//	bright_weights_rd27
//	bright_weights_rd28
//	bright_weights_rd29
//	bright_weights_rd30
//	bright_weights_rd31
inline hw_uint<512> bright_bright_weights_update_0_read_bundle_read(bright_cache& bright, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_weights_rd0
    // bright_weights_rd1
    // bright_weights_rd2
    // bright_weights_rd3
    // bright_weights_rd4
    // bright_weights_rd5
    // bright_weights_rd6
    // bright_weights_rd7
    // bright_weights_rd8
    // bright_weights_rd9
    // bright_weights_rd10
    // bright_weights_rd11
    // bright_weights_rd12
    // bright_weights_rd13
    // bright_weights_rd14
    // bright_weights_rd15
    // bright_weights_rd16
    // bright_weights_rd17
    // bright_weights_rd18
    // bright_weights_rd19
    // bright_weights_rd20
    // bright_weights_rd21
    // bright_weights_rd22
    // bright_weights_rd23
    // bright_weights_rd24
    // bright_weights_rd25
    // bright_weights_rd26
    // bright_weights_rd27
    // bright_weights_rd28
    // bright_weights_rd29
    // bright_weights_rd30
    // bright_weights_rd31

	hw_uint<512> result;
	hw_uint<16> bright_weights_rd0_res = bright_weights_rd0_select(bright, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_weights_rd0_res);
	hw_uint<16> bright_weights_rd1_res = bright_weights_rd1_select(bright, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_weights_rd1_res);
	hw_uint<16> bright_weights_rd2_res = bright_weights_rd2_select(bright, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_weights_rd2_res);
	hw_uint<16> bright_weights_rd3_res = bright_weights_rd3_select(bright, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_weights_rd3_res);
	hw_uint<16> bright_weights_rd4_res = bright_weights_rd4_select(bright, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_weights_rd4_res);
	hw_uint<16> bright_weights_rd5_res = bright_weights_rd5_select(bright, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_weights_rd5_res);
	hw_uint<16> bright_weights_rd6_res = bright_weights_rd6_select(bright, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_weights_rd6_res);
	hw_uint<16> bright_weights_rd7_res = bright_weights_rd7_select(bright, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_weights_rd7_res);
	hw_uint<16> bright_weights_rd8_res = bright_weights_rd8_select(bright, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_weights_rd8_res);
	hw_uint<16> bright_weights_rd9_res = bright_weights_rd9_select(bright, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_weights_rd9_res);
	hw_uint<16> bright_weights_rd10_res = bright_weights_rd10_select(bright, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_weights_rd10_res);
	hw_uint<16> bright_weights_rd11_res = bright_weights_rd11_select(bright, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_weights_rd11_res);
	hw_uint<16> bright_weights_rd12_res = bright_weights_rd12_select(bright, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_weights_rd12_res);
	hw_uint<16> bright_weights_rd13_res = bright_weights_rd13_select(bright, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_weights_rd13_res);
	hw_uint<16> bright_weights_rd14_res = bright_weights_rd14_select(bright, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_weights_rd14_res);
	hw_uint<16> bright_weights_rd15_res = bright_weights_rd15_select(bright, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_weights_rd15_res);
	hw_uint<16> bright_weights_rd16_res = bright_weights_rd16_select(bright, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_weights_rd16_res);
	hw_uint<16> bright_weights_rd17_res = bright_weights_rd17_select(bright, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_weights_rd17_res);
	hw_uint<16> bright_weights_rd18_res = bright_weights_rd18_select(bright, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_weights_rd18_res);
	hw_uint<16> bright_weights_rd19_res = bright_weights_rd19_select(bright, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_weights_rd19_res);
	hw_uint<16> bright_weights_rd20_res = bright_weights_rd20_select(bright, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_weights_rd20_res);
	hw_uint<16> bright_weights_rd21_res = bright_weights_rd21_select(bright, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_weights_rd21_res);
	hw_uint<16> bright_weights_rd22_res = bright_weights_rd22_select(bright, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_weights_rd22_res);
	hw_uint<16> bright_weights_rd23_res = bright_weights_rd23_select(bright, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_weights_rd23_res);
	hw_uint<16> bright_weights_rd24_res = bright_weights_rd24_select(bright, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_weights_rd24_res);
	hw_uint<16> bright_weights_rd25_res = bright_weights_rd25_select(bright, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_weights_rd25_res);
	hw_uint<16> bright_weights_rd26_res = bright_weights_rd26_select(bright, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_weights_rd26_res);
	hw_uint<16> bright_weights_rd27_res = bright_weights_rd27_select(bright, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_weights_rd27_res);
	hw_uint<16> bright_weights_rd28_res = bright_weights_rd28_select(bright, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_weights_rd28_res);
	hw_uint<16> bright_weights_rd29_res = bright_weights_rd29_select(bright, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_weights_rd29_res);
	hw_uint<16> bright_weights_rd30_res = bright_weights_rd30_select(bright, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_weights_rd30_res);
	hw_uint<16> bright_weights_rd31_res = bright_weights_rd31_select(bright, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_weights_rd31_res);
	return result;
}

#include "hw_classes.h"

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_to_bright_gauss_ds_1_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_to_bright_gauss_ds_1_rd1_cache {
	// RAM Box: {[2, 1890], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_to_bright_gauss_ds_1_rd10_cache {
	// RAM Box: {[20, 1908], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_to_bright_gauss_ds_1_rd11_cache {
	// RAM Box: {[22, 1910], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_to_bright_gauss_ds_1_rd12_cache {
	// RAM Box: {[24, 1912], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_to_bright_gauss_ds_1_rd13_cache {
	// RAM Box: {[26, 1914], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_to_bright_gauss_ds_1_rd14_cache {
	// RAM Box: {[28, 1916], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_to_bright_gauss_ds_1_rd15_cache {
	// RAM Box: {[30, 1918], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_to_bright_gauss_ds_1_rd2_cache {
	// RAM Box: {[4, 1892], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_to_bright_gauss_ds_1_rd3_cache {
	// RAM Box: {[6, 1894], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_to_bright_gauss_ds_1_rd4_cache {
	// RAM Box: {[8, 1896], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_to_bright_gauss_ds_1_rd5_cache {
	// RAM Box: {[10, 1898], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_to_bright_gauss_ds_1_rd6_cache {
	// RAM Box: {[12, 1900], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_to_bright_gauss_ds_1_rd7_cache {
	// RAM Box: {[14, 1902], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_to_bright_gauss_ds_1_rd8_cache {
	// RAM Box: {[16, 1904], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_to_bright_gauss_ds_1_rd9_cache {
	// RAM Box: {[18, 1906], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_blur_1_cache {
  // # of banks: 16
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_to_bright_gauss_ds_1_rd0_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_to_bright_gauss_ds_1_rd0;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_to_bright_gauss_ds_1_rd1_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_to_bright_gauss_ds_1_rd1;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_to_bright_gauss_ds_1_rd10_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_to_bright_gauss_ds_1_rd10;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_to_bright_gauss_ds_1_rd11_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_to_bright_gauss_ds_1_rd11;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_to_bright_gauss_ds_1_rd12_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_to_bright_gauss_ds_1_rd12;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_to_bright_gauss_ds_1_rd13_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_to_bright_gauss_ds_1_rd13;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_to_bright_gauss_ds_1_rd14_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_to_bright_gauss_ds_1_rd14;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_to_bright_gauss_ds_1_rd15_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_to_bright_gauss_ds_1_rd15;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_to_bright_gauss_ds_1_rd2_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_to_bright_gauss_ds_1_rd2;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_to_bright_gauss_ds_1_rd3_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_to_bright_gauss_ds_1_rd3;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_to_bright_gauss_ds_1_rd4_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_to_bright_gauss_ds_1_rd4;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_to_bright_gauss_ds_1_rd5_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_to_bright_gauss_ds_1_rd5;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_to_bright_gauss_ds_1_rd6_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_to_bright_gauss_ds_1_rd6;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_to_bright_gauss_ds_1_rd7_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_to_bright_gauss_ds_1_rd7;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_to_bright_gauss_ds_1_rd8_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_to_bright_gauss_ds_1_rd8;
  bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_to_bright_gauss_ds_1_rd9_cache bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_to_bright_gauss_ds_1_rd9;
};



inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_to_bright_gauss_ds_1_rd0.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write1_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write1, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_to_bright_gauss_ds_1_rd5.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write11_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write11, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_to_bright_gauss_ds_1_rd6.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write13_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write13, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_to_bright_gauss_ds_1_rd7.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write15_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write15, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_to_bright_gauss_ds_1_rd8.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write17_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write17, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_to_bright_gauss_ds_1_rd9.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write19_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write19, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_to_bright_gauss_ds_1_rd1.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_to_bright_gauss_ds_1_rd10.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write21_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write21, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_to_bright_gauss_ds_1_rd11.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write23_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write23, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_to_bright_gauss_ds_1_rd12.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write25_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write25, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_to_bright_gauss_ds_1_rd13.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write27_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write27, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_to_bright_gauss_ds_1_rd14.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write29_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write29, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write3_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write3, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_to_bright_gauss_ds_1_rd15.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write31_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write31, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_to_bright_gauss_ds_1_rd2.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write5_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write5, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_to_bright_gauss_ds_1_rd3.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write7_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write7, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_to_bright_gauss_ds_1_rd4.push(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8);
}

inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write9_write(hw_uint<16>& bright_gauss_blur_1_bright_gauss_blur_1_update_0_write9, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline hw_uint<16> bright_gauss_ds_1_rd0_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd0 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_to_bright_gauss_ds_1_rd0.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd1_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd1 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[2 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_to_bright_gauss_ds_1_rd1.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd10_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd10 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[20 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_to_bright_gauss_ds_1_rd10.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd11_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd11 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[22 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_to_bright_gauss_ds_1_rd11.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd12_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd12 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[24 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_to_bright_gauss_ds_1_rd12.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd13_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd13 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[26 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_to_bright_gauss_ds_1_rd13.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd14_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd14 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[28 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_to_bright_gauss_ds_1_rd14.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd15_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd15 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[30 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_to_bright_gauss_ds_1_rd15.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd2_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd2 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[4 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_to_bright_gauss_ds_1_rd2.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd3_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd3 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[6 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_to_bright_gauss_ds_1_rd3.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd4_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd4 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[8 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_to_bright_gauss_ds_1_rd4.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd5_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd5 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[10 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_to_bright_gauss_ds_1_rd5.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd6_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd6 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[12 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_to_bright_gauss_ds_1_rd6.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd7_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd7 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[14 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_to_bright_gauss_ds_1_rd7.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd8_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd8 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[16 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_to_bright_gauss_ds_1_rd8.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_gauss_ds_1_rd9_select(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_gauss_ds_1_rd9 read pattern: { bright_gauss_ds_1_update_0[d0, d1] -> bright_gauss_blur_1[18 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18 = bright_gauss_blur_1.bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_to_bright_gauss_ds_1_rd9.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18;
  return 0;
}

// # of bundles = 2
// bright_gauss_blur_1_update_0_write
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write1
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write3
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write5
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write7
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write9
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write11
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write13
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write15
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write17
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write19
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write21
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write23
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write25
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write27
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write29
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30
//	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write31
inline void bright_gauss_blur_1_bright_gauss_blur_1_update_0_write_bundle_write(hw_uint<512>& bright_gauss_blur_1_update_0_write, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_res = bright_gauss_blur_1_update_0_write.extract<0, 15>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write0_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write1_res = bright_gauss_blur_1_update_0_write.extract<16, 31>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write1_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write1_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_res = bright_gauss_blur_1_update_0_write.extract<32, 47>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write2_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write3_res = bright_gauss_blur_1_update_0_write.extract<48, 63>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write3_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write3_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_res = bright_gauss_blur_1_update_0_write.extract<64, 79>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write4_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write5_res = bright_gauss_blur_1_update_0_write.extract<80, 95>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write5_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write5_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_res = bright_gauss_blur_1_update_0_write.extract<96, 111>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write6_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write7_res = bright_gauss_blur_1_update_0_write.extract<112, 127>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write7_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write7_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_res = bright_gauss_blur_1_update_0_write.extract<128, 143>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write8_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write9_res = bright_gauss_blur_1_update_0_write.extract<144, 159>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write9_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write9_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_res = bright_gauss_blur_1_update_0_write.extract<160, 175>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write10_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write11_res = bright_gauss_blur_1_update_0_write.extract<176, 191>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write11_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write11_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_res = bright_gauss_blur_1_update_0_write.extract<192, 207>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write12_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write13_res = bright_gauss_blur_1_update_0_write.extract<208, 223>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write13_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write13_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_res = bright_gauss_blur_1_update_0_write.extract<224, 239>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write14_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write15_res = bright_gauss_blur_1_update_0_write.extract<240, 255>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write15_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write15_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_res = bright_gauss_blur_1_update_0_write.extract<256, 271>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write16_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write17_res = bright_gauss_blur_1_update_0_write.extract<272, 287>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write17_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write17_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_res = bright_gauss_blur_1_update_0_write.extract<288, 303>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write18_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write19_res = bright_gauss_blur_1_update_0_write.extract<304, 319>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write19_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write19_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_res = bright_gauss_blur_1_update_0_write.extract<320, 335>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write20_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write21_res = bright_gauss_blur_1_update_0_write.extract<336, 351>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write21_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write21_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_res = bright_gauss_blur_1_update_0_write.extract<352, 367>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write22_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write23_res = bright_gauss_blur_1_update_0_write.extract<368, 383>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write23_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write23_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_res = bright_gauss_blur_1_update_0_write.extract<384, 399>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write24_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write25_res = bright_gauss_blur_1_update_0_write.extract<400, 415>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write25_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write25_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_res = bright_gauss_blur_1_update_0_write.extract<416, 431>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write26_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write27_res = bright_gauss_blur_1_update_0_write.extract<432, 447>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write27_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write27_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_res = bright_gauss_blur_1_update_0_write.extract<448, 463>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write28_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write29_res = bright_gauss_blur_1_update_0_write.extract<464, 479>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write29_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write29_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_res = bright_gauss_blur_1_update_0_write.extract<480, 495>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write30_res, bright_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_blur_1_bright_gauss_blur_1_update_0_write31_res = bright_gauss_blur_1_update_0_write.extract<496, 511>();
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write31_write(bright_gauss_blur_1_bright_gauss_blur_1_update_0_write31_res, bright_gauss_blur_1, d0, d1, dynamic_address);
}

// bright_gauss_ds_1_update_0_read
//	bright_gauss_ds_1_rd0
//	bright_gauss_ds_1_rd1
//	bright_gauss_ds_1_rd2
//	bright_gauss_ds_1_rd3
//	bright_gauss_ds_1_rd4
//	bright_gauss_ds_1_rd5
//	bright_gauss_ds_1_rd6
//	bright_gauss_ds_1_rd7
//	bright_gauss_ds_1_rd8
//	bright_gauss_ds_1_rd9
//	bright_gauss_ds_1_rd10
//	bright_gauss_ds_1_rd11
//	bright_gauss_ds_1_rd12
//	bright_gauss_ds_1_rd13
//	bright_gauss_ds_1_rd14
//	bright_gauss_ds_1_rd15
inline hw_uint<256> bright_gauss_blur_1_bright_gauss_ds_1_update_0_read_bundle_read(bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // bright_gauss_ds_1_rd0
    // bright_gauss_ds_1_rd1
    // bright_gauss_ds_1_rd2
    // bright_gauss_ds_1_rd3
    // bright_gauss_ds_1_rd4
    // bright_gauss_ds_1_rd5
    // bright_gauss_ds_1_rd6
    // bright_gauss_ds_1_rd7
    // bright_gauss_ds_1_rd8
    // bright_gauss_ds_1_rd9
    // bright_gauss_ds_1_rd10
    // bright_gauss_ds_1_rd11
    // bright_gauss_ds_1_rd12
    // bright_gauss_ds_1_rd13
    // bright_gauss_ds_1_rd14
    // bright_gauss_ds_1_rd15

	hw_uint<256> result;
	hw_uint<16> bright_gauss_ds_1_rd0_res = bright_gauss_ds_1_rd0_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<0, 256>(result, bright_gauss_ds_1_rd0_res);
	hw_uint<16> bright_gauss_ds_1_rd1_res = bright_gauss_ds_1_rd1_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<16, 256>(result, bright_gauss_ds_1_rd1_res);
	hw_uint<16> bright_gauss_ds_1_rd2_res = bright_gauss_ds_1_rd2_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<32, 256>(result, bright_gauss_ds_1_rd2_res);
	hw_uint<16> bright_gauss_ds_1_rd3_res = bright_gauss_ds_1_rd3_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<48, 256>(result, bright_gauss_ds_1_rd3_res);
	hw_uint<16> bright_gauss_ds_1_rd4_res = bright_gauss_ds_1_rd4_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<64, 256>(result, bright_gauss_ds_1_rd4_res);
	hw_uint<16> bright_gauss_ds_1_rd5_res = bright_gauss_ds_1_rd5_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<80, 256>(result, bright_gauss_ds_1_rd5_res);
	hw_uint<16> bright_gauss_ds_1_rd6_res = bright_gauss_ds_1_rd6_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<96, 256>(result, bright_gauss_ds_1_rd6_res);
	hw_uint<16> bright_gauss_ds_1_rd7_res = bright_gauss_ds_1_rd7_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<112, 256>(result, bright_gauss_ds_1_rd7_res);
	hw_uint<16> bright_gauss_ds_1_rd8_res = bright_gauss_ds_1_rd8_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<128, 256>(result, bright_gauss_ds_1_rd8_res);
	hw_uint<16> bright_gauss_ds_1_rd9_res = bright_gauss_ds_1_rd9_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<144, 256>(result, bright_gauss_ds_1_rd9_res);
	hw_uint<16> bright_gauss_ds_1_rd10_res = bright_gauss_ds_1_rd10_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<160, 256>(result, bright_gauss_ds_1_rd10_res);
	hw_uint<16> bright_gauss_ds_1_rd11_res = bright_gauss_ds_1_rd11_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<176, 256>(result, bright_gauss_ds_1_rd11_res);
	hw_uint<16> bright_gauss_ds_1_rd12_res = bright_gauss_ds_1_rd12_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<192, 256>(result, bright_gauss_ds_1_rd12_res);
	hw_uint<16> bright_gauss_ds_1_rd13_res = bright_gauss_ds_1_rd13_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<208, 256>(result, bright_gauss_ds_1_rd13_res);
	hw_uint<16> bright_gauss_ds_1_rd14_res = bright_gauss_ds_1_rd14_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<224, 256>(result, bright_gauss_ds_1_rd14_res);
	hw_uint<16> bright_gauss_ds_1_rd15_res = bright_gauss_ds_1_rd15_select(bright_gauss_blur_1, d0, d1, dynamic_address);
	set_at<240, 256>(result, bright_gauss_ds_1_rd15_res);
	return result;
}

#include "hw_classes.h"

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd0_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd1_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd10_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd11_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd12_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd13_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd14_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd15_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd16_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd17_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd18_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd19_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd2_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd20_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd21_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd22_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd23_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd24_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd25_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd26_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd27_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd28_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd29_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd3_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd30_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd31_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd4_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd5_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd6_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd7_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd8_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd9_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_fused_level_1_rd0_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_fused_level_1_rd1_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_fused_level_1_rd10_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_fused_level_1_rd11_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_fused_level_1_rd12_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_fused_level_1_rd13_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_fused_level_1_rd14_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_fused_level_1_rd15_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_fused_level_1_rd2_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_fused_level_1_rd3_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_fused_level_1_rd4_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_fused_level_1_rd5_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_fused_level_1_rd6_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_fused_level_1_rd7_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_fused_level_1_rd8_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_fused_level_1_rd9_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_gauss_ds_1_cache {
  // # of banks: 48
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd0_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd0;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd1_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd1;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd10_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd10;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd11_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd11;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd12_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd12;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd13_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd13;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd14_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd14;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd15_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd15;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd16_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd16;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd17_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd17;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd18_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd18;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd19_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd19;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd2_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd2;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd20_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd20;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd21_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd21;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd22_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd22;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd23_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd23;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd24_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd24;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd25_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd25;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd26_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd26;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd27_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd27;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd28_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd28;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd29_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd29;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd3_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd3;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd30_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd30;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd31_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd31;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd4_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd4;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd5_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd5;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd6_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd6;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd7_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd7;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd8_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd8;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd9_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd9;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_fused_level_1_rd0_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_fused_level_1_rd0;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_fused_level_1_rd1_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_fused_level_1_rd1;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_fused_level_1_rd10_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_fused_level_1_rd10;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_fused_level_1_rd11_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_fused_level_1_rd11;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_fused_level_1_rd12_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_fused_level_1_rd12;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_fused_level_1_rd13_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_fused_level_1_rd13;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_fused_level_1_rd14_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_fused_level_1_rd14;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_fused_level_1_rd15_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_fused_level_1_rd15;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_fused_level_1_rd2_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_fused_level_1_rd2;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_fused_level_1_rd3_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_fused_level_1_rd3;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_fused_level_1_rd4_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_fused_level_1_rd4;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_fused_level_1_rd5_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_fused_level_1_rd5;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_fused_level_1_rd6_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_fused_level_1_rd6;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_fused_level_1_rd7_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_fused_level_1_rd7;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_fused_level_1_rd8_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_fused_level_1_rd8;
  bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_fused_level_1_rd9_cache bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_fused_level_1_rd9;
};



inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd0.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd1.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_fused_level_1_rd0.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd2.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd3.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_fused_level_1_rd1.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd20.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd21.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_fused_level_1_rd10.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd22.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd23.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_fused_level_1_rd11.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd24.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd25.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_fused_level_1_rd12.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd26.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd27.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_fused_level_1_rd13.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd28.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd29.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_fused_level_1_rd14.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd30.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd31.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_fused_level_1_rd15.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd4.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd5.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_fused_level_1_rd2.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd6.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd7.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_fused_level_1_rd3.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd8.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd9.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_fused_level_1_rd4.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd10.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd11.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_fused_level_1_rd5.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd12.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd13.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_fused_level_1_rd6.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd14.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd15.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_fused_level_1_rd7.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd16.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd17.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_fused_level_1_rd8.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8);
}

inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_write(hw_uint<16>& bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd18.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd19.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9);
  bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_fused_level_1_rd9.push(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9);
}

inline hw_uint<16> bright_laplace_us_0_rd0_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd0 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd0.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd1_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd1 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_bright_laplace_us_0_rd1.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd10_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd10 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[5 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd10.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd11_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd11 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[5 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_bright_laplace_us_0_rd11.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd12_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd12 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[6 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd12.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd13_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd13 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[6 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_bright_laplace_us_0_rd13.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd14_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd14 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[7 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd14.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd15_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd15 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[7 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_bright_laplace_us_0_rd15.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd16_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd16 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[8 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd16.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd17_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd17 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[8 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_bright_laplace_us_0_rd17.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd18_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd18 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[9 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd18.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd19_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd19 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[9 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_bright_laplace_us_0_rd19.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd2_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd2 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[1 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd2.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd20_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd20 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[10 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd20.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd21_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd21 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[10 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_bright_laplace_us_0_rd21.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd22_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd22 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[11 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd22.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd23_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd23 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[11 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_bright_laplace_us_0_rd23.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd24_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd24 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[12 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd24.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd25_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd25 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[12 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_bright_laplace_us_0_rd25.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd26_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd26 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[13 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd26.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd27_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd27 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[13 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_bright_laplace_us_0_rd27.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd28_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd28 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[14 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd28.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd29_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd29 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[14 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_bright_laplace_us_0_rd29.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd3_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd3 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[1 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_bright_laplace_us_0_rd3.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd30_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd30 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[15 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd30.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd31_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd31 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[15 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_bright_laplace_us_0_rd31.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd4_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd4 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[2 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd4.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd5_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd5 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[2 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_bright_laplace_us_0_rd5.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd6_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd6 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[3 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd6.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd7_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd7 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[3 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_bright_laplace_us_0_rd7.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd8_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd8 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[4 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd8.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_laplace_us_0_rd9_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_us_0_rd9 read pattern: { bright_laplace_us_0_update_0[d0, d1] -> bright_gauss_ds_1[4 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_bright_laplace_us_0_rd9.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_1_rd0_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd0 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_to_fused_level_1_rd0.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_1_rd1_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd1 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[1 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_to_fused_level_1_rd1.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_1_rd10_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd10 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[10 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_to_fused_level_1_rd10.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_1_rd11_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd11 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[11 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_to_fused_level_1_rd11.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_1_rd12_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd12 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[12 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_to_fused_level_1_rd12.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_1_rd13_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd13 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[13 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_to_fused_level_1_rd13.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_1_rd14_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd14 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[14 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_to_fused_level_1_rd14.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_1_rd15_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd15 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[15 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_to_fused_level_1_rd15.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_1_rd2_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd2 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[2 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_to_fused_level_1_rd2.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_1_rd3_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd3 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[3 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_to_fused_level_1_rd3.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_1_rd4_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd4 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[4 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_to_fused_level_1_rd4.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_1_rd5_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd5 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[5 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_to_fused_level_1_rd5.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_1_rd6_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd6 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[6 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_to_fused_level_1_rd6.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_1_rd7_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd7 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[7 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_to_fused_level_1_rd7.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_1_rd8_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd8 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[8 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_to_fused_level_1_rd8.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_1_rd9_select(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd9 read pattern: { fused_level_1_update_0[d0, d1] -> bright_gauss_ds_1[9 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9 = bright_gauss_ds_1.bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_to_fused_level_1_rd9.peek(/* one reader or all rams */ 0);
  return value_bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_gauss_ds_1_update_0_write
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14
//	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15
inline void bright_gauss_ds_1_bright_gauss_ds_1_update_0_write_bundle_write(hw_uint<256>& bright_gauss_ds_1_update_0_write, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_res = bright_gauss_ds_1_update_0_write.extract<0, 15>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write0_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_res = bright_gauss_ds_1_update_0_write.extract<16, 31>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write1_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_res = bright_gauss_ds_1_update_0_write.extract<32, 47>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write2_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_res = bright_gauss_ds_1_update_0_write.extract<48, 63>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write3_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_res = bright_gauss_ds_1_update_0_write.extract<64, 79>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write4_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_res = bright_gauss_ds_1_update_0_write.extract<80, 95>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write5_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_res = bright_gauss_ds_1_update_0_write.extract<96, 111>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write6_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_res = bright_gauss_ds_1_update_0_write.extract<112, 127>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write7_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_res = bright_gauss_ds_1_update_0_write.extract<128, 143>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write8_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_res = bright_gauss_ds_1_update_0_write.extract<144, 159>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write9_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_res = bright_gauss_ds_1_update_0_write.extract<160, 175>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write10_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_res = bright_gauss_ds_1_update_0_write.extract<176, 191>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write11_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_res = bright_gauss_ds_1_update_0_write.extract<192, 207>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write12_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_res = bright_gauss_ds_1_update_0_write.extract<208, 223>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write13_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_res = bright_gauss_ds_1_update_0_write.extract<224, 239>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write14_res, bright_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_res = bright_gauss_ds_1_update_0_write.extract<240, 255>();
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_write(bright_gauss_ds_1_bright_gauss_ds_1_update_0_write15_res, bright_gauss_ds_1, d0, d1, dynamic_address);
}

// bright_laplace_us_0_update_0_read
//	bright_laplace_us_0_rd0
//	bright_laplace_us_0_rd1
//	bright_laplace_us_0_rd2
//	bright_laplace_us_0_rd3
//	bright_laplace_us_0_rd4
//	bright_laplace_us_0_rd5
//	bright_laplace_us_0_rd6
//	bright_laplace_us_0_rd7
//	bright_laplace_us_0_rd8
//	bright_laplace_us_0_rd9
//	bright_laplace_us_0_rd10
//	bright_laplace_us_0_rd11
//	bright_laplace_us_0_rd12
//	bright_laplace_us_0_rd13
//	bright_laplace_us_0_rd14
//	bright_laplace_us_0_rd15
//	bright_laplace_us_0_rd16
//	bright_laplace_us_0_rd17
//	bright_laplace_us_0_rd18
//	bright_laplace_us_0_rd19
//	bright_laplace_us_0_rd20
//	bright_laplace_us_0_rd21
//	bright_laplace_us_0_rd22
//	bright_laplace_us_0_rd23
//	bright_laplace_us_0_rd24
//	bright_laplace_us_0_rd25
//	bright_laplace_us_0_rd26
//	bright_laplace_us_0_rd27
//	bright_laplace_us_0_rd28
//	bright_laplace_us_0_rd29
//	bright_laplace_us_0_rd30
//	bright_laplace_us_0_rd31
inline hw_uint<512> bright_gauss_ds_1_bright_laplace_us_0_update_0_read_bundle_read(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_laplace_us_0_rd0
    // bright_laplace_us_0_rd1
    // bright_laplace_us_0_rd2
    // bright_laplace_us_0_rd3
    // bright_laplace_us_0_rd4
    // bright_laplace_us_0_rd5
    // bright_laplace_us_0_rd6
    // bright_laplace_us_0_rd7
    // bright_laplace_us_0_rd8
    // bright_laplace_us_0_rd9
    // bright_laplace_us_0_rd10
    // bright_laplace_us_0_rd11
    // bright_laplace_us_0_rd12
    // bright_laplace_us_0_rd13
    // bright_laplace_us_0_rd14
    // bright_laplace_us_0_rd15
    // bright_laplace_us_0_rd16
    // bright_laplace_us_0_rd17
    // bright_laplace_us_0_rd18
    // bright_laplace_us_0_rd19
    // bright_laplace_us_0_rd20
    // bright_laplace_us_0_rd21
    // bright_laplace_us_0_rd22
    // bright_laplace_us_0_rd23
    // bright_laplace_us_0_rd24
    // bright_laplace_us_0_rd25
    // bright_laplace_us_0_rd26
    // bright_laplace_us_0_rd27
    // bright_laplace_us_0_rd28
    // bright_laplace_us_0_rd29
    // bright_laplace_us_0_rd30
    // bright_laplace_us_0_rd31

	hw_uint<512> result;
	hw_uint<16> bright_laplace_us_0_rd0_res = bright_laplace_us_0_rd0_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_laplace_us_0_rd0_res);
	hw_uint<16> bright_laplace_us_0_rd1_res = bright_laplace_us_0_rd1_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_laplace_us_0_rd1_res);
	hw_uint<16> bright_laplace_us_0_rd2_res = bright_laplace_us_0_rd2_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_laplace_us_0_rd2_res);
	hw_uint<16> bright_laplace_us_0_rd3_res = bright_laplace_us_0_rd3_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_laplace_us_0_rd3_res);
	hw_uint<16> bright_laplace_us_0_rd4_res = bright_laplace_us_0_rd4_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_laplace_us_0_rd4_res);
	hw_uint<16> bright_laplace_us_0_rd5_res = bright_laplace_us_0_rd5_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_laplace_us_0_rd5_res);
	hw_uint<16> bright_laplace_us_0_rd6_res = bright_laplace_us_0_rd6_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_laplace_us_0_rd6_res);
	hw_uint<16> bright_laplace_us_0_rd7_res = bright_laplace_us_0_rd7_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_laplace_us_0_rd7_res);
	hw_uint<16> bright_laplace_us_0_rd8_res = bright_laplace_us_0_rd8_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_laplace_us_0_rd8_res);
	hw_uint<16> bright_laplace_us_0_rd9_res = bright_laplace_us_0_rd9_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_laplace_us_0_rd9_res);
	hw_uint<16> bright_laplace_us_0_rd10_res = bright_laplace_us_0_rd10_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_laplace_us_0_rd10_res);
	hw_uint<16> bright_laplace_us_0_rd11_res = bright_laplace_us_0_rd11_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_laplace_us_0_rd11_res);
	hw_uint<16> bright_laplace_us_0_rd12_res = bright_laplace_us_0_rd12_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_laplace_us_0_rd12_res);
	hw_uint<16> bright_laplace_us_0_rd13_res = bright_laplace_us_0_rd13_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_laplace_us_0_rd13_res);
	hw_uint<16> bright_laplace_us_0_rd14_res = bright_laplace_us_0_rd14_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_laplace_us_0_rd14_res);
	hw_uint<16> bright_laplace_us_0_rd15_res = bright_laplace_us_0_rd15_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_laplace_us_0_rd15_res);
	hw_uint<16> bright_laplace_us_0_rd16_res = bright_laplace_us_0_rd16_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_laplace_us_0_rd16_res);
	hw_uint<16> bright_laplace_us_0_rd17_res = bright_laplace_us_0_rd17_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_laplace_us_0_rd17_res);
	hw_uint<16> bright_laplace_us_0_rd18_res = bright_laplace_us_0_rd18_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_laplace_us_0_rd18_res);
	hw_uint<16> bright_laplace_us_0_rd19_res = bright_laplace_us_0_rd19_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_laplace_us_0_rd19_res);
	hw_uint<16> bright_laplace_us_0_rd20_res = bright_laplace_us_0_rd20_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_laplace_us_0_rd20_res);
	hw_uint<16> bright_laplace_us_0_rd21_res = bright_laplace_us_0_rd21_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_laplace_us_0_rd21_res);
	hw_uint<16> bright_laplace_us_0_rd22_res = bright_laplace_us_0_rd22_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_laplace_us_0_rd22_res);
	hw_uint<16> bright_laplace_us_0_rd23_res = bright_laplace_us_0_rd23_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_laplace_us_0_rd23_res);
	hw_uint<16> bright_laplace_us_0_rd24_res = bright_laplace_us_0_rd24_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_laplace_us_0_rd24_res);
	hw_uint<16> bright_laplace_us_0_rd25_res = bright_laplace_us_0_rd25_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_laplace_us_0_rd25_res);
	hw_uint<16> bright_laplace_us_0_rd26_res = bright_laplace_us_0_rd26_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_laplace_us_0_rd26_res);
	hw_uint<16> bright_laplace_us_0_rd27_res = bright_laplace_us_0_rd27_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_laplace_us_0_rd27_res);
	hw_uint<16> bright_laplace_us_0_rd28_res = bright_laplace_us_0_rd28_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_laplace_us_0_rd28_res);
	hw_uint<16> bright_laplace_us_0_rd29_res = bright_laplace_us_0_rd29_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_laplace_us_0_rd29_res);
	hw_uint<16> bright_laplace_us_0_rd30_res = bright_laplace_us_0_rd30_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_laplace_us_0_rd30_res);
	hw_uint<16> bright_laplace_us_0_rd31_res = bright_laplace_us_0_rd31_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_laplace_us_0_rd31_res);
	return result;
}

// fused_level_1_update_0_read
//	fused_level_1_rd0
//	fused_level_1_rd1
//	fused_level_1_rd2
//	fused_level_1_rd3
//	fused_level_1_rd4
//	fused_level_1_rd5
//	fused_level_1_rd6
//	fused_level_1_rd7
//	fused_level_1_rd8
//	fused_level_1_rd9
//	fused_level_1_rd10
//	fused_level_1_rd11
//	fused_level_1_rd12
//	fused_level_1_rd13
//	fused_level_1_rd14
//	fused_level_1_rd15
inline hw_uint<256> bright_gauss_ds_1_fused_level_1_update_0_read_bundle_read(bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // fused_level_1_rd0
    // fused_level_1_rd1
    // fused_level_1_rd2
    // fused_level_1_rd3
    // fused_level_1_rd4
    // fused_level_1_rd5
    // fused_level_1_rd6
    // fused_level_1_rd7
    // fused_level_1_rd8
    // fused_level_1_rd9
    // fused_level_1_rd10
    // fused_level_1_rd11
    // fused_level_1_rd12
    // fused_level_1_rd13
    // fused_level_1_rd14
    // fused_level_1_rd15

	hw_uint<256> result;
	hw_uint<16> fused_level_1_rd0_res = fused_level_1_rd0_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<0, 256>(result, fused_level_1_rd0_res);
	hw_uint<16> fused_level_1_rd1_res = fused_level_1_rd1_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<16, 256>(result, fused_level_1_rd1_res);
	hw_uint<16> fused_level_1_rd2_res = fused_level_1_rd2_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<32, 256>(result, fused_level_1_rd2_res);
	hw_uint<16> fused_level_1_rd3_res = fused_level_1_rd3_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<48, 256>(result, fused_level_1_rd3_res);
	hw_uint<16> fused_level_1_rd4_res = fused_level_1_rd4_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<64, 256>(result, fused_level_1_rd4_res);
	hw_uint<16> fused_level_1_rd5_res = fused_level_1_rd5_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<80, 256>(result, fused_level_1_rd5_res);
	hw_uint<16> fused_level_1_rd6_res = fused_level_1_rd6_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<96, 256>(result, fused_level_1_rd6_res);
	hw_uint<16> fused_level_1_rd7_res = fused_level_1_rd7_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<112, 256>(result, fused_level_1_rd7_res);
	hw_uint<16> fused_level_1_rd8_res = fused_level_1_rd8_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<128, 256>(result, fused_level_1_rd8_res);
	hw_uint<16> fused_level_1_rd9_res = fused_level_1_rd9_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<144, 256>(result, fused_level_1_rd9_res);
	hw_uint<16> fused_level_1_rd10_res = fused_level_1_rd10_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<160, 256>(result, fused_level_1_rd10_res);
	hw_uint<16> fused_level_1_rd11_res = fused_level_1_rd11_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<176, 256>(result, fused_level_1_rd11_res);
	hw_uint<16> fused_level_1_rd12_res = fused_level_1_rd12_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<192, 256>(result, fused_level_1_rd12_res);
	hw_uint<16> fused_level_1_rd13_res = fused_level_1_rd13_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<208, 256>(result, fused_level_1_rd13_res);
	hw_uint<16> fused_level_1_rd14_res = fused_level_1_rd14_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<224, 256>(result, fused_level_1_rd14_res);
	hw_uint<16> fused_level_1_rd15_res = fused_level_1_rd15_select(bright_gauss_ds_1, d0, d1, dynamic_address);
	set_at<240, 256>(result, fused_level_1_rd15_res);
	return result;
}

#include "hw_classes.h"

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_to_fused_level_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_to_fused_level_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_to_fused_level_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_to_fused_level_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_to_fused_level_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_to_fused_level_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_to_fused_level_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_to_fused_level_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_to_fused_level_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_to_fused_level_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_to_fused_level_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_to_fused_level_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_to_fused_level_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_to_fused_level_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_to_fused_level_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_to_fused_level_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_to_fused_level_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_to_fused_level_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_to_fused_level_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_to_fused_level_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_to_fused_level_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_to_fused_level_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_to_fused_level_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_to_fused_level_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_to_fused_level_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_to_fused_level_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_to_fused_level_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_to_fused_level_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_to_fused_level_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_to_fused_level_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_to_fused_level_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_to_fused_level_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_diff_0_cache {
  // # of banks: 32
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_to_fused_level_0_rd0_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_to_fused_level_0_rd0;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_to_fused_level_0_rd1_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_to_fused_level_0_rd1;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_to_fused_level_0_rd10_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_to_fused_level_0_rd10;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_to_fused_level_0_rd11_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_to_fused_level_0_rd11;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_to_fused_level_0_rd12_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_to_fused_level_0_rd12;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_to_fused_level_0_rd13_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_to_fused_level_0_rd13;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_to_fused_level_0_rd14_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_to_fused_level_0_rd14;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_to_fused_level_0_rd15_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_to_fused_level_0_rd15;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_to_fused_level_0_rd16_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_to_fused_level_0_rd16;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_to_fused_level_0_rd17_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_to_fused_level_0_rd17;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_to_fused_level_0_rd18_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_to_fused_level_0_rd18;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_to_fused_level_0_rd19_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_to_fused_level_0_rd19;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_to_fused_level_0_rd2_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_to_fused_level_0_rd2;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_to_fused_level_0_rd20_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_to_fused_level_0_rd20;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_to_fused_level_0_rd21_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_to_fused_level_0_rd21;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_to_fused_level_0_rd22_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_to_fused_level_0_rd22;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_to_fused_level_0_rd23_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_to_fused_level_0_rd23;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_to_fused_level_0_rd24_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_to_fused_level_0_rd24;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_to_fused_level_0_rd25_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_to_fused_level_0_rd25;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_to_fused_level_0_rd26_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_to_fused_level_0_rd26;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_to_fused_level_0_rd27_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_to_fused_level_0_rd27;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_to_fused_level_0_rd28_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_to_fused_level_0_rd28;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_to_fused_level_0_rd29_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_to_fused_level_0_rd29;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_to_fused_level_0_rd3_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_to_fused_level_0_rd3;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_to_fused_level_0_rd30_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_to_fused_level_0_rd30;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_to_fused_level_0_rd31_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_to_fused_level_0_rd31;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_to_fused_level_0_rd4_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_to_fused_level_0_rd4;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_to_fused_level_0_rd5_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_to_fused_level_0_rd5;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_to_fused_level_0_rd6_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_to_fused_level_0_rd6;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_to_fused_level_0_rd7_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_to_fused_level_0_rd7;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_to_fused_level_0_rd8_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_to_fused_level_0_rd8;
  bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_to_fused_level_0_rd9_cache bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_to_fused_level_0_rd9;
};



inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_to_fused_level_0_rd0.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_to_fused_level_0_rd1.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_to_fused_level_0_rd10.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_to_fused_level_0_rd11.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_to_fused_level_0_rd12.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_to_fused_level_0_rd13.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_to_fused_level_0_rd14.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_to_fused_level_0_rd15.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_to_fused_level_0_rd16.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_to_fused_level_0_rd17.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_to_fused_level_0_rd18.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_to_fused_level_0_rd19.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_to_fused_level_0_rd2.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_to_fused_level_0_rd20.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_to_fused_level_0_rd21.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_to_fused_level_0_rd22.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_to_fused_level_0_rd23.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_to_fused_level_0_rd24.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_to_fused_level_0_rd25.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_to_fused_level_0_rd26.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_to_fused_level_0_rd27.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_to_fused_level_0_rd28.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_to_fused_level_0_rd29.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_to_fused_level_0_rd3.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_to_fused_level_0_rd30.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_to_fused_level_0_rd31.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_to_fused_level_0_rd4.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_to_fused_level_0_rd5.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_to_fused_level_0_rd6.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_to_fused_level_0_rd7.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_to_fused_level_0_rd8.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8);
}

inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_write(hw_uint<16>& bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_to_fused_level_0_rd9.push(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9);
}

inline hw_uint<16> fused_level_0_rd0_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_to_fused_level_0_rd0.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_to_fused_level_0_rd1.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_to_fused_level_0_rd10.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_to_fused_level_0_rd11.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_to_fused_level_0_rd12.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_to_fused_level_0_rd13.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_to_fused_level_0_rd14.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_to_fused_level_0_rd15.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_to_fused_level_0_rd16.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_to_fused_level_0_rd17.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_to_fused_level_0_rd18.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_to_fused_level_0_rd19.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_to_fused_level_0_rd2.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_to_fused_level_0_rd20.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_to_fused_level_0_rd21.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_to_fused_level_0_rd22.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_to_fused_level_0_rd23.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_to_fused_level_0_rd24.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_to_fused_level_0_rd25.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_to_fused_level_0_rd26.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_to_fused_level_0_rd27.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_to_fused_level_0_rd28.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_to_fused_level_0_rd29.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_to_fused_level_0_rd3.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_to_fused_level_0_rd30.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_to_fused_level_0_rd31.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_to_fused_level_0_rd4.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_to_fused_level_0_rd5.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_to_fused_level_0_rd6.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_to_fused_level_0_rd7.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_to_fused_level_0_rd8.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> bright_laplace_diff_0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9 = bright_laplace_diff_0.bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_to_fused_level_0_rd9.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// bright_laplace_diff_0_update_0_write
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30
//	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31
inline void bright_laplace_diff_0_bright_laplace_diff_0_update_0_write_bundle_write(hw_uint<512>& bright_laplace_diff_0_update_0_write, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_res = bright_laplace_diff_0_update_0_write.extract<0, 15>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write0_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_res = bright_laplace_diff_0_update_0_write.extract<16, 31>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write1_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_res = bright_laplace_diff_0_update_0_write.extract<32, 47>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write2_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_res = bright_laplace_diff_0_update_0_write.extract<48, 63>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write3_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_res = bright_laplace_diff_0_update_0_write.extract<64, 79>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write4_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_res = bright_laplace_diff_0_update_0_write.extract<80, 95>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write5_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_res = bright_laplace_diff_0_update_0_write.extract<96, 111>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write6_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_res = bright_laplace_diff_0_update_0_write.extract<112, 127>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write7_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_res = bright_laplace_diff_0_update_0_write.extract<128, 143>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write8_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_res = bright_laplace_diff_0_update_0_write.extract<144, 159>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write9_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_res = bright_laplace_diff_0_update_0_write.extract<160, 175>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write10_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_res = bright_laplace_diff_0_update_0_write.extract<176, 191>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write11_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_res = bright_laplace_diff_0_update_0_write.extract<192, 207>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write12_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_res = bright_laplace_diff_0_update_0_write.extract<208, 223>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write13_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_res = bright_laplace_diff_0_update_0_write.extract<224, 239>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write14_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_res = bright_laplace_diff_0_update_0_write.extract<240, 255>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write15_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_res = bright_laplace_diff_0_update_0_write.extract<256, 271>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write16_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_res = bright_laplace_diff_0_update_0_write.extract<272, 287>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write17_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_res = bright_laplace_diff_0_update_0_write.extract<288, 303>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write18_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_res = bright_laplace_diff_0_update_0_write.extract<304, 319>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write19_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_res = bright_laplace_diff_0_update_0_write.extract<320, 335>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write20_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_res = bright_laplace_diff_0_update_0_write.extract<336, 351>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write21_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_res = bright_laplace_diff_0_update_0_write.extract<352, 367>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write22_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_res = bright_laplace_diff_0_update_0_write.extract<368, 383>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write23_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_res = bright_laplace_diff_0_update_0_write.extract<384, 399>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write24_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_res = bright_laplace_diff_0_update_0_write.extract<400, 415>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write25_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_res = bright_laplace_diff_0_update_0_write.extract<416, 431>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write26_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_res = bright_laplace_diff_0_update_0_write.extract<432, 447>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write27_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_res = bright_laplace_diff_0_update_0_write.extract<448, 463>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write28_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_res = bright_laplace_diff_0_update_0_write.extract<464, 479>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write29_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_res = bright_laplace_diff_0_update_0_write.extract<480, 495>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write30_res, bright_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_res = bright_laplace_diff_0_update_0_write.extract<496, 511>();
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_write(bright_laplace_diff_0_bright_laplace_diff_0_update_0_write31_res, bright_laplace_diff_0, d0, d1, dynamic_address);
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
inline hw_uint<512> bright_laplace_diff_0_fused_level_0_update_0_read_bundle_read(bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31

	hw_uint<512> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<0, 512>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<16, 512>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<32, 512>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<48, 512>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<64, 512>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<80, 512>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<96, 512>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<112, 512>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<128, 512>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<144, 512>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<160, 512>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<176, 512>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<192, 512>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<208, 512>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<224, 512>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<240, 512>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<256, 512>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<272, 512>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<288, 512>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<304, 512>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<320, 512>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<336, 512>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<352, 512>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<368, 512>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<384, 512>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<400, 512>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<416, 512>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<432, 512>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<448, 512>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<464, 512>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<480, 512>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(bright_laplace_diff_0, d0, d1, dynamic_address);
	set_at<496, 512>(result, fused_level_0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write0_to_bright_laplace_diff_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write1_to_bright_laplace_diff_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write10_to_bright_laplace_diff_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write11_to_bright_laplace_diff_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write12_to_bright_laplace_diff_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write13_to_bright_laplace_diff_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write14_to_bright_laplace_diff_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write15_to_bright_laplace_diff_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write16_to_bright_laplace_diff_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write17_to_bright_laplace_diff_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write18_to_bright_laplace_diff_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write19_to_bright_laplace_diff_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write2_to_bright_laplace_diff_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write20_to_bright_laplace_diff_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write21_to_bright_laplace_diff_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write22_to_bright_laplace_diff_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write23_to_bright_laplace_diff_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write24_to_bright_laplace_diff_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write25_to_bright_laplace_diff_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write26_to_bright_laplace_diff_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write27_to_bright_laplace_diff_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write28_to_bright_laplace_diff_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write29_to_bright_laplace_diff_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write3_to_bright_laplace_diff_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write30_to_bright_laplace_diff_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write31_to_bright_laplace_diff_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write4_to_bright_laplace_diff_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write5_to_bright_laplace_diff_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write6_to_bright_laplace_diff_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write7_to_bright_laplace_diff_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write8_to_bright_laplace_diff_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_bright_laplace_us_0_update_0_write9_to_bright_laplace_diff_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_laplace_us_0_cache {
  // # of banks: 32
  bright_laplace_us_0_bright_laplace_us_0_update_0_write0_to_bright_laplace_diff_0_rd0_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write0_to_bright_laplace_diff_0_rd0;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write1_to_bright_laplace_diff_0_rd1_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write1_to_bright_laplace_diff_0_rd1;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write10_to_bright_laplace_diff_0_rd10_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write10_to_bright_laplace_diff_0_rd10;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write11_to_bright_laplace_diff_0_rd11_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write11_to_bright_laplace_diff_0_rd11;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write12_to_bright_laplace_diff_0_rd12_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write12_to_bright_laplace_diff_0_rd12;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write13_to_bright_laplace_diff_0_rd13_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write13_to_bright_laplace_diff_0_rd13;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write14_to_bright_laplace_diff_0_rd14_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write14_to_bright_laplace_diff_0_rd14;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write15_to_bright_laplace_diff_0_rd15_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write15_to_bright_laplace_diff_0_rd15;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write16_to_bright_laplace_diff_0_rd16_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write16_to_bright_laplace_diff_0_rd16;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write17_to_bright_laplace_diff_0_rd17_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write17_to_bright_laplace_diff_0_rd17;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write18_to_bright_laplace_diff_0_rd18_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write18_to_bright_laplace_diff_0_rd18;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write19_to_bright_laplace_diff_0_rd19_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write19_to_bright_laplace_diff_0_rd19;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write2_to_bright_laplace_diff_0_rd2_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write2_to_bright_laplace_diff_0_rd2;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write20_to_bright_laplace_diff_0_rd20_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write20_to_bright_laplace_diff_0_rd20;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write21_to_bright_laplace_diff_0_rd21_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write21_to_bright_laplace_diff_0_rd21;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write22_to_bright_laplace_diff_0_rd22_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write22_to_bright_laplace_diff_0_rd22;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write23_to_bright_laplace_diff_0_rd23_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write23_to_bright_laplace_diff_0_rd23;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write24_to_bright_laplace_diff_0_rd24_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write24_to_bright_laplace_diff_0_rd24;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write25_to_bright_laplace_diff_0_rd25_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write25_to_bright_laplace_diff_0_rd25;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write26_to_bright_laplace_diff_0_rd26_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write26_to_bright_laplace_diff_0_rd26;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write27_to_bright_laplace_diff_0_rd27_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write27_to_bright_laplace_diff_0_rd27;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write28_to_bright_laplace_diff_0_rd28_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write28_to_bright_laplace_diff_0_rd28;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write29_to_bright_laplace_diff_0_rd29_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write29_to_bright_laplace_diff_0_rd29;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write3_to_bright_laplace_diff_0_rd3_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write3_to_bright_laplace_diff_0_rd3;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write30_to_bright_laplace_diff_0_rd30_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write30_to_bright_laplace_diff_0_rd30;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write31_to_bright_laplace_diff_0_rd31_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write31_to_bright_laplace_diff_0_rd31;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write4_to_bright_laplace_diff_0_rd4_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write4_to_bright_laplace_diff_0_rd4;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write5_to_bright_laplace_diff_0_rd5_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write5_to_bright_laplace_diff_0_rd5;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write6_to_bright_laplace_diff_0_rd6_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write6_to_bright_laplace_diff_0_rd6;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write7_to_bright_laplace_diff_0_rd7_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write7_to_bright_laplace_diff_0_rd7;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write8_to_bright_laplace_diff_0_rd8_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write8_to_bright_laplace_diff_0_rd8;
  bright_laplace_us_0_bright_laplace_us_0_update_0_write9_to_bright_laplace_diff_0_rd9_cache bright_laplace_us_0_bright_laplace_us_0_update_0_write9_to_bright_laplace_diff_0_rd9;
};



inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write0_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write0, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write0_to_bright_laplace_diff_0_rd0.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write0);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write1_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write1, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write1_to_bright_laplace_diff_0_rd1.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write1);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write10_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write10, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write10_to_bright_laplace_diff_0_rd10.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write10);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write11_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write11, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write11_to_bright_laplace_diff_0_rd11.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write11);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write12_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write12, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write12_to_bright_laplace_diff_0_rd12.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write12);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write13_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write13, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write13_to_bright_laplace_diff_0_rd13.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write13);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write14_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write14, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write14_to_bright_laplace_diff_0_rd14.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write14);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write15_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write15, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write15_to_bright_laplace_diff_0_rd15.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write15);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write16_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write16, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write16_to_bright_laplace_diff_0_rd16.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write16);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write17_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write17, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write17_to_bright_laplace_diff_0_rd17.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write17);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write18_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write18, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write18_to_bright_laplace_diff_0_rd18.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write18);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write19_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write19, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write19_to_bright_laplace_diff_0_rd19.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write19);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write2_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write2, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write2_to_bright_laplace_diff_0_rd2.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write2);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write20_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write20, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write20_to_bright_laplace_diff_0_rd20.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write20);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write21_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write21, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write21_to_bright_laplace_diff_0_rd21.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write21);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write22_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write22, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write22_to_bright_laplace_diff_0_rd22.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write22);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write23_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write23, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write23_to_bright_laplace_diff_0_rd23.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write23);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write24_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write24, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write24_to_bright_laplace_diff_0_rd24.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write24);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write25_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write25, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write25_to_bright_laplace_diff_0_rd25.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write25);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write26_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write26, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write26_to_bright_laplace_diff_0_rd26.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write26);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write27_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write27, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write27_to_bright_laplace_diff_0_rd27.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write27);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write28_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write28, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write28_to_bright_laplace_diff_0_rd28.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write28);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write29_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write29, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write29_to_bright_laplace_diff_0_rd29.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write29);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write3_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write3, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write3_to_bright_laplace_diff_0_rd3.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write3);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write30_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write30, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write30_to_bright_laplace_diff_0_rd30.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write30);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write31_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write31, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write31_to_bright_laplace_diff_0_rd31.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write31);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write4_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write4, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write4_to_bright_laplace_diff_0_rd4.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write4);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write5_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write5, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write5_to_bright_laplace_diff_0_rd5.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write5);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write6_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write6, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write6_to_bright_laplace_diff_0_rd6.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write6);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write7_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write7, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write7_to_bright_laplace_diff_0_rd7.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write7);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write8_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write8, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write8_to_bright_laplace_diff_0_rd8.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write8);
}

inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write9_write(hw_uint<16>& bright_laplace_us_0_bright_laplace_us_0_update_0_write9, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write9_to_bright_laplace_diff_0_rd9.push(bright_laplace_us_0_bright_laplace_us_0_update_0_write9);
}

inline hw_uint<16> bright_laplace_diff_0_rd0_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd0 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write0 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write0_to_bright_laplace_diff_0_rd0.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd1_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd1 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write1 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write1_to_bright_laplace_diff_0_rd1.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd10_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd10 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write10 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write10_to_bright_laplace_diff_0_rd10.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd11_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd11 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write11 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write11_to_bright_laplace_diff_0_rd11.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd12_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd12 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write12 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write12_to_bright_laplace_diff_0_rd12.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd13_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd13 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write13 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write13_to_bright_laplace_diff_0_rd13.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd14_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd14 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write14 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write14_to_bright_laplace_diff_0_rd14.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd15_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd15 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write15 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write15_to_bright_laplace_diff_0_rd15.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd16_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd16 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write16 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write16_to_bright_laplace_diff_0_rd16.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd17_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd17 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write17 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write17_to_bright_laplace_diff_0_rd17.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd18_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd18 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write18 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write18_to_bright_laplace_diff_0_rd18.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd19_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd19 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write19 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write19_to_bright_laplace_diff_0_rd19.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd2_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd2 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write2 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write2_to_bright_laplace_diff_0_rd2.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd20_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd20 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write20 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write20_to_bright_laplace_diff_0_rd20.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd21_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd21 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write21 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write21_to_bright_laplace_diff_0_rd21.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd22_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd22 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write22 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write22_to_bright_laplace_diff_0_rd22.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd23_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd23 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write23 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write23_to_bright_laplace_diff_0_rd23.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd24_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd24 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write24 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write24_to_bright_laplace_diff_0_rd24.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd25_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd25 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write25 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write25_to_bright_laplace_diff_0_rd25.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd26_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd26 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write26 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write26_to_bright_laplace_diff_0_rd26.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd27_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd27 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write27 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write27_to_bright_laplace_diff_0_rd27.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd28_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd28 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write28 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write28_to_bright_laplace_diff_0_rd28.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd29_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd29 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write29 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write29_to_bright_laplace_diff_0_rd29.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd3_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd3 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write3 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write3_to_bright_laplace_diff_0_rd3.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd30_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd30 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write30 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write30_to_bright_laplace_diff_0_rd30.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd31_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd31 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write31 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write31_to_bright_laplace_diff_0_rd31.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd4_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd4 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write4 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write4_to_bright_laplace_diff_0_rd4.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd5_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd5 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write5 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write5_to_bright_laplace_diff_0_rd5.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd6_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd6 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write6 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write6_to_bright_laplace_diff_0_rd6.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd7_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd7 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write7 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write7_to_bright_laplace_diff_0_rd7.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd8_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd8 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write8 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write8_to_bright_laplace_diff_0_rd8.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_laplace_diff_0_rd9_select(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_laplace_diff_0_rd9 read pattern: { bright_laplace_diff_0_update_0[d0, d1] -> bright_laplace_us_0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_laplace_us_0_bright_laplace_us_0_update_0_write9 = bright_laplace_us_0.bright_laplace_us_0_bright_laplace_us_0_update_0_write9_to_bright_laplace_diff_0_rd9.peek(/* one reader or all rams */ 0);
  return value_bright_laplace_us_0_bright_laplace_us_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// bright_laplace_diff_0_update_0_read
//	bright_laplace_diff_0_rd0
//	bright_laplace_diff_0_rd1
//	bright_laplace_diff_0_rd2
//	bright_laplace_diff_0_rd3
//	bright_laplace_diff_0_rd4
//	bright_laplace_diff_0_rd5
//	bright_laplace_diff_0_rd6
//	bright_laplace_diff_0_rd7
//	bright_laplace_diff_0_rd8
//	bright_laplace_diff_0_rd9
//	bright_laplace_diff_0_rd10
//	bright_laplace_diff_0_rd11
//	bright_laplace_diff_0_rd12
//	bright_laplace_diff_0_rd13
//	bright_laplace_diff_0_rd14
//	bright_laplace_diff_0_rd15
//	bright_laplace_diff_0_rd16
//	bright_laplace_diff_0_rd17
//	bright_laplace_diff_0_rd18
//	bright_laplace_diff_0_rd19
//	bright_laplace_diff_0_rd20
//	bright_laplace_diff_0_rd21
//	bright_laplace_diff_0_rd22
//	bright_laplace_diff_0_rd23
//	bright_laplace_diff_0_rd24
//	bright_laplace_diff_0_rd25
//	bright_laplace_diff_0_rd26
//	bright_laplace_diff_0_rd27
//	bright_laplace_diff_0_rd28
//	bright_laplace_diff_0_rd29
//	bright_laplace_diff_0_rd30
//	bright_laplace_diff_0_rd31
inline hw_uint<512> bright_laplace_us_0_bright_laplace_diff_0_update_0_read_bundle_read(bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_laplace_diff_0_rd0
    // bright_laplace_diff_0_rd1
    // bright_laplace_diff_0_rd2
    // bright_laplace_diff_0_rd3
    // bright_laplace_diff_0_rd4
    // bright_laplace_diff_0_rd5
    // bright_laplace_diff_0_rd6
    // bright_laplace_diff_0_rd7
    // bright_laplace_diff_0_rd8
    // bright_laplace_diff_0_rd9
    // bright_laplace_diff_0_rd10
    // bright_laplace_diff_0_rd11
    // bright_laplace_diff_0_rd12
    // bright_laplace_diff_0_rd13
    // bright_laplace_diff_0_rd14
    // bright_laplace_diff_0_rd15
    // bright_laplace_diff_0_rd16
    // bright_laplace_diff_0_rd17
    // bright_laplace_diff_0_rd18
    // bright_laplace_diff_0_rd19
    // bright_laplace_diff_0_rd20
    // bright_laplace_diff_0_rd21
    // bright_laplace_diff_0_rd22
    // bright_laplace_diff_0_rd23
    // bright_laplace_diff_0_rd24
    // bright_laplace_diff_0_rd25
    // bright_laplace_diff_0_rd26
    // bright_laplace_diff_0_rd27
    // bright_laplace_diff_0_rd28
    // bright_laplace_diff_0_rd29
    // bright_laplace_diff_0_rd30
    // bright_laplace_diff_0_rd31

	hw_uint<512> result;
	hw_uint<16> bright_laplace_diff_0_rd0_res = bright_laplace_diff_0_rd0_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_laplace_diff_0_rd0_res);
	hw_uint<16> bright_laplace_diff_0_rd1_res = bright_laplace_diff_0_rd1_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_laplace_diff_0_rd1_res);
	hw_uint<16> bright_laplace_diff_0_rd2_res = bright_laplace_diff_0_rd2_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_laplace_diff_0_rd2_res);
	hw_uint<16> bright_laplace_diff_0_rd3_res = bright_laplace_diff_0_rd3_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_laplace_diff_0_rd3_res);
	hw_uint<16> bright_laplace_diff_0_rd4_res = bright_laplace_diff_0_rd4_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_laplace_diff_0_rd4_res);
	hw_uint<16> bright_laplace_diff_0_rd5_res = bright_laplace_diff_0_rd5_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_laplace_diff_0_rd5_res);
	hw_uint<16> bright_laplace_diff_0_rd6_res = bright_laplace_diff_0_rd6_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_laplace_diff_0_rd6_res);
	hw_uint<16> bright_laplace_diff_0_rd7_res = bright_laplace_diff_0_rd7_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_laplace_diff_0_rd7_res);
	hw_uint<16> bright_laplace_diff_0_rd8_res = bright_laplace_diff_0_rd8_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_laplace_diff_0_rd8_res);
	hw_uint<16> bright_laplace_diff_0_rd9_res = bright_laplace_diff_0_rd9_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_laplace_diff_0_rd9_res);
	hw_uint<16> bright_laplace_diff_0_rd10_res = bright_laplace_diff_0_rd10_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_laplace_diff_0_rd10_res);
	hw_uint<16> bright_laplace_diff_0_rd11_res = bright_laplace_diff_0_rd11_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_laplace_diff_0_rd11_res);
	hw_uint<16> bright_laplace_diff_0_rd12_res = bright_laplace_diff_0_rd12_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_laplace_diff_0_rd12_res);
	hw_uint<16> bright_laplace_diff_0_rd13_res = bright_laplace_diff_0_rd13_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_laplace_diff_0_rd13_res);
	hw_uint<16> bright_laplace_diff_0_rd14_res = bright_laplace_diff_0_rd14_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_laplace_diff_0_rd14_res);
	hw_uint<16> bright_laplace_diff_0_rd15_res = bright_laplace_diff_0_rd15_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_laplace_diff_0_rd15_res);
	hw_uint<16> bright_laplace_diff_0_rd16_res = bright_laplace_diff_0_rd16_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_laplace_diff_0_rd16_res);
	hw_uint<16> bright_laplace_diff_0_rd17_res = bright_laplace_diff_0_rd17_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_laplace_diff_0_rd17_res);
	hw_uint<16> bright_laplace_diff_0_rd18_res = bright_laplace_diff_0_rd18_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_laplace_diff_0_rd18_res);
	hw_uint<16> bright_laplace_diff_0_rd19_res = bright_laplace_diff_0_rd19_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_laplace_diff_0_rd19_res);
	hw_uint<16> bright_laplace_diff_0_rd20_res = bright_laplace_diff_0_rd20_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_laplace_diff_0_rd20_res);
	hw_uint<16> bright_laplace_diff_0_rd21_res = bright_laplace_diff_0_rd21_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_laplace_diff_0_rd21_res);
	hw_uint<16> bright_laplace_diff_0_rd22_res = bright_laplace_diff_0_rd22_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_laplace_diff_0_rd22_res);
	hw_uint<16> bright_laplace_diff_0_rd23_res = bright_laplace_diff_0_rd23_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_laplace_diff_0_rd23_res);
	hw_uint<16> bright_laplace_diff_0_rd24_res = bright_laplace_diff_0_rd24_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_laplace_diff_0_rd24_res);
	hw_uint<16> bright_laplace_diff_0_rd25_res = bright_laplace_diff_0_rd25_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_laplace_diff_0_rd25_res);
	hw_uint<16> bright_laplace_diff_0_rd26_res = bright_laplace_diff_0_rd26_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_laplace_diff_0_rd26_res);
	hw_uint<16> bright_laplace_diff_0_rd27_res = bright_laplace_diff_0_rd27_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_laplace_diff_0_rd27_res);
	hw_uint<16> bright_laplace_diff_0_rd28_res = bright_laplace_diff_0_rd28_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_laplace_diff_0_rd28_res);
	hw_uint<16> bright_laplace_diff_0_rd29_res = bright_laplace_diff_0_rd29_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_laplace_diff_0_rd29_res);
	hw_uint<16> bright_laplace_diff_0_rd30_res = bright_laplace_diff_0_rd30_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_laplace_diff_0_rd30_res);
	hw_uint<16> bright_laplace_diff_0_rd31_res = bright_laplace_diff_0_rd31_select(bright_laplace_us_0, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_laplace_diff_0_rd31_res);
	return result;
}

// bright_laplace_us_0_update_0_write
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write0
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write1
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write2
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write3
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write4
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write5
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write6
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write7
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write8
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write9
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write10
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write11
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write12
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write13
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write14
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write15
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write16
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write17
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write18
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write19
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write20
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write21
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write22
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write23
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write24
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write25
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write26
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write27
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write28
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write29
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write30
//	bright_laplace_us_0_bright_laplace_us_0_update_0_write31
inline void bright_laplace_us_0_bright_laplace_us_0_update_0_write_bundle_write(hw_uint<512>& bright_laplace_us_0_update_0_write, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write0_res = bright_laplace_us_0_update_0_write.extract<0, 15>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write0_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write0_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write1_res = bright_laplace_us_0_update_0_write.extract<16, 31>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write1_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write1_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write2_res = bright_laplace_us_0_update_0_write.extract<32, 47>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write2_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write2_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write3_res = bright_laplace_us_0_update_0_write.extract<48, 63>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write3_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write3_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write4_res = bright_laplace_us_0_update_0_write.extract<64, 79>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write4_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write4_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write5_res = bright_laplace_us_0_update_0_write.extract<80, 95>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write5_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write5_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write6_res = bright_laplace_us_0_update_0_write.extract<96, 111>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write6_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write6_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write7_res = bright_laplace_us_0_update_0_write.extract<112, 127>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write7_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write7_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write8_res = bright_laplace_us_0_update_0_write.extract<128, 143>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write8_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write8_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write9_res = bright_laplace_us_0_update_0_write.extract<144, 159>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write9_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write9_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write10_res = bright_laplace_us_0_update_0_write.extract<160, 175>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write10_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write10_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write11_res = bright_laplace_us_0_update_0_write.extract<176, 191>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write11_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write11_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write12_res = bright_laplace_us_0_update_0_write.extract<192, 207>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write12_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write12_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write13_res = bright_laplace_us_0_update_0_write.extract<208, 223>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write13_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write13_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write14_res = bright_laplace_us_0_update_0_write.extract<224, 239>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write14_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write14_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write15_res = bright_laplace_us_0_update_0_write.extract<240, 255>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write15_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write15_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write16_res = bright_laplace_us_0_update_0_write.extract<256, 271>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write16_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write16_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write17_res = bright_laplace_us_0_update_0_write.extract<272, 287>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write17_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write17_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write18_res = bright_laplace_us_0_update_0_write.extract<288, 303>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write18_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write18_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write19_res = bright_laplace_us_0_update_0_write.extract<304, 319>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write19_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write19_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write20_res = bright_laplace_us_0_update_0_write.extract<320, 335>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write20_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write20_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write21_res = bright_laplace_us_0_update_0_write.extract<336, 351>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write21_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write21_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write22_res = bright_laplace_us_0_update_0_write.extract<352, 367>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write22_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write22_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write23_res = bright_laplace_us_0_update_0_write.extract<368, 383>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write23_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write23_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write24_res = bright_laplace_us_0_update_0_write.extract<384, 399>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write24_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write24_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write25_res = bright_laplace_us_0_update_0_write.extract<400, 415>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write25_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write25_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write26_res = bright_laplace_us_0_update_0_write.extract<416, 431>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write26_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write26_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write27_res = bright_laplace_us_0_update_0_write.extract<432, 447>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write27_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write27_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write28_res = bright_laplace_us_0_update_0_write.extract<448, 463>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write28_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write28_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write29_res = bright_laplace_us_0_update_0_write.extract<464, 479>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write29_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write29_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write30_res = bright_laplace_us_0_update_0_write.extract<480, 495>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write30_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write30_res, bright_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> bright_laplace_us_0_bright_laplace_us_0_update_0_write31_res = bright_laplace_us_0_update_0_write.extract<496, 511>();
	bright_laplace_us_0_bright_laplace_us_0_update_0_write31_write(bright_laplace_us_0_bright_laplace_us_0_update_0_write31_res, bright_laplace_us_0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct bright_weights_bright_weights_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[-32, 1920], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[-31, 1921], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[-22, 1930], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[-21, 1931], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[-20, 1932], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[-19, 1933], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[-18, 1934], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[-17, 1935], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[-16, 1936], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[-15, 1937], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[-14, 1938], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[-13, 1939], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[-30, 1922], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[-12, 1940], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[-11, 1941], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[-10, 1942], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[-9, 1943], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[-8, 1944], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[-7, 1945], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[-6, 1946], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[-5, 1947], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[-4, 1948], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[-3, 1949], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[-29, 1923], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[-2, 1950], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[-1, 1951], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[-28, 1924], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[-27, 1925], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[-26, 1926], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[-25, 1927], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[-24, 1928], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[-23, 1929], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_cache {
  // # of banks: 32
  bright_weights_bright_weights_update_0_write0_merged_banks_2_cache bright_weights_bright_weights_update_0_write0_merged_banks_2;
  bright_weights_bright_weights_update_0_write1_merged_banks_2_cache bright_weights_bright_weights_update_0_write1_merged_banks_2;
  bright_weights_bright_weights_update_0_write10_merged_banks_2_cache bright_weights_bright_weights_update_0_write10_merged_banks_2;
  bright_weights_bright_weights_update_0_write11_merged_banks_2_cache bright_weights_bright_weights_update_0_write11_merged_banks_2;
  bright_weights_bright_weights_update_0_write12_merged_banks_2_cache bright_weights_bright_weights_update_0_write12_merged_banks_2;
  bright_weights_bright_weights_update_0_write13_merged_banks_2_cache bright_weights_bright_weights_update_0_write13_merged_banks_2;
  bright_weights_bright_weights_update_0_write14_merged_banks_2_cache bright_weights_bright_weights_update_0_write14_merged_banks_2;
  bright_weights_bright_weights_update_0_write15_merged_banks_2_cache bright_weights_bright_weights_update_0_write15_merged_banks_2;
  bright_weights_bright_weights_update_0_write16_merged_banks_2_cache bright_weights_bright_weights_update_0_write16_merged_banks_2;
  bright_weights_bright_weights_update_0_write17_merged_banks_2_cache bright_weights_bright_weights_update_0_write17_merged_banks_2;
  bright_weights_bright_weights_update_0_write18_merged_banks_2_cache bright_weights_bright_weights_update_0_write18_merged_banks_2;
  bright_weights_bright_weights_update_0_write19_merged_banks_2_cache bright_weights_bright_weights_update_0_write19_merged_banks_2;
  bright_weights_bright_weights_update_0_write2_merged_banks_2_cache bright_weights_bright_weights_update_0_write2_merged_banks_2;
  bright_weights_bright_weights_update_0_write20_merged_banks_2_cache bright_weights_bright_weights_update_0_write20_merged_banks_2;
  bright_weights_bright_weights_update_0_write21_merged_banks_2_cache bright_weights_bright_weights_update_0_write21_merged_banks_2;
  bright_weights_bright_weights_update_0_write22_merged_banks_2_cache bright_weights_bright_weights_update_0_write22_merged_banks_2;
  bright_weights_bright_weights_update_0_write23_merged_banks_2_cache bright_weights_bright_weights_update_0_write23_merged_banks_2;
  bright_weights_bright_weights_update_0_write24_merged_banks_2_cache bright_weights_bright_weights_update_0_write24_merged_banks_2;
  bright_weights_bright_weights_update_0_write25_merged_banks_2_cache bright_weights_bright_weights_update_0_write25_merged_banks_2;
  bright_weights_bright_weights_update_0_write26_merged_banks_2_cache bright_weights_bright_weights_update_0_write26_merged_banks_2;
  bright_weights_bright_weights_update_0_write27_merged_banks_2_cache bright_weights_bright_weights_update_0_write27_merged_banks_2;
  bright_weights_bright_weights_update_0_write28_merged_banks_2_cache bright_weights_bright_weights_update_0_write28_merged_banks_2;
  bright_weights_bright_weights_update_0_write29_merged_banks_2_cache bright_weights_bright_weights_update_0_write29_merged_banks_2;
  bright_weights_bright_weights_update_0_write3_merged_banks_2_cache bright_weights_bright_weights_update_0_write3_merged_banks_2;
  bright_weights_bright_weights_update_0_write30_merged_banks_2_cache bright_weights_bright_weights_update_0_write30_merged_banks_2;
  bright_weights_bright_weights_update_0_write31_merged_banks_2_cache bright_weights_bright_weights_update_0_write31_merged_banks_2;
  bright_weights_bright_weights_update_0_write4_merged_banks_2_cache bright_weights_bright_weights_update_0_write4_merged_banks_2;
  bright_weights_bright_weights_update_0_write5_merged_banks_2_cache bright_weights_bright_weights_update_0_write5_merged_banks_2;
  bright_weights_bright_weights_update_0_write6_merged_banks_2_cache bright_weights_bright_weights_update_0_write6_merged_banks_2;
  bright_weights_bright_weights_update_0_write7_merged_banks_2_cache bright_weights_bright_weights_update_0_write7_merged_banks_2;
  bright_weights_bright_weights_update_0_write8_merged_banks_2_cache bright_weights_bright_weights_update_0_write8_merged_banks_2;
  bright_weights_bright_weights_update_0_write9_merged_banks_2_cache bright_weights_bright_weights_update_0_write9_merged_banks_2;
};



inline void bright_weights_bright_weights_update_0_write0_write(hw_uint<16>& bright_weights_bright_weights_update_0_write0, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.push(bright_weights_bright_weights_update_0_write0);
}

inline void bright_weights_bright_weights_update_0_write1_write(hw_uint<16>& bright_weights_bright_weights_update_0_write1, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.push(bright_weights_bright_weights_update_0_write1);
}

inline void bright_weights_bright_weights_update_0_write10_write(hw_uint<16>& bright_weights_bright_weights_update_0_write10, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.push(bright_weights_bright_weights_update_0_write10);
}

inline void bright_weights_bright_weights_update_0_write11_write(hw_uint<16>& bright_weights_bright_weights_update_0_write11, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.push(bright_weights_bright_weights_update_0_write11);
}

inline void bright_weights_bright_weights_update_0_write12_write(hw_uint<16>& bright_weights_bright_weights_update_0_write12, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.push(bright_weights_bright_weights_update_0_write12);
}

inline void bright_weights_bright_weights_update_0_write13_write(hw_uint<16>& bright_weights_bright_weights_update_0_write13, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.push(bright_weights_bright_weights_update_0_write13);
}

inline void bright_weights_bright_weights_update_0_write14_write(hw_uint<16>& bright_weights_bright_weights_update_0_write14, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.push(bright_weights_bright_weights_update_0_write14);
}

inline void bright_weights_bright_weights_update_0_write15_write(hw_uint<16>& bright_weights_bright_weights_update_0_write15, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.push(bright_weights_bright_weights_update_0_write15);
}

inline void bright_weights_bright_weights_update_0_write16_write(hw_uint<16>& bright_weights_bright_weights_update_0_write16, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.push(bright_weights_bright_weights_update_0_write16);
}

inline void bright_weights_bright_weights_update_0_write17_write(hw_uint<16>& bright_weights_bright_weights_update_0_write17, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.push(bright_weights_bright_weights_update_0_write17);
}

inline void bright_weights_bright_weights_update_0_write18_write(hw_uint<16>& bright_weights_bright_weights_update_0_write18, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.push(bright_weights_bright_weights_update_0_write18);
}

inline void bright_weights_bright_weights_update_0_write19_write(hw_uint<16>& bright_weights_bright_weights_update_0_write19, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.push(bright_weights_bright_weights_update_0_write19);
}

inline void bright_weights_bright_weights_update_0_write2_write(hw_uint<16>& bright_weights_bright_weights_update_0_write2, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.push(bright_weights_bright_weights_update_0_write2);
}

inline void bright_weights_bright_weights_update_0_write20_write(hw_uint<16>& bright_weights_bright_weights_update_0_write20, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.push(bright_weights_bright_weights_update_0_write20);
}

inline void bright_weights_bright_weights_update_0_write21_write(hw_uint<16>& bright_weights_bright_weights_update_0_write21, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.push(bright_weights_bright_weights_update_0_write21);
}

inline void bright_weights_bright_weights_update_0_write22_write(hw_uint<16>& bright_weights_bright_weights_update_0_write22, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.push(bright_weights_bright_weights_update_0_write22);
}

inline void bright_weights_bright_weights_update_0_write23_write(hw_uint<16>& bright_weights_bright_weights_update_0_write23, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.push(bright_weights_bright_weights_update_0_write23);
}

inline void bright_weights_bright_weights_update_0_write24_write(hw_uint<16>& bright_weights_bright_weights_update_0_write24, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.push(bright_weights_bright_weights_update_0_write24);
}

inline void bright_weights_bright_weights_update_0_write25_write(hw_uint<16>& bright_weights_bright_weights_update_0_write25, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.push(bright_weights_bright_weights_update_0_write25);
}

inline void bright_weights_bright_weights_update_0_write26_write(hw_uint<16>& bright_weights_bright_weights_update_0_write26, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.push(bright_weights_bright_weights_update_0_write26);
}

inline void bright_weights_bright_weights_update_0_write27_write(hw_uint<16>& bright_weights_bright_weights_update_0_write27, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.push(bright_weights_bright_weights_update_0_write27);
}

inline void bright_weights_bright_weights_update_0_write28_write(hw_uint<16>& bright_weights_bright_weights_update_0_write28, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.push(bright_weights_bright_weights_update_0_write28);
}

inline void bright_weights_bright_weights_update_0_write29_write(hw_uint<16>& bright_weights_bright_weights_update_0_write29, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.push(bright_weights_bright_weights_update_0_write29);
}

inline void bright_weights_bright_weights_update_0_write3_write(hw_uint<16>& bright_weights_bright_weights_update_0_write3, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.push(bright_weights_bright_weights_update_0_write3);
}

inline void bright_weights_bright_weights_update_0_write30_write(hw_uint<16>& bright_weights_bright_weights_update_0_write30, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.push(bright_weights_bright_weights_update_0_write30);
}

inline void bright_weights_bright_weights_update_0_write31_write(hw_uint<16>& bright_weights_bright_weights_update_0_write31, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.push(bright_weights_bright_weights_update_0_write31);
}

inline void bright_weights_bright_weights_update_0_write4_write(hw_uint<16>& bright_weights_bright_weights_update_0_write4, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.push(bright_weights_bright_weights_update_0_write4);
}

inline void bright_weights_bright_weights_update_0_write5_write(hw_uint<16>& bright_weights_bright_weights_update_0_write5, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.push(bright_weights_bright_weights_update_0_write5);
}

inline void bright_weights_bright_weights_update_0_write6_write(hw_uint<16>& bright_weights_bright_weights_update_0_write6, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.push(bright_weights_bright_weights_update_0_write6);
}

inline void bright_weights_bright_weights_update_0_write7_write(hw_uint<16>& bright_weights_bright_weights_update_0_write7, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.push(bright_weights_bright_weights_update_0_write7);
}

inline void bright_weights_bright_weights_update_0_write8_write(hw_uint<16>& bright_weights_bright_weights_update_0_write8, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.push(bright_weights_bright_weights_update_0_write8);
}

inline void bright_weights_bright_weights_update_0_write9_write(hw_uint<16>& bright_weights_bright_weights_update_0_write9, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.push(bright_weights_bright_weights_update_0_write9);
}

inline hw_uint<16> bright_weights_normed_rd0_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd0 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write0 = bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd1_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd1 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write1 = bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd10_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd10 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write10 = bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd11_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd11 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write11 = bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd12_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd12 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write12 = bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd13_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd13 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write13 = bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd14_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd14 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write14 = bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd15_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd15 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write15 = bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd16_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd16 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write16 = bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd17_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd17 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write17 = bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd18_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd18 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write18 = bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd19_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd19 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write19 = bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd2_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd2 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write2 = bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd20_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd20 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write20 = bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd21_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd21 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write21 = bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd22_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd22 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write22 = bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd23_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd23 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write23 = bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd24_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd24 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write24 = bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd25_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd25 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write25 = bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd26_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd26 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write26 = bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd27_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd27 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write27 = bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd28_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd28 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write28 = bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd29_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd29 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write29 = bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd3_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd3 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write3 = bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd30_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd30 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write30 = bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd31_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd31 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write31 = bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd4_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd4 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write4 = bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd5_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd5 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write5 = bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd6_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd6 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write6 = bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd7_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd7 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write7 = bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd8_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd8 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write8 = bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd9_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd9 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write9 = bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write9;
  return 0;
}

inline hw_uint<16> weight_sums_rd0_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd0 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write0 = bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> weight_sums_rd1_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd1 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write1 = bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> weight_sums_rd10_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd10 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write10 = bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> weight_sums_rd11_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd11 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write11 = bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> weight_sums_rd12_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd12 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write12 = bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> weight_sums_rd13_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd13 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write13 = bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> weight_sums_rd14_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd14 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write14 = bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> weight_sums_rd15_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd15 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write15 = bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> weight_sums_rd16_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd16 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write16 = bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> weight_sums_rd17_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd17 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write17 = bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> weight_sums_rd18_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd18 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write18 = bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> weight_sums_rd19_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd19 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write19 = bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> weight_sums_rd2_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd2 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write2 = bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> weight_sums_rd20_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd20 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write20 = bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> weight_sums_rd21_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd21 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write21 = bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> weight_sums_rd22_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd22 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write22 = bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> weight_sums_rd23_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd23 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write23 = bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> weight_sums_rd24_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd24 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write24 = bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> weight_sums_rd25_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd25 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write25 = bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> weight_sums_rd26_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd26 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write26 = bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> weight_sums_rd27_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd27 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write27 = bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> weight_sums_rd28_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd28 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write28 = bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> weight_sums_rd29_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd29 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write29 = bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> weight_sums_rd3_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd3 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write3 = bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> weight_sums_rd30_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd30 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write30 = bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> weight_sums_rd31_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd31 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write31 = bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> weight_sums_rd4_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd4 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write4 = bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> weight_sums_rd5_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd5 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write5 = bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> weight_sums_rd6_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd6 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write6 = bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> weight_sums_rd7_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd7 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write7 = bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> weight_sums_rd8_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd8 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write8 = bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> weight_sums_rd9_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd9 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write9 = bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_weights_normed_update_0_read
//	bright_weights_normed_rd0
//	bright_weights_normed_rd1
//	bright_weights_normed_rd2
//	bright_weights_normed_rd3
//	bright_weights_normed_rd4
//	bright_weights_normed_rd5
//	bright_weights_normed_rd6
//	bright_weights_normed_rd7
//	bright_weights_normed_rd8
//	bright_weights_normed_rd9
//	bright_weights_normed_rd10
//	bright_weights_normed_rd11
//	bright_weights_normed_rd12
//	bright_weights_normed_rd13
//	bright_weights_normed_rd14
//	bright_weights_normed_rd15
//	bright_weights_normed_rd16
//	bright_weights_normed_rd17
//	bright_weights_normed_rd18
//	bright_weights_normed_rd19
//	bright_weights_normed_rd20
//	bright_weights_normed_rd21
//	bright_weights_normed_rd22
//	bright_weights_normed_rd23
//	bright_weights_normed_rd24
//	bright_weights_normed_rd25
//	bright_weights_normed_rd26
//	bright_weights_normed_rd27
//	bright_weights_normed_rd28
//	bright_weights_normed_rd29
//	bright_weights_normed_rd30
//	bright_weights_normed_rd31
inline hw_uint<512> bright_weights_bright_weights_normed_update_0_read_bundle_read(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_weights_normed_rd0
    // bright_weights_normed_rd1
    // bright_weights_normed_rd2
    // bright_weights_normed_rd3
    // bright_weights_normed_rd4
    // bright_weights_normed_rd5
    // bright_weights_normed_rd6
    // bright_weights_normed_rd7
    // bright_weights_normed_rd8
    // bright_weights_normed_rd9
    // bright_weights_normed_rd10
    // bright_weights_normed_rd11
    // bright_weights_normed_rd12
    // bright_weights_normed_rd13
    // bright_weights_normed_rd14
    // bright_weights_normed_rd15
    // bright_weights_normed_rd16
    // bright_weights_normed_rd17
    // bright_weights_normed_rd18
    // bright_weights_normed_rd19
    // bright_weights_normed_rd20
    // bright_weights_normed_rd21
    // bright_weights_normed_rd22
    // bright_weights_normed_rd23
    // bright_weights_normed_rd24
    // bright_weights_normed_rd25
    // bright_weights_normed_rd26
    // bright_weights_normed_rd27
    // bright_weights_normed_rd28
    // bright_weights_normed_rd29
    // bright_weights_normed_rd30
    // bright_weights_normed_rd31

	hw_uint<512> result;
	hw_uint<16> bright_weights_normed_rd0_res = bright_weights_normed_rd0_select(bright_weights, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_weights_normed_rd0_res);
	hw_uint<16> bright_weights_normed_rd1_res = bright_weights_normed_rd1_select(bright_weights, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_weights_normed_rd1_res);
	hw_uint<16> bright_weights_normed_rd2_res = bright_weights_normed_rd2_select(bright_weights, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_weights_normed_rd2_res);
	hw_uint<16> bright_weights_normed_rd3_res = bright_weights_normed_rd3_select(bright_weights, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_weights_normed_rd3_res);
	hw_uint<16> bright_weights_normed_rd4_res = bright_weights_normed_rd4_select(bright_weights, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_weights_normed_rd4_res);
	hw_uint<16> bright_weights_normed_rd5_res = bright_weights_normed_rd5_select(bright_weights, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_weights_normed_rd5_res);
	hw_uint<16> bright_weights_normed_rd6_res = bright_weights_normed_rd6_select(bright_weights, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_weights_normed_rd6_res);
	hw_uint<16> bright_weights_normed_rd7_res = bright_weights_normed_rd7_select(bright_weights, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_weights_normed_rd7_res);
	hw_uint<16> bright_weights_normed_rd8_res = bright_weights_normed_rd8_select(bright_weights, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_weights_normed_rd8_res);
	hw_uint<16> bright_weights_normed_rd9_res = bright_weights_normed_rd9_select(bright_weights, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_weights_normed_rd9_res);
	hw_uint<16> bright_weights_normed_rd10_res = bright_weights_normed_rd10_select(bright_weights, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_weights_normed_rd10_res);
	hw_uint<16> bright_weights_normed_rd11_res = bright_weights_normed_rd11_select(bright_weights, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_weights_normed_rd11_res);
	hw_uint<16> bright_weights_normed_rd12_res = bright_weights_normed_rd12_select(bright_weights, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_weights_normed_rd12_res);
	hw_uint<16> bright_weights_normed_rd13_res = bright_weights_normed_rd13_select(bright_weights, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_weights_normed_rd13_res);
	hw_uint<16> bright_weights_normed_rd14_res = bright_weights_normed_rd14_select(bright_weights, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_weights_normed_rd14_res);
	hw_uint<16> bright_weights_normed_rd15_res = bright_weights_normed_rd15_select(bright_weights, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_weights_normed_rd15_res);
	hw_uint<16> bright_weights_normed_rd16_res = bright_weights_normed_rd16_select(bright_weights, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_weights_normed_rd16_res);
	hw_uint<16> bright_weights_normed_rd17_res = bright_weights_normed_rd17_select(bright_weights, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_weights_normed_rd17_res);
	hw_uint<16> bright_weights_normed_rd18_res = bright_weights_normed_rd18_select(bright_weights, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_weights_normed_rd18_res);
	hw_uint<16> bright_weights_normed_rd19_res = bright_weights_normed_rd19_select(bright_weights, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_weights_normed_rd19_res);
	hw_uint<16> bright_weights_normed_rd20_res = bright_weights_normed_rd20_select(bright_weights, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_weights_normed_rd20_res);
	hw_uint<16> bright_weights_normed_rd21_res = bright_weights_normed_rd21_select(bright_weights, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_weights_normed_rd21_res);
	hw_uint<16> bright_weights_normed_rd22_res = bright_weights_normed_rd22_select(bright_weights, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_weights_normed_rd22_res);
	hw_uint<16> bright_weights_normed_rd23_res = bright_weights_normed_rd23_select(bright_weights, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_weights_normed_rd23_res);
	hw_uint<16> bright_weights_normed_rd24_res = bright_weights_normed_rd24_select(bright_weights, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_weights_normed_rd24_res);
	hw_uint<16> bright_weights_normed_rd25_res = bright_weights_normed_rd25_select(bright_weights, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_weights_normed_rd25_res);
	hw_uint<16> bright_weights_normed_rd26_res = bright_weights_normed_rd26_select(bright_weights, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_weights_normed_rd26_res);
	hw_uint<16> bright_weights_normed_rd27_res = bright_weights_normed_rd27_select(bright_weights, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_weights_normed_rd27_res);
	hw_uint<16> bright_weights_normed_rd28_res = bright_weights_normed_rd28_select(bright_weights, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_weights_normed_rd28_res);
	hw_uint<16> bright_weights_normed_rd29_res = bright_weights_normed_rd29_select(bright_weights, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_weights_normed_rd29_res);
	hw_uint<16> bright_weights_normed_rd30_res = bright_weights_normed_rd30_select(bright_weights, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_weights_normed_rd30_res);
	hw_uint<16> bright_weights_normed_rd31_res = bright_weights_normed_rd31_select(bright_weights, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_weights_normed_rd31_res);
	return result;
}

// bright_weights_update_0_write
//	bright_weights_bright_weights_update_0_write0
//	bright_weights_bright_weights_update_0_write1
//	bright_weights_bright_weights_update_0_write2
//	bright_weights_bright_weights_update_0_write3
//	bright_weights_bright_weights_update_0_write4
//	bright_weights_bright_weights_update_0_write5
//	bright_weights_bright_weights_update_0_write6
//	bright_weights_bright_weights_update_0_write7
//	bright_weights_bright_weights_update_0_write8
//	bright_weights_bright_weights_update_0_write9
//	bright_weights_bright_weights_update_0_write10
//	bright_weights_bright_weights_update_0_write11
//	bright_weights_bright_weights_update_0_write12
//	bright_weights_bright_weights_update_0_write13
//	bright_weights_bright_weights_update_0_write14
//	bright_weights_bright_weights_update_0_write15
//	bright_weights_bright_weights_update_0_write16
//	bright_weights_bright_weights_update_0_write17
//	bright_weights_bright_weights_update_0_write18
//	bright_weights_bright_weights_update_0_write19
//	bright_weights_bright_weights_update_0_write20
//	bright_weights_bright_weights_update_0_write21
//	bright_weights_bright_weights_update_0_write22
//	bright_weights_bright_weights_update_0_write23
//	bright_weights_bright_weights_update_0_write24
//	bright_weights_bright_weights_update_0_write25
//	bright_weights_bright_weights_update_0_write26
//	bright_weights_bright_weights_update_0_write27
//	bright_weights_bright_weights_update_0_write28
//	bright_weights_bright_weights_update_0_write29
//	bright_weights_bright_weights_update_0_write30
//	bright_weights_bright_weights_update_0_write31
inline void bright_weights_bright_weights_update_0_write_bundle_write(hw_uint<512>& bright_weights_update_0_write, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_weights_bright_weights_update_0_write0_res = bright_weights_update_0_write.extract<0, 15>();
	bright_weights_bright_weights_update_0_write0_write(bright_weights_bright_weights_update_0_write0_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write1_res = bright_weights_update_0_write.extract<16, 31>();
	bright_weights_bright_weights_update_0_write1_write(bright_weights_bright_weights_update_0_write1_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write2_res = bright_weights_update_0_write.extract<32, 47>();
	bright_weights_bright_weights_update_0_write2_write(bright_weights_bright_weights_update_0_write2_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write3_res = bright_weights_update_0_write.extract<48, 63>();
	bright_weights_bright_weights_update_0_write3_write(bright_weights_bright_weights_update_0_write3_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write4_res = bright_weights_update_0_write.extract<64, 79>();
	bright_weights_bright_weights_update_0_write4_write(bright_weights_bright_weights_update_0_write4_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write5_res = bright_weights_update_0_write.extract<80, 95>();
	bright_weights_bright_weights_update_0_write5_write(bright_weights_bright_weights_update_0_write5_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write6_res = bright_weights_update_0_write.extract<96, 111>();
	bright_weights_bright_weights_update_0_write6_write(bright_weights_bright_weights_update_0_write6_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write7_res = bright_weights_update_0_write.extract<112, 127>();
	bright_weights_bright_weights_update_0_write7_write(bright_weights_bright_weights_update_0_write7_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write8_res = bright_weights_update_0_write.extract<128, 143>();
	bright_weights_bright_weights_update_0_write8_write(bright_weights_bright_weights_update_0_write8_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write9_res = bright_weights_update_0_write.extract<144, 159>();
	bright_weights_bright_weights_update_0_write9_write(bright_weights_bright_weights_update_0_write9_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write10_res = bright_weights_update_0_write.extract<160, 175>();
	bright_weights_bright_weights_update_0_write10_write(bright_weights_bright_weights_update_0_write10_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write11_res = bright_weights_update_0_write.extract<176, 191>();
	bright_weights_bright_weights_update_0_write11_write(bright_weights_bright_weights_update_0_write11_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write12_res = bright_weights_update_0_write.extract<192, 207>();
	bright_weights_bright_weights_update_0_write12_write(bright_weights_bright_weights_update_0_write12_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write13_res = bright_weights_update_0_write.extract<208, 223>();
	bright_weights_bright_weights_update_0_write13_write(bright_weights_bright_weights_update_0_write13_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write14_res = bright_weights_update_0_write.extract<224, 239>();
	bright_weights_bright_weights_update_0_write14_write(bright_weights_bright_weights_update_0_write14_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write15_res = bright_weights_update_0_write.extract<240, 255>();
	bright_weights_bright_weights_update_0_write15_write(bright_weights_bright_weights_update_0_write15_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write16_res = bright_weights_update_0_write.extract<256, 271>();
	bright_weights_bright_weights_update_0_write16_write(bright_weights_bright_weights_update_0_write16_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write17_res = bright_weights_update_0_write.extract<272, 287>();
	bright_weights_bright_weights_update_0_write17_write(bright_weights_bright_weights_update_0_write17_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write18_res = bright_weights_update_0_write.extract<288, 303>();
	bright_weights_bright_weights_update_0_write18_write(bright_weights_bright_weights_update_0_write18_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write19_res = bright_weights_update_0_write.extract<304, 319>();
	bright_weights_bright_weights_update_0_write19_write(bright_weights_bright_weights_update_0_write19_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write20_res = bright_weights_update_0_write.extract<320, 335>();
	bright_weights_bright_weights_update_0_write20_write(bright_weights_bright_weights_update_0_write20_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write21_res = bright_weights_update_0_write.extract<336, 351>();
	bright_weights_bright_weights_update_0_write21_write(bright_weights_bright_weights_update_0_write21_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write22_res = bright_weights_update_0_write.extract<352, 367>();
	bright_weights_bright_weights_update_0_write22_write(bright_weights_bright_weights_update_0_write22_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write23_res = bright_weights_update_0_write.extract<368, 383>();
	bright_weights_bright_weights_update_0_write23_write(bright_weights_bright_weights_update_0_write23_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write24_res = bright_weights_update_0_write.extract<384, 399>();
	bright_weights_bright_weights_update_0_write24_write(bright_weights_bright_weights_update_0_write24_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write25_res = bright_weights_update_0_write.extract<400, 415>();
	bright_weights_bright_weights_update_0_write25_write(bright_weights_bright_weights_update_0_write25_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write26_res = bright_weights_update_0_write.extract<416, 431>();
	bright_weights_bright_weights_update_0_write26_write(bright_weights_bright_weights_update_0_write26_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write27_res = bright_weights_update_0_write.extract<432, 447>();
	bright_weights_bright_weights_update_0_write27_write(bright_weights_bright_weights_update_0_write27_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write28_res = bright_weights_update_0_write.extract<448, 463>();
	bright_weights_bright_weights_update_0_write28_write(bright_weights_bright_weights_update_0_write28_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write29_res = bright_weights_update_0_write.extract<464, 479>();
	bright_weights_bright_weights_update_0_write29_write(bright_weights_bright_weights_update_0_write29_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write30_res = bright_weights_update_0_write.extract<480, 495>();
	bright_weights_bright_weights_update_0_write30_write(bright_weights_bright_weights_update_0_write30_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write31_res = bright_weights_update_0_write.extract<496, 511>();
	bright_weights_bright_weights_update_0_write31_write(bright_weights_bright_weights_update_0_write31_res, bright_weights, d0, d1, dynamic_address);
}

// weight_sums_update_0_read
//	weight_sums_rd0
//	weight_sums_rd1
//	weight_sums_rd2
//	weight_sums_rd3
//	weight_sums_rd4
//	weight_sums_rd5
//	weight_sums_rd6
//	weight_sums_rd7
//	weight_sums_rd8
//	weight_sums_rd9
//	weight_sums_rd10
//	weight_sums_rd11
//	weight_sums_rd12
//	weight_sums_rd13
//	weight_sums_rd14
//	weight_sums_rd15
//	weight_sums_rd16
//	weight_sums_rd17
//	weight_sums_rd18
//	weight_sums_rd19
//	weight_sums_rd20
//	weight_sums_rd21
//	weight_sums_rd22
//	weight_sums_rd23
//	weight_sums_rd24
//	weight_sums_rd25
//	weight_sums_rd26
//	weight_sums_rd27
//	weight_sums_rd28
//	weight_sums_rd29
//	weight_sums_rd30
//	weight_sums_rd31
inline hw_uint<512> bright_weights_weight_sums_update_0_read_bundle_read(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // weight_sums_rd0
    // weight_sums_rd1
    // weight_sums_rd2
    // weight_sums_rd3
    // weight_sums_rd4
    // weight_sums_rd5
    // weight_sums_rd6
    // weight_sums_rd7
    // weight_sums_rd8
    // weight_sums_rd9
    // weight_sums_rd10
    // weight_sums_rd11
    // weight_sums_rd12
    // weight_sums_rd13
    // weight_sums_rd14
    // weight_sums_rd15
    // weight_sums_rd16
    // weight_sums_rd17
    // weight_sums_rd18
    // weight_sums_rd19
    // weight_sums_rd20
    // weight_sums_rd21
    // weight_sums_rd22
    // weight_sums_rd23
    // weight_sums_rd24
    // weight_sums_rd25
    // weight_sums_rd26
    // weight_sums_rd27
    // weight_sums_rd28
    // weight_sums_rd29
    // weight_sums_rd30
    // weight_sums_rd31

	hw_uint<512> result;
	hw_uint<16> weight_sums_rd0_res = weight_sums_rd0_select(bright_weights, d0, d1, dynamic_address);
	set_at<0, 512>(result, weight_sums_rd0_res);
	hw_uint<16> weight_sums_rd1_res = weight_sums_rd1_select(bright_weights, d0, d1, dynamic_address);
	set_at<16, 512>(result, weight_sums_rd1_res);
	hw_uint<16> weight_sums_rd2_res = weight_sums_rd2_select(bright_weights, d0, d1, dynamic_address);
	set_at<32, 512>(result, weight_sums_rd2_res);
	hw_uint<16> weight_sums_rd3_res = weight_sums_rd3_select(bright_weights, d0, d1, dynamic_address);
	set_at<48, 512>(result, weight_sums_rd3_res);
	hw_uint<16> weight_sums_rd4_res = weight_sums_rd4_select(bright_weights, d0, d1, dynamic_address);
	set_at<64, 512>(result, weight_sums_rd4_res);
	hw_uint<16> weight_sums_rd5_res = weight_sums_rd5_select(bright_weights, d0, d1, dynamic_address);
	set_at<80, 512>(result, weight_sums_rd5_res);
	hw_uint<16> weight_sums_rd6_res = weight_sums_rd6_select(bright_weights, d0, d1, dynamic_address);
	set_at<96, 512>(result, weight_sums_rd6_res);
	hw_uint<16> weight_sums_rd7_res = weight_sums_rd7_select(bright_weights, d0, d1, dynamic_address);
	set_at<112, 512>(result, weight_sums_rd7_res);
	hw_uint<16> weight_sums_rd8_res = weight_sums_rd8_select(bright_weights, d0, d1, dynamic_address);
	set_at<128, 512>(result, weight_sums_rd8_res);
	hw_uint<16> weight_sums_rd9_res = weight_sums_rd9_select(bright_weights, d0, d1, dynamic_address);
	set_at<144, 512>(result, weight_sums_rd9_res);
	hw_uint<16> weight_sums_rd10_res = weight_sums_rd10_select(bright_weights, d0, d1, dynamic_address);
	set_at<160, 512>(result, weight_sums_rd10_res);
	hw_uint<16> weight_sums_rd11_res = weight_sums_rd11_select(bright_weights, d0, d1, dynamic_address);
	set_at<176, 512>(result, weight_sums_rd11_res);
	hw_uint<16> weight_sums_rd12_res = weight_sums_rd12_select(bright_weights, d0, d1, dynamic_address);
	set_at<192, 512>(result, weight_sums_rd12_res);
	hw_uint<16> weight_sums_rd13_res = weight_sums_rd13_select(bright_weights, d0, d1, dynamic_address);
	set_at<208, 512>(result, weight_sums_rd13_res);
	hw_uint<16> weight_sums_rd14_res = weight_sums_rd14_select(bright_weights, d0, d1, dynamic_address);
	set_at<224, 512>(result, weight_sums_rd14_res);
	hw_uint<16> weight_sums_rd15_res = weight_sums_rd15_select(bright_weights, d0, d1, dynamic_address);
	set_at<240, 512>(result, weight_sums_rd15_res);
	hw_uint<16> weight_sums_rd16_res = weight_sums_rd16_select(bright_weights, d0, d1, dynamic_address);
	set_at<256, 512>(result, weight_sums_rd16_res);
	hw_uint<16> weight_sums_rd17_res = weight_sums_rd17_select(bright_weights, d0, d1, dynamic_address);
	set_at<272, 512>(result, weight_sums_rd17_res);
	hw_uint<16> weight_sums_rd18_res = weight_sums_rd18_select(bright_weights, d0, d1, dynamic_address);
	set_at<288, 512>(result, weight_sums_rd18_res);
	hw_uint<16> weight_sums_rd19_res = weight_sums_rd19_select(bright_weights, d0, d1, dynamic_address);
	set_at<304, 512>(result, weight_sums_rd19_res);
	hw_uint<16> weight_sums_rd20_res = weight_sums_rd20_select(bright_weights, d0, d1, dynamic_address);
	set_at<320, 512>(result, weight_sums_rd20_res);
	hw_uint<16> weight_sums_rd21_res = weight_sums_rd21_select(bright_weights, d0, d1, dynamic_address);
	set_at<336, 512>(result, weight_sums_rd21_res);
	hw_uint<16> weight_sums_rd22_res = weight_sums_rd22_select(bright_weights, d0, d1, dynamic_address);
	set_at<352, 512>(result, weight_sums_rd22_res);
	hw_uint<16> weight_sums_rd23_res = weight_sums_rd23_select(bright_weights, d0, d1, dynamic_address);
	set_at<368, 512>(result, weight_sums_rd23_res);
	hw_uint<16> weight_sums_rd24_res = weight_sums_rd24_select(bright_weights, d0, d1, dynamic_address);
	set_at<384, 512>(result, weight_sums_rd24_res);
	hw_uint<16> weight_sums_rd25_res = weight_sums_rd25_select(bright_weights, d0, d1, dynamic_address);
	set_at<400, 512>(result, weight_sums_rd25_res);
	hw_uint<16> weight_sums_rd26_res = weight_sums_rd26_select(bright_weights, d0, d1, dynamic_address);
	set_at<416, 512>(result, weight_sums_rd26_res);
	hw_uint<16> weight_sums_rd27_res = weight_sums_rd27_select(bright_weights, d0, d1, dynamic_address);
	set_at<432, 512>(result, weight_sums_rd27_res);
	hw_uint<16> weight_sums_rd28_res = weight_sums_rd28_select(bright_weights, d0, d1, dynamic_address);
	set_at<448, 512>(result, weight_sums_rd28_res);
	hw_uint<16> weight_sums_rd29_res = weight_sums_rd29_select(bright_weights, d0, d1, dynamic_address);
	set_at<464, 512>(result, weight_sums_rd29_res);
	hw_uint<16> weight_sums_rd30_res = weight_sums_rd30_select(bright_weights, d0, d1, dynamic_address);
	set_at<480, 512>(result, weight_sums_rd30_res);
	hw_uint<16> weight_sums_rd31_res = weight_sums_rd31_select(bright_weights, d0, d1, dynamic_address);
	set_at<496, 512>(result, weight_sums_rd31_res);
	return result;
}

#include "hw_classes.h"

struct bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9_cache {
	// RAM Box: {[0, 1920], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 6
  // 0, 1, 62, 63, 124, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 60> f7;
	hw_uint<16> f8;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_124() {
		return f8;
	}

	inline hw_uint<16> peek_125() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9_cache {
	// RAM Box: {[1, 1889], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9_cache {
	// RAM Box: {[10, 1898], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9_cache {
	// RAM Box: {[11, 1899], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9_cache {
	// RAM Box: {[12, 1900], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9_cache {
	// RAM Box: {[13, 1901], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9_cache {
	// RAM Box: {[14, 1902], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9_cache {
	// RAM Box: {[15, 1903], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9_cache {
	// RAM Box: {[16, 1904], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9_cache {
	// RAM Box: {[17, 1905], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9_cache {
	// RAM Box: {[18, 1906], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9_cache {
	// RAM Box: {[19, 1907], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9_cache {
	// RAM Box: {[2, 1890], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9_cache {
	// RAM Box: {[20, 1908], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9_cache {
	// RAM Box: {[21, 1909], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9_cache {
	// RAM Box: {[22, 1910], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9_cache {
	// RAM Box: {[23, 1911], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9_cache {
	// RAM Box: {[24, 1912], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9_cache {
	// RAM Box: {[25, 1913], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9_cache {
	// RAM Box: {[26, 1914], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9_cache {
	// RAM Box: {[27, 1915], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9_cache {
	// RAM Box: {[28, 1916], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9_cache {
	// RAM Box: {[29, 1917], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9_cache {
	// RAM Box: {[3, 1891], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9_cache {
	// RAM Box: {[30, 1918], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9_cache {
	// RAM Box: {[-1, 1919], [-1, 1079]}
	// Capacity: 127
	// # of read delays: 7
  // 0, 1, 2, 63, 64, 125, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 60> f5;
	hw_uint<16> f6;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 60> f9;
	hw_uint<16> f10;
	hw_uint<16> f12;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_2() {
		return f4;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_64() {
		return f8;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<16> peek_125() {
		return f10;
	}

	inline hw_uint<16> peek_126() {
		return f12;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f12 = f10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9_cache {
	// RAM Box: {[4, 1892], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9_cache {
	// RAM Box: {[5, 1893], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9_cache {
	// RAM Box: {[6, 1894], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9_cache {
	// RAM Box: {[7, 1895], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9_cache {
	// RAM Box: {[8, 1896], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9_cache {
	// RAM Box: {[9, 1897], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct bright_weights_normed_cache {
  // # of banks: 64
  bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0_cache bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0;
  bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1_cache bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1;
  bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10_cache bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10;
  bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11_cache bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11;
  bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12_cache bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12;
  bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13_cache bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13;
  bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14_cache bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14;
  bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15_cache bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15;
  bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16_cache bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16;
  bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17_cache bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17;
  bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18_cache bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18;
  bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19_cache bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19;
  bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2_cache bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2;
  bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20_cache bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20;
  bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21_cache bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21;
  bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22_cache bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22;
  bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23_cache bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23;
  bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24_cache bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24;
  bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25_cache bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25;
  bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26_cache bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26;
  bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27_cache bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27;
  bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28_cache bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28;
  bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29_cache bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29;
  bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3_cache bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3;
  bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30_cache bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30;
  bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31_cache bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31;
  bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4_cache bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4;
  bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5_cache bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5;
  bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6_cache bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6;
  bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7_cache bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7;
  bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8_cache bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8;
  bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9_cache bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9;
  bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9;
  bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9_cache bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9;
};



inline void bright_weights_normed_bright_weights_normed_update_0_write0_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write0, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0.push(bright_weights_normed_bright_weights_normed_update_0_write0);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write0);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write1_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write1, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1.push(bright_weights_normed_bright_weights_normed_update_0_write1);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write1);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write10_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write10, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10.push(bright_weights_normed_bright_weights_normed_update_0_write10);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write10);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write11_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write11, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11.push(bright_weights_normed_bright_weights_normed_update_0_write11);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write11);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write12_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write12, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12.push(bright_weights_normed_bright_weights_normed_update_0_write12);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write12);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write13_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write13, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13.push(bright_weights_normed_bright_weights_normed_update_0_write13);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write13);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write14_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write14, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14.push(bright_weights_normed_bright_weights_normed_update_0_write14);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write14);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write15_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write15, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15.push(bright_weights_normed_bright_weights_normed_update_0_write15);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write15);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write16_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write16, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16.push(bright_weights_normed_bright_weights_normed_update_0_write16);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write16);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write17_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write17, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17.push(bright_weights_normed_bright_weights_normed_update_0_write17);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write17);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write18_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write18, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18.push(bright_weights_normed_bright_weights_normed_update_0_write18);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write18);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write19_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write19, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19.push(bright_weights_normed_bright_weights_normed_update_0_write19);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write19);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write2_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write2, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2.push(bright_weights_normed_bright_weights_normed_update_0_write2);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write2);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write20_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write20, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20.push(bright_weights_normed_bright_weights_normed_update_0_write20);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write20);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write21_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write21, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21.push(bright_weights_normed_bright_weights_normed_update_0_write21);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write21);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write22_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write22, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22.push(bright_weights_normed_bright_weights_normed_update_0_write22);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write22);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write23_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write23, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23.push(bright_weights_normed_bright_weights_normed_update_0_write23);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write23);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write24_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write24, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24.push(bright_weights_normed_bright_weights_normed_update_0_write24);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write24);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write25_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write25, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25.push(bright_weights_normed_bright_weights_normed_update_0_write25);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write25);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write26_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write26, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26.push(bright_weights_normed_bright_weights_normed_update_0_write26);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write26);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write27_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write27, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27.push(bright_weights_normed_bright_weights_normed_update_0_write27);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write27);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write28_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write28, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28.push(bright_weights_normed_bright_weights_normed_update_0_write28);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write28);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write29_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write29, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29.push(bright_weights_normed_bright_weights_normed_update_0_write29);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write29);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write3_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write3, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3.push(bright_weights_normed_bright_weights_normed_update_0_write3);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write3);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write30_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write30, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30.push(bright_weights_normed_bright_weights_normed_update_0_write30);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write30);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write31_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write31, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31.push(bright_weights_normed_bright_weights_normed_update_0_write31);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write31);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write4_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write4, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4.push(bright_weights_normed_bright_weights_normed_update_0_write4);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write4);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write5_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write5, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5.push(bright_weights_normed_bright_weights_normed_update_0_write5);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write5);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write6_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write6, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6.push(bright_weights_normed_bright_weights_normed_update_0_write6);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write6);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write7_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write7, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7.push(bright_weights_normed_bright_weights_normed_update_0_write7);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write7);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write8_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write8, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8.push(bright_weights_normed_bright_weights_normed_update_0_write8);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write8);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write9_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write9, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9.push(bright_weights_normed_bright_weights_normed_update_0_write9);
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.push(bright_weights_normed_bright_weights_normed_update_0_write9);
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd0_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd0 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[-1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_126();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd1_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd1 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[-1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_64();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd10_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd10 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd100_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd100 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd101_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd101 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd102_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd102 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd103_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd103 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd104_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd104 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd105_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd105 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd106_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd106 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd107_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd107 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd108_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd108 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd109_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd109 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd11_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd11 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd110_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd110 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd111_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd111 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd112_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd112 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd113_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd113 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd114_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd114 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd115_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd115 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd116_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd116 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd117_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd117 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd118_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd118 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd119_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd119 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd12_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd12 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd120_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd120 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd121_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd121 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd122_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd122 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd123_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd123 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd124_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd124 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd125_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd125 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd126_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd126 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd127_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd127 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd128_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd128 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd129_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd129 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd13_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd13 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd130_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd130 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd131_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd131 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd132_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd132 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd133_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd133 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd134_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd134 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd135_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd135 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd136_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd136 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd137_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd137 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd138_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd138 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd139_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd139 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd14_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd14 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd140_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd140 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd141_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd141 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd142_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd142 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd143_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd143 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd144_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd144 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd145_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd145 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd146_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd146 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd147_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd147 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd148_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd148 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd149_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd149 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd15_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd15 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd150_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd150 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd151_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd151 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd152_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd152 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd153_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd153 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd154_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd154 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd155_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd155 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd156_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd156 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd157_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd157 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd158_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd158 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd159_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd159 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd16_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd16 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd160_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd160 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd161_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd161 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd162_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd162 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd163_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd163 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd164_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd164 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd165_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd165 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd166_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd166 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd167_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd167 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd168_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd168 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd169_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd169 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd17_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd17 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd170_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd170 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd171_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd171 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd172_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd172 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd173_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd173 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd174_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd174 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd175_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd175 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd176_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd176 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd177_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd177 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd178_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd178 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd179_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd179 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd18_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd18 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd180_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd180 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd181_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd181 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd182_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd182 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd183_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd183 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd184_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd184 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd185_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd185 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd186_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd186 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd187_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd187 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd188_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd188 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd189_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd189 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd19_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd19 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd190_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd190 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd191_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd191 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd192_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd192 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd193_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd193 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd194_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd194 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd195_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd195 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd196_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd196 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd197_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd197 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd198_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd198 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd199_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd199 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd2_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd2 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[-1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_2();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd20_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd20 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd200_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd200 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd201_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd201 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd202_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd202 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd203_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd203 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd204_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd204 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd205_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd205 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd206_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd206 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd207_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd207 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd208_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd208 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd209_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd209 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd21_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd21 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd210_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd210 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd211_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd211 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd212_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd212 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd213_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd213 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd214_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd214 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd215_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd215 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd216_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd216 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd217_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd217 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd218_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd218 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd219_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd219 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd22_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd22 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd220_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd220 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd221_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd221 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd222_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd222 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd223_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd223 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd224_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd224 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd225_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd225 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd226_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd226 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd227_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd227 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd228_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd228 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd229_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd229 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd23_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd23 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd230_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd230 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd231_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd231 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd232_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd232 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd233_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd233 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd234_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd234 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd235_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd235 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd236_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd236 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd237_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd237 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd238_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd238 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd239_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd239 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd24_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd24 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd240_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd240 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd241_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd241 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd242_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd242 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd243_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd243 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd244_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd244 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd245_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd245 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd246_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd246 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd247_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd247 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd248_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd248 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd249_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd249 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd25_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd25 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd250_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd250 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd251_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd251 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd252_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd252 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd253_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd253 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd254_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd254 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd255_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd255 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd256_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd256 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd257_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd257 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd258_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd258 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd259_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd259 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd26_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd26 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd260_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd260 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd261_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd261 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd262_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd262 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd263_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd263 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd264_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd264 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd265_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd265 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd266_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd266 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd267_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd267 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd268_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd268 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd269_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd269 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd27_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd27 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd270_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd270 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd271_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd271 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd272_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd272 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd273_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd273 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd274_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd274 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd275_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd275 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd276_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd276 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd277_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd277 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd278_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd278 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd279_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd279 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd28_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd28 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd280_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd280 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd281_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd281 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd282_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd282 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd283_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd283 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd284_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd284 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd285_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd285 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_124();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd286_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd286 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_62();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd287_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd287 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_0();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd29_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd29 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd3_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd3 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd30_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd30 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd31_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd31 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd32_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd32 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd33_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd33 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd34_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd34 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd35_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd35 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd36_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd36 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd37_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd37 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd38_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd38 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd39_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd39 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd4_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd4 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd40_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd40 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd41_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd41 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd42_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd42 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd43_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd43 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd44_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd44 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd45_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd45 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd46_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd46 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd47_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd47 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd48_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd48 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd49_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd49 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd5_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd5 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd50_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd50 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd51_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd51 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd52_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd52 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd53_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd53 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd54_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd54 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd55_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd55 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd56_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd56 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd57_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd57 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd58_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd58 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd59_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd59 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd6_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd6 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd60_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd60 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd61_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd61 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd62_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd62 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd63_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd63 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd64_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd64 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd65_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd65 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd66_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd66 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd67_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd67 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd68_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd68 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd69_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd69 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd7_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd7 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd70_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd70 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd71_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd71 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd72_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd72 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd73_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd73 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd74_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd74 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd75_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd75 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd76_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd76 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd77_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd77 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd78_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd78 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd79_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd79 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd8_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd8 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd80_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd80 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd81_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd81 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd82_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd82 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd83_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd83 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd84_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd84 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd85_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd85 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd86_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd86 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd87_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd87 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd88_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd88 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd89_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd89 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd9_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd9 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd90_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd90 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd91_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd91 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd92_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd92 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd93_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd93 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd94_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd94 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd95_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd95 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd96_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd96 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd97_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd97 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_63();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd98_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd98 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_merged_banks_9.peek_1();
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_blur_1_rd99_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_blur_1_rd99 read pattern: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_merged_banks_9.peek_125();
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd0_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_weights_normed_gauss_blur_1_update_0_read
//	bright_weights_normed_gauss_blur_1_rd0
//	bright_weights_normed_gauss_blur_1_rd1
//	bright_weights_normed_gauss_blur_1_rd2
//	bright_weights_normed_gauss_blur_1_rd3
//	bright_weights_normed_gauss_blur_1_rd4
//	bright_weights_normed_gauss_blur_1_rd5
//	bright_weights_normed_gauss_blur_1_rd6
//	bright_weights_normed_gauss_blur_1_rd7
//	bright_weights_normed_gauss_blur_1_rd8
//	bright_weights_normed_gauss_blur_1_rd9
//	bright_weights_normed_gauss_blur_1_rd10
//	bright_weights_normed_gauss_blur_1_rd11
//	bright_weights_normed_gauss_blur_1_rd12
//	bright_weights_normed_gauss_blur_1_rd13
//	bright_weights_normed_gauss_blur_1_rd14
//	bright_weights_normed_gauss_blur_1_rd15
//	bright_weights_normed_gauss_blur_1_rd16
//	bright_weights_normed_gauss_blur_1_rd17
//	bright_weights_normed_gauss_blur_1_rd18
//	bright_weights_normed_gauss_blur_1_rd19
//	bright_weights_normed_gauss_blur_1_rd20
//	bright_weights_normed_gauss_blur_1_rd21
//	bright_weights_normed_gauss_blur_1_rd22
//	bright_weights_normed_gauss_blur_1_rd23
//	bright_weights_normed_gauss_blur_1_rd24
//	bright_weights_normed_gauss_blur_1_rd25
//	bright_weights_normed_gauss_blur_1_rd26
//	bright_weights_normed_gauss_blur_1_rd27
//	bright_weights_normed_gauss_blur_1_rd28
//	bright_weights_normed_gauss_blur_1_rd29
//	bright_weights_normed_gauss_blur_1_rd30
//	bright_weights_normed_gauss_blur_1_rd31
//	bright_weights_normed_gauss_blur_1_rd32
//	bright_weights_normed_gauss_blur_1_rd33
//	bright_weights_normed_gauss_blur_1_rd34
//	bright_weights_normed_gauss_blur_1_rd35
//	bright_weights_normed_gauss_blur_1_rd36
//	bright_weights_normed_gauss_blur_1_rd37
//	bright_weights_normed_gauss_blur_1_rd38
//	bright_weights_normed_gauss_blur_1_rd39
//	bright_weights_normed_gauss_blur_1_rd40
//	bright_weights_normed_gauss_blur_1_rd41
//	bright_weights_normed_gauss_blur_1_rd42
//	bright_weights_normed_gauss_blur_1_rd43
//	bright_weights_normed_gauss_blur_1_rd44
//	bright_weights_normed_gauss_blur_1_rd45
//	bright_weights_normed_gauss_blur_1_rd46
//	bright_weights_normed_gauss_blur_1_rd47
//	bright_weights_normed_gauss_blur_1_rd48
//	bright_weights_normed_gauss_blur_1_rd49
//	bright_weights_normed_gauss_blur_1_rd50
//	bright_weights_normed_gauss_blur_1_rd51
//	bright_weights_normed_gauss_blur_1_rd52
//	bright_weights_normed_gauss_blur_1_rd53
//	bright_weights_normed_gauss_blur_1_rd54
//	bright_weights_normed_gauss_blur_1_rd55
//	bright_weights_normed_gauss_blur_1_rd56
//	bright_weights_normed_gauss_blur_1_rd57
//	bright_weights_normed_gauss_blur_1_rd58
//	bright_weights_normed_gauss_blur_1_rd59
//	bright_weights_normed_gauss_blur_1_rd60
//	bright_weights_normed_gauss_blur_1_rd61
//	bright_weights_normed_gauss_blur_1_rd62
//	bright_weights_normed_gauss_blur_1_rd63
//	bright_weights_normed_gauss_blur_1_rd64
//	bright_weights_normed_gauss_blur_1_rd65
//	bright_weights_normed_gauss_blur_1_rd66
//	bright_weights_normed_gauss_blur_1_rd67
//	bright_weights_normed_gauss_blur_1_rd68
//	bright_weights_normed_gauss_blur_1_rd69
//	bright_weights_normed_gauss_blur_1_rd70
//	bright_weights_normed_gauss_blur_1_rd71
//	bright_weights_normed_gauss_blur_1_rd72
//	bright_weights_normed_gauss_blur_1_rd73
//	bright_weights_normed_gauss_blur_1_rd74
//	bright_weights_normed_gauss_blur_1_rd75
//	bright_weights_normed_gauss_blur_1_rd76
//	bright_weights_normed_gauss_blur_1_rd77
//	bright_weights_normed_gauss_blur_1_rd78
//	bright_weights_normed_gauss_blur_1_rd79
//	bright_weights_normed_gauss_blur_1_rd80
//	bright_weights_normed_gauss_blur_1_rd81
//	bright_weights_normed_gauss_blur_1_rd82
//	bright_weights_normed_gauss_blur_1_rd83
//	bright_weights_normed_gauss_blur_1_rd84
//	bright_weights_normed_gauss_blur_1_rd85
//	bright_weights_normed_gauss_blur_1_rd86
//	bright_weights_normed_gauss_blur_1_rd87
//	bright_weights_normed_gauss_blur_1_rd88
//	bright_weights_normed_gauss_blur_1_rd89
//	bright_weights_normed_gauss_blur_1_rd90
//	bright_weights_normed_gauss_blur_1_rd91
//	bright_weights_normed_gauss_blur_1_rd92
//	bright_weights_normed_gauss_blur_1_rd93
//	bright_weights_normed_gauss_blur_1_rd94
//	bright_weights_normed_gauss_blur_1_rd95
//	bright_weights_normed_gauss_blur_1_rd96
//	bright_weights_normed_gauss_blur_1_rd97
//	bright_weights_normed_gauss_blur_1_rd98
//	bright_weights_normed_gauss_blur_1_rd99
//	bright_weights_normed_gauss_blur_1_rd100
//	bright_weights_normed_gauss_blur_1_rd101
//	bright_weights_normed_gauss_blur_1_rd102
//	bright_weights_normed_gauss_blur_1_rd103
//	bright_weights_normed_gauss_blur_1_rd104
//	bright_weights_normed_gauss_blur_1_rd105
//	bright_weights_normed_gauss_blur_1_rd106
//	bright_weights_normed_gauss_blur_1_rd107
//	bright_weights_normed_gauss_blur_1_rd108
//	bright_weights_normed_gauss_blur_1_rd109
//	bright_weights_normed_gauss_blur_1_rd110
//	bright_weights_normed_gauss_blur_1_rd111
//	bright_weights_normed_gauss_blur_1_rd112
//	bright_weights_normed_gauss_blur_1_rd113
//	bright_weights_normed_gauss_blur_1_rd114
//	bright_weights_normed_gauss_blur_1_rd115
//	bright_weights_normed_gauss_blur_1_rd116
//	bright_weights_normed_gauss_blur_1_rd117
//	bright_weights_normed_gauss_blur_1_rd118
//	bright_weights_normed_gauss_blur_1_rd119
//	bright_weights_normed_gauss_blur_1_rd120
//	bright_weights_normed_gauss_blur_1_rd121
//	bright_weights_normed_gauss_blur_1_rd122
//	bright_weights_normed_gauss_blur_1_rd123
//	bright_weights_normed_gauss_blur_1_rd124
//	bright_weights_normed_gauss_blur_1_rd125
//	bright_weights_normed_gauss_blur_1_rd126
//	bright_weights_normed_gauss_blur_1_rd127
//	bright_weights_normed_gauss_blur_1_rd128
//	bright_weights_normed_gauss_blur_1_rd129
//	bright_weights_normed_gauss_blur_1_rd130
//	bright_weights_normed_gauss_blur_1_rd131
//	bright_weights_normed_gauss_blur_1_rd132
//	bright_weights_normed_gauss_blur_1_rd133
//	bright_weights_normed_gauss_blur_1_rd134
//	bright_weights_normed_gauss_blur_1_rd135
//	bright_weights_normed_gauss_blur_1_rd136
//	bright_weights_normed_gauss_blur_1_rd137
//	bright_weights_normed_gauss_blur_1_rd138
//	bright_weights_normed_gauss_blur_1_rd139
//	bright_weights_normed_gauss_blur_1_rd140
//	bright_weights_normed_gauss_blur_1_rd141
//	bright_weights_normed_gauss_blur_1_rd142
//	bright_weights_normed_gauss_blur_1_rd143
//	bright_weights_normed_gauss_blur_1_rd144
//	bright_weights_normed_gauss_blur_1_rd145
//	bright_weights_normed_gauss_blur_1_rd146
//	bright_weights_normed_gauss_blur_1_rd147
//	bright_weights_normed_gauss_blur_1_rd148
//	bright_weights_normed_gauss_blur_1_rd149
//	bright_weights_normed_gauss_blur_1_rd150
//	bright_weights_normed_gauss_blur_1_rd151
//	bright_weights_normed_gauss_blur_1_rd152
//	bright_weights_normed_gauss_blur_1_rd153
//	bright_weights_normed_gauss_blur_1_rd154
//	bright_weights_normed_gauss_blur_1_rd155
//	bright_weights_normed_gauss_blur_1_rd156
//	bright_weights_normed_gauss_blur_1_rd157
//	bright_weights_normed_gauss_blur_1_rd158
//	bright_weights_normed_gauss_blur_1_rd159
//	bright_weights_normed_gauss_blur_1_rd160
//	bright_weights_normed_gauss_blur_1_rd161
//	bright_weights_normed_gauss_blur_1_rd162
//	bright_weights_normed_gauss_blur_1_rd163
//	bright_weights_normed_gauss_blur_1_rd164
//	bright_weights_normed_gauss_blur_1_rd165
//	bright_weights_normed_gauss_blur_1_rd166
//	bright_weights_normed_gauss_blur_1_rd167
//	bright_weights_normed_gauss_blur_1_rd168
//	bright_weights_normed_gauss_blur_1_rd169
//	bright_weights_normed_gauss_blur_1_rd170
//	bright_weights_normed_gauss_blur_1_rd171
//	bright_weights_normed_gauss_blur_1_rd172
//	bright_weights_normed_gauss_blur_1_rd173
//	bright_weights_normed_gauss_blur_1_rd174
//	bright_weights_normed_gauss_blur_1_rd175
//	bright_weights_normed_gauss_blur_1_rd176
//	bright_weights_normed_gauss_blur_1_rd177
//	bright_weights_normed_gauss_blur_1_rd178
//	bright_weights_normed_gauss_blur_1_rd179
//	bright_weights_normed_gauss_blur_1_rd180
//	bright_weights_normed_gauss_blur_1_rd181
//	bright_weights_normed_gauss_blur_1_rd182
//	bright_weights_normed_gauss_blur_1_rd183
//	bright_weights_normed_gauss_blur_1_rd184
//	bright_weights_normed_gauss_blur_1_rd185
//	bright_weights_normed_gauss_blur_1_rd186
//	bright_weights_normed_gauss_blur_1_rd187
//	bright_weights_normed_gauss_blur_1_rd188
//	bright_weights_normed_gauss_blur_1_rd189
//	bright_weights_normed_gauss_blur_1_rd190
//	bright_weights_normed_gauss_blur_1_rd191
//	bright_weights_normed_gauss_blur_1_rd192
//	bright_weights_normed_gauss_blur_1_rd193
//	bright_weights_normed_gauss_blur_1_rd194
//	bright_weights_normed_gauss_blur_1_rd195
//	bright_weights_normed_gauss_blur_1_rd196
//	bright_weights_normed_gauss_blur_1_rd197
//	bright_weights_normed_gauss_blur_1_rd198
//	bright_weights_normed_gauss_blur_1_rd199
//	bright_weights_normed_gauss_blur_1_rd200
//	bright_weights_normed_gauss_blur_1_rd201
//	bright_weights_normed_gauss_blur_1_rd202
//	bright_weights_normed_gauss_blur_1_rd203
//	bright_weights_normed_gauss_blur_1_rd204
//	bright_weights_normed_gauss_blur_1_rd205
//	bright_weights_normed_gauss_blur_1_rd206
//	bright_weights_normed_gauss_blur_1_rd207
//	bright_weights_normed_gauss_blur_1_rd208
//	bright_weights_normed_gauss_blur_1_rd209
//	bright_weights_normed_gauss_blur_1_rd210
//	bright_weights_normed_gauss_blur_1_rd211
//	bright_weights_normed_gauss_blur_1_rd212
//	bright_weights_normed_gauss_blur_1_rd213
//	bright_weights_normed_gauss_blur_1_rd214
//	bright_weights_normed_gauss_blur_1_rd215
//	bright_weights_normed_gauss_blur_1_rd216
//	bright_weights_normed_gauss_blur_1_rd217
//	bright_weights_normed_gauss_blur_1_rd218
//	bright_weights_normed_gauss_blur_1_rd219
//	bright_weights_normed_gauss_blur_1_rd220
//	bright_weights_normed_gauss_blur_1_rd221
//	bright_weights_normed_gauss_blur_1_rd222
//	bright_weights_normed_gauss_blur_1_rd223
//	bright_weights_normed_gauss_blur_1_rd224
//	bright_weights_normed_gauss_blur_1_rd225
//	bright_weights_normed_gauss_blur_1_rd226
//	bright_weights_normed_gauss_blur_1_rd227
//	bright_weights_normed_gauss_blur_1_rd228
//	bright_weights_normed_gauss_blur_1_rd229
//	bright_weights_normed_gauss_blur_1_rd230
//	bright_weights_normed_gauss_blur_1_rd231
//	bright_weights_normed_gauss_blur_1_rd232
//	bright_weights_normed_gauss_blur_1_rd233
//	bright_weights_normed_gauss_blur_1_rd234
//	bright_weights_normed_gauss_blur_1_rd235
//	bright_weights_normed_gauss_blur_1_rd236
//	bright_weights_normed_gauss_blur_1_rd237
//	bright_weights_normed_gauss_blur_1_rd238
//	bright_weights_normed_gauss_blur_1_rd239
//	bright_weights_normed_gauss_blur_1_rd240
//	bright_weights_normed_gauss_blur_1_rd241
//	bright_weights_normed_gauss_blur_1_rd242
//	bright_weights_normed_gauss_blur_1_rd243
//	bright_weights_normed_gauss_blur_1_rd244
//	bright_weights_normed_gauss_blur_1_rd245
//	bright_weights_normed_gauss_blur_1_rd246
//	bright_weights_normed_gauss_blur_1_rd247
//	bright_weights_normed_gauss_blur_1_rd248
//	bright_weights_normed_gauss_blur_1_rd249
//	bright_weights_normed_gauss_blur_1_rd250
//	bright_weights_normed_gauss_blur_1_rd251
//	bright_weights_normed_gauss_blur_1_rd252
//	bright_weights_normed_gauss_blur_1_rd253
//	bright_weights_normed_gauss_blur_1_rd254
//	bright_weights_normed_gauss_blur_1_rd255
//	bright_weights_normed_gauss_blur_1_rd256
//	bright_weights_normed_gauss_blur_1_rd257
//	bright_weights_normed_gauss_blur_1_rd258
//	bright_weights_normed_gauss_blur_1_rd259
//	bright_weights_normed_gauss_blur_1_rd260
//	bright_weights_normed_gauss_blur_1_rd261
//	bright_weights_normed_gauss_blur_1_rd262
//	bright_weights_normed_gauss_blur_1_rd263
//	bright_weights_normed_gauss_blur_1_rd264
//	bright_weights_normed_gauss_blur_1_rd265
//	bright_weights_normed_gauss_blur_1_rd266
//	bright_weights_normed_gauss_blur_1_rd267
//	bright_weights_normed_gauss_blur_1_rd268
//	bright_weights_normed_gauss_blur_1_rd269
//	bright_weights_normed_gauss_blur_1_rd270
//	bright_weights_normed_gauss_blur_1_rd271
//	bright_weights_normed_gauss_blur_1_rd272
//	bright_weights_normed_gauss_blur_1_rd273
//	bright_weights_normed_gauss_blur_1_rd274
//	bright_weights_normed_gauss_blur_1_rd275
//	bright_weights_normed_gauss_blur_1_rd276
//	bright_weights_normed_gauss_blur_1_rd277
//	bright_weights_normed_gauss_blur_1_rd278
//	bright_weights_normed_gauss_blur_1_rd279
//	bright_weights_normed_gauss_blur_1_rd280
//	bright_weights_normed_gauss_blur_1_rd281
//	bright_weights_normed_gauss_blur_1_rd282
//	bright_weights_normed_gauss_blur_1_rd283
//	bright_weights_normed_gauss_blur_1_rd284
//	bright_weights_normed_gauss_blur_1_rd285
//	bright_weights_normed_gauss_blur_1_rd286
//	bright_weights_normed_gauss_blur_1_rd287
inline hw_uint<4608> bright_weights_normed_bright_weights_normed_gauss_blur_1_update_0_read_bundle_read(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 288
    // bright_weights_normed_gauss_blur_1_rd0
    // bright_weights_normed_gauss_blur_1_rd1
    // bright_weights_normed_gauss_blur_1_rd2
    // bright_weights_normed_gauss_blur_1_rd3
    // bright_weights_normed_gauss_blur_1_rd4
    // bright_weights_normed_gauss_blur_1_rd5
    // bright_weights_normed_gauss_blur_1_rd6
    // bright_weights_normed_gauss_blur_1_rd7
    // bright_weights_normed_gauss_blur_1_rd8
    // bright_weights_normed_gauss_blur_1_rd9
    // bright_weights_normed_gauss_blur_1_rd10
    // bright_weights_normed_gauss_blur_1_rd11
    // bright_weights_normed_gauss_blur_1_rd12
    // bright_weights_normed_gauss_blur_1_rd13
    // bright_weights_normed_gauss_blur_1_rd14
    // bright_weights_normed_gauss_blur_1_rd15
    // bright_weights_normed_gauss_blur_1_rd16
    // bright_weights_normed_gauss_blur_1_rd17
    // bright_weights_normed_gauss_blur_1_rd18
    // bright_weights_normed_gauss_blur_1_rd19
    // bright_weights_normed_gauss_blur_1_rd20
    // bright_weights_normed_gauss_blur_1_rd21
    // bright_weights_normed_gauss_blur_1_rd22
    // bright_weights_normed_gauss_blur_1_rd23
    // bright_weights_normed_gauss_blur_1_rd24
    // bright_weights_normed_gauss_blur_1_rd25
    // bright_weights_normed_gauss_blur_1_rd26
    // bright_weights_normed_gauss_blur_1_rd27
    // bright_weights_normed_gauss_blur_1_rd28
    // bright_weights_normed_gauss_blur_1_rd29
    // bright_weights_normed_gauss_blur_1_rd30
    // bright_weights_normed_gauss_blur_1_rd31
    // bright_weights_normed_gauss_blur_1_rd32
    // bright_weights_normed_gauss_blur_1_rd33
    // bright_weights_normed_gauss_blur_1_rd34
    // bright_weights_normed_gauss_blur_1_rd35
    // bright_weights_normed_gauss_blur_1_rd36
    // bright_weights_normed_gauss_blur_1_rd37
    // bright_weights_normed_gauss_blur_1_rd38
    // bright_weights_normed_gauss_blur_1_rd39
    // bright_weights_normed_gauss_blur_1_rd40
    // bright_weights_normed_gauss_blur_1_rd41
    // bright_weights_normed_gauss_blur_1_rd42
    // bright_weights_normed_gauss_blur_1_rd43
    // bright_weights_normed_gauss_blur_1_rd44
    // bright_weights_normed_gauss_blur_1_rd45
    // bright_weights_normed_gauss_blur_1_rd46
    // bright_weights_normed_gauss_blur_1_rd47
    // bright_weights_normed_gauss_blur_1_rd48
    // bright_weights_normed_gauss_blur_1_rd49
    // bright_weights_normed_gauss_blur_1_rd50
    // bright_weights_normed_gauss_blur_1_rd51
    // bright_weights_normed_gauss_blur_1_rd52
    // bright_weights_normed_gauss_blur_1_rd53
    // bright_weights_normed_gauss_blur_1_rd54
    // bright_weights_normed_gauss_blur_1_rd55
    // bright_weights_normed_gauss_blur_1_rd56
    // bright_weights_normed_gauss_blur_1_rd57
    // bright_weights_normed_gauss_blur_1_rd58
    // bright_weights_normed_gauss_blur_1_rd59
    // bright_weights_normed_gauss_blur_1_rd60
    // bright_weights_normed_gauss_blur_1_rd61
    // bright_weights_normed_gauss_blur_1_rd62
    // bright_weights_normed_gauss_blur_1_rd63
    // bright_weights_normed_gauss_blur_1_rd64
    // bright_weights_normed_gauss_blur_1_rd65
    // bright_weights_normed_gauss_blur_1_rd66
    // bright_weights_normed_gauss_blur_1_rd67
    // bright_weights_normed_gauss_blur_1_rd68
    // bright_weights_normed_gauss_blur_1_rd69
    // bright_weights_normed_gauss_blur_1_rd70
    // bright_weights_normed_gauss_blur_1_rd71
    // bright_weights_normed_gauss_blur_1_rd72
    // bright_weights_normed_gauss_blur_1_rd73
    // bright_weights_normed_gauss_blur_1_rd74
    // bright_weights_normed_gauss_blur_1_rd75
    // bright_weights_normed_gauss_blur_1_rd76
    // bright_weights_normed_gauss_blur_1_rd77
    // bright_weights_normed_gauss_blur_1_rd78
    // bright_weights_normed_gauss_blur_1_rd79
    // bright_weights_normed_gauss_blur_1_rd80
    // bright_weights_normed_gauss_blur_1_rd81
    // bright_weights_normed_gauss_blur_1_rd82
    // bright_weights_normed_gauss_blur_1_rd83
    // bright_weights_normed_gauss_blur_1_rd84
    // bright_weights_normed_gauss_blur_1_rd85
    // bright_weights_normed_gauss_blur_1_rd86
    // bright_weights_normed_gauss_blur_1_rd87
    // bright_weights_normed_gauss_blur_1_rd88
    // bright_weights_normed_gauss_blur_1_rd89
    // bright_weights_normed_gauss_blur_1_rd90
    // bright_weights_normed_gauss_blur_1_rd91
    // bright_weights_normed_gauss_blur_1_rd92
    // bright_weights_normed_gauss_blur_1_rd93
    // bright_weights_normed_gauss_blur_1_rd94
    // bright_weights_normed_gauss_blur_1_rd95
    // bright_weights_normed_gauss_blur_1_rd96
    // bright_weights_normed_gauss_blur_1_rd97
    // bright_weights_normed_gauss_blur_1_rd98
    // bright_weights_normed_gauss_blur_1_rd99
    // bright_weights_normed_gauss_blur_1_rd100
    // bright_weights_normed_gauss_blur_1_rd101
    // bright_weights_normed_gauss_blur_1_rd102
    // bright_weights_normed_gauss_blur_1_rd103
    // bright_weights_normed_gauss_blur_1_rd104
    // bright_weights_normed_gauss_blur_1_rd105
    // bright_weights_normed_gauss_blur_1_rd106
    // bright_weights_normed_gauss_blur_1_rd107
    // bright_weights_normed_gauss_blur_1_rd108
    // bright_weights_normed_gauss_blur_1_rd109
    // bright_weights_normed_gauss_blur_1_rd110
    // bright_weights_normed_gauss_blur_1_rd111
    // bright_weights_normed_gauss_blur_1_rd112
    // bright_weights_normed_gauss_blur_1_rd113
    // bright_weights_normed_gauss_blur_1_rd114
    // bright_weights_normed_gauss_blur_1_rd115
    // bright_weights_normed_gauss_blur_1_rd116
    // bright_weights_normed_gauss_blur_1_rd117
    // bright_weights_normed_gauss_blur_1_rd118
    // bright_weights_normed_gauss_blur_1_rd119
    // bright_weights_normed_gauss_blur_1_rd120
    // bright_weights_normed_gauss_blur_1_rd121
    // bright_weights_normed_gauss_blur_1_rd122
    // bright_weights_normed_gauss_blur_1_rd123
    // bright_weights_normed_gauss_blur_1_rd124
    // bright_weights_normed_gauss_blur_1_rd125
    // bright_weights_normed_gauss_blur_1_rd126
    // bright_weights_normed_gauss_blur_1_rd127
    // bright_weights_normed_gauss_blur_1_rd128
    // bright_weights_normed_gauss_blur_1_rd129
    // bright_weights_normed_gauss_blur_1_rd130
    // bright_weights_normed_gauss_blur_1_rd131
    // bright_weights_normed_gauss_blur_1_rd132
    // bright_weights_normed_gauss_blur_1_rd133
    // bright_weights_normed_gauss_blur_1_rd134
    // bright_weights_normed_gauss_blur_1_rd135
    // bright_weights_normed_gauss_blur_1_rd136
    // bright_weights_normed_gauss_blur_1_rd137
    // bright_weights_normed_gauss_blur_1_rd138
    // bright_weights_normed_gauss_blur_1_rd139
    // bright_weights_normed_gauss_blur_1_rd140
    // bright_weights_normed_gauss_blur_1_rd141
    // bright_weights_normed_gauss_blur_1_rd142
    // bright_weights_normed_gauss_blur_1_rd143
    // bright_weights_normed_gauss_blur_1_rd144
    // bright_weights_normed_gauss_blur_1_rd145
    // bright_weights_normed_gauss_blur_1_rd146
    // bright_weights_normed_gauss_blur_1_rd147
    // bright_weights_normed_gauss_blur_1_rd148
    // bright_weights_normed_gauss_blur_1_rd149
    // bright_weights_normed_gauss_blur_1_rd150
    // bright_weights_normed_gauss_blur_1_rd151
    // bright_weights_normed_gauss_blur_1_rd152
    // bright_weights_normed_gauss_blur_1_rd153
    // bright_weights_normed_gauss_blur_1_rd154
    // bright_weights_normed_gauss_blur_1_rd155
    // bright_weights_normed_gauss_blur_1_rd156
    // bright_weights_normed_gauss_blur_1_rd157
    // bright_weights_normed_gauss_blur_1_rd158
    // bright_weights_normed_gauss_blur_1_rd159
    // bright_weights_normed_gauss_blur_1_rd160
    // bright_weights_normed_gauss_blur_1_rd161
    // bright_weights_normed_gauss_blur_1_rd162
    // bright_weights_normed_gauss_blur_1_rd163
    // bright_weights_normed_gauss_blur_1_rd164
    // bright_weights_normed_gauss_blur_1_rd165
    // bright_weights_normed_gauss_blur_1_rd166
    // bright_weights_normed_gauss_blur_1_rd167
    // bright_weights_normed_gauss_blur_1_rd168
    // bright_weights_normed_gauss_blur_1_rd169
    // bright_weights_normed_gauss_blur_1_rd170
    // bright_weights_normed_gauss_blur_1_rd171
    // bright_weights_normed_gauss_blur_1_rd172
    // bright_weights_normed_gauss_blur_1_rd173
    // bright_weights_normed_gauss_blur_1_rd174
    // bright_weights_normed_gauss_blur_1_rd175
    // bright_weights_normed_gauss_blur_1_rd176
    // bright_weights_normed_gauss_blur_1_rd177
    // bright_weights_normed_gauss_blur_1_rd178
    // bright_weights_normed_gauss_blur_1_rd179
    // bright_weights_normed_gauss_blur_1_rd180
    // bright_weights_normed_gauss_blur_1_rd181
    // bright_weights_normed_gauss_blur_1_rd182
    // bright_weights_normed_gauss_blur_1_rd183
    // bright_weights_normed_gauss_blur_1_rd184
    // bright_weights_normed_gauss_blur_1_rd185
    // bright_weights_normed_gauss_blur_1_rd186
    // bright_weights_normed_gauss_blur_1_rd187
    // bright_weights_normed_gauss_blur_1_rd188
    // bright_weights_normed_gauss_blur_1_rd189
    // bright_weights_normed_gauss_blur_1_rd190
    // bright_weights_normed_gauss_blur_1_rd191
    // bright_weights_normed_gauss_blur_1_rd192
    // bright_weights_normed_gauss_blur_1_rd193
    // bright_weights_normed_gauss_blur_1_rd194
    // bright_weights_normed_gauss_blur_1_rd195
    // bright_weights_normed_gauss_blur_1_rd196
    // bright_weights_normed_gauss_blur_1_rd197
    // bright_weights_normed_gauss_blur_1_rd198
    // bright_weights_normed_gauss_blur_1_rd199
    // bright_weights_normed_gauss_blur_1_rd200
    // bright_weights_normed_gauss_blur_1_rd201
    // bright_weights_normed_gauss_blur_1_rd202
    // bright_weights_normed_gauss_blur_1_rd203
    // bright_weights_normed_gauss_blur_1_rd204
    // bright_weights_normed_gauss_blur_1_rd205
    // bright_weights_normed_gauss_blur_1_rd206
    // bright_weights_normed_gauss_blur_1_rd207
    // bright_weights_normed_gauss_blur_1_rd208
    // bright_weights_normed_gauss_blur_1_rd209
    // bright_weights_normed_gauss_blur_1_rd210
    // bright_weights_normed_gauss_blur_1_rd211
    // bright_weights_normed_gauss_blur_1_rd212
    // bright_weights_normed_gauss_blur_1_rd213
    // bright_weights_normed_gauss_blur_1_rd214
    // bright_weights_normed_gauss_blur_1_rd215
    // bright_weights_normed_gauss_blur_1_rd216
    // bright_weights_normed_gauss_blur_1_rd217
    // bright_weights_normed_gauss_blur_1_rd218
    // bright_weights_normed_gauss_blur_1_rd219
    // bright_weights_normed_gauss_blur_1_rd220
    // bright_weights_normed_gauss_blur_1_rd221
    // bright_weights_normed_gauss_blur_1_rd222
    // bright_weights_normed_gauss_blur_1_rd223
    // bright_weights_normed_gauss_blur_1_rd224
    // bright_weights_normed_gauss_blur_1_rd225
    // bright_weights_normed_gauss_blur_1_rd226
    // bright_weights_normed_gauss_blur_1_rd227
    // bright_weights_normed_gauss_blur_1_rd228
    // bright_weights_normed_gauss_blur_1_rd229
    // bright_weights_normed_gauss_blur_1_rd230
    // bright_weights_normed_gauss_blur_1_rd231
    // bright_weights_normed_gauss_blur_1_rd232
    // bright_weights_normed_gauss_blur_1_rd233
    // bright_weights_normed_gauss_blur_1_rd234
    // bright_weights_normed_gauss_blur_1_rd235
    // bright_weights_normed_gauss_blur_1_rd236
    // bright_weights_normed_gauss_blur_1_rd237
    // bright_weights_normed_gauss_blur_1_rd238
    // bright_weights_normed_gauss_blur_1_rd239
    // bright_weights_normed_gauss_blur_1_rd240
    // bright_weights_normed_gauss_blur_1_rd241
    // bright_weights_normed_gauss_blur_1_rd242
    // bright_weights_normed_gauss_blur_1_rd243
    // bright_weights_normed_gauss_blur_1_rd244
    // bright_weights_normed_gauss_blur_1_rd245
    // bright_weights_normed_gauss_blur_1_rd246
    // bright_weights_normed_gauss_blur_1_rd247
    // bright_weights_normed_gauss_blur_1_rd248
    // bright_weights_normed_gauss_blur_1_rd249
    // bright_weights_normed_gauss_blur_1_rd250
    // bright_weights_normed_gauss_blur_1_rd251
    // bright_weights_normed_gauss_blur_1_rd252
    // bright_weights_normed_gauss_blur_1_rd253
    // bright_weights_normed_gauss_blur_1_rd254
    // bright_weights_normed_gauss_blur_1_rd255
    // bright_weights_normed_gauss_blur_1_rd256
    // bright_weights_normed_gauss_blur_1_rd257
    // bright_weights_normed_gauss_blur_1_rd258
    // bright_weights_normed_gauss_blur_1_rd259
    // bright_weights_normed_gauss_blur_1_rd260
    // bright_weights_normed_gauss_blur_1_rd261
    // bright_weights_normed_gauss_blur_1_rd262
    // bright_weights_normed_gauss_blur_1_rd263
    // bright_weights_normed_gauss_blur_1_rd264
    // bright_weights_normed_gauss_blur_1_rd265
    // bright_weights_normed_gauss_blur_1_rd266
    // bright_weights_normed_gauss_blur_1_rd267
    // bright_weights_normed_gauss_blur_1_rd268
    // bright_weights_normed_gauss_blur_1_rd269
    // bright_weights_normed_gauss_blur_1_rd270
    // bright_weights_normed_gauss_blur_1_rd271
    // bright_weights_normed_gauss_blur_1_rd272
    // bright_weights_normed_gauss_blur_1_rd273
    // bright_weights_normed_gauss_blur_1_rd274
    // bright_weights_normed_gauss_blur_1_rd275
    // bright_weights_normed_gauss_blur_1_rd276
    // bright_weights_normed_gauss_blur_1_rd277
    // bright_weights_normed_gauss_blur_1_rd278
    // bright_weights_normed_gauss_blur_1_rd279
    // bright_weights_normed_gauss_blur_1_rd280
    // bright_weights_normed_gauss_blur_1_rd281
    // bright_weights_normed_gauss_blur_1_rd282
    // bright_weights_normed_gauss_blur_1_rd283
    // bright_weights_normed_gauss_blur_1_rd284
    // bright_weights_normed_gauss_blur_1_rd285
    // bright_weights_normed_gauss_blur_1_rd286
    // bright_weights_normed_gauss_blur_1_rd287

	hw_uint<4608> result;
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd0_res = bright_weights_normed_gauss_blur_1_rd0_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<0, 4608>(result, bright_weights_normed_gauss_blur_1_rd0_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd1_res = bright_weights_normed_gauss_blur_1_rd1_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<16, 4608>(result, bright_weights_normed_gauss_blur_1_rd1_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd2_res = bright_weights_normed_gauss_blur_1_rd2_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<32, 4608>(result, bright_weights_normed_gauss_blur_1_rd2_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd3_res = bright_weights_normed_gauss_blur_1_rd3_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<48, 4608>(result, bright_weights_normed_gauss_blur_1_rd3_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd4_res = bright_weights_normed_gauss_blur_1_rd4_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<64, 4608>(result, bright_weights_normed_gauss_blur_1_rd4_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd5_res = bright_weights_normed_gauss_blur_1_rd5_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<80, 4608>(result, bright_weights_normed_gauss_blur_1_rd5_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd6_res = bright_weights_normed_gauss_blur_1_rd6_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<96, 4608>(result, bright_weights_normed_gauss_blur_1_rd6_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd7_res = bright_weights_normed_gauss_blur_1_rd7_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<112, 4608>(result, bright_weights_normed_gauss_blur_1_rd7_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd8_res = bright_weights_normed_gauss_blur_1_rd8_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<128, 4608>(result, bright_weights_normed_gauss_blur_1_rd8_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd9_res = bright_weights_normed_gauss_blur_1_rd9_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<144, 4608>(result, bright_weights_normed_gauss_blur_1_rd9_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd10_res = bright_weights_normed_gauss_blur_1_rd10_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<160, 4608>(result, bright_weights_normed_gauss_blur_1_rd10_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd11_res = bright_weights_normed_gauss_blur_1_rd11_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<176, 4608>(result, bright_weights_normed_gauss_blur_1_rd11_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd12_res = bright_weights_normed_gauss_blur_1_rd12_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<192, 4608>(result, bright_weights_normed_gauss_blur_1_rd12_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd13_res = bright_weights_normed_gauss_blur_1_rd13_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<208, 4608>(result, bright_weights_normed_gauss_blur_1_rd13_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd14_res = bright_weights_normed_gauss_blur_1_rd14_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<224, 4608>(result, bright_weights_normed_gauss_blur_1_rd14_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd15_res = bright_weights_normed_gauss_blur_1_rd15_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<240, 4608>(result, bright_weights_normed_gauss_blur_1_rd15_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd16_res = bright_weights_normed_gauss_blur_1_rd16_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<256, 4608>(result, bright_weights_normed_gauss_blur_1_rd16_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd17_res = bright_weights_normed_gauss_blur_1_rd17_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<272, 4608>(result, bright_weights_normed_gauss_blur_1_rd17_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd18_res = bright_weights_normed_gauss_blur_1_rd18_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<288, 4608>(result, bright_weights_normed_gauss_blur_1_rd18_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd19_res = bright_weights_normed_gauss_blur_1_rd19_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<304, 4608>(result, bright_weights_normed_gauss_blur_1_rd19_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd20_res = bright_weights_normed_gauss_blur_1_rd20_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<320, 4608>(result, bright_weights_normed_gauss_blur_1_rd20_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd21_res = bright_weights_normed_gauss_blur_1_rd21_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<336, 4608>(result, bright_weights_normed_gauss_blur_1_rd21_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd22_res = bright_weights_normed_gauss_blur_1_rd22_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<352, 4608>(result, bright_weights_normed_gauss_blur_1_rd22_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd23_res = bright_weights_normed_gauss_blur_1_rd23_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<368, 4608>(result, bright_weights_normed_gauss_blur_1_rd23_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd24_res = bright_weights_normed_gauss_blur_1_rd24_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<384, 4608>(result, bright_weights_normed_gauss_blur_1_rd24_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd25_res = bright_weights_normed_gauss_blur_1_rd25_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<400, 4608>(result, bright_weights_normed_gauss_blur_1_rd25_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd26_res = bright_weights_normed_gauss_blur_1_rd26_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<416, 4608>(result, bright_weights_normed_gauss_blur_1_rd26_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd27_res = bright_weights_normed_gauss_blur_1_rd27_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<432, 4608>(result, bright_weights_normed_gauss_blur_1_rd27_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd28_res = bright_weights_normed_gauss_blur_1_rd28_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<448, 4608>(result, bright_weights_normed_gauss_blur_1_rd28_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd29_res = bright_weights_normed_gauss_blur_1_rd29_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<464, 4608>(result, bright_weights_normed_gauss_blur_1_rd29_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd30_res = bright_weights_normed_gauss_blur_1_rd30_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<480, 4608>(result, bright_weights_normed_gauss_blur_1_rd30_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd31_res = bright_weights_normed_gauss_blur_1_rd31_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<496, 4608>(result, bright_weights_normed_gauss_blur_1_rd31_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd32_res = bright_weights_normed_gauss_blur_1_rd32_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<512, 4608>(result, bright_weights_normed_gauss_blur_1_rd32_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd33_res = bright_weights_normed_gauss_blur_1_rd33_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<528, 4608>(result, bright_weights_normed_gauss_blur_1_rd33_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd34_res = bright_weights_normed_gauss_blur_1_rd34_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<544, 4608>(result, bright_weights_normed_gauss_blur_1_rd34_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd35_res = bright_weights_normed_gauss_blur_1_rd35_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<560, 4608>(result, bright_weights_normed_gauss_blur_1_rd35_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd36_res = bright_weights_normed_gauss_blur_1_rd36_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<576, 4608>(result, bright_weights_normed_gauss_blur_1_rd36_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd37_res = bright_weights_normed_gauss_blur_1_rd37_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<592, 4608>(result, bright_weights_normed_gauss_blur_1_rd37_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd38_res = bright_weights_normed_gauss_blur_1_rd38_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<608, 4608>(result, bright_weights_normed_gauss_blur_1_rd38_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd39_res = bright_weights_normed_gauss_blur_1_rd39_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<624, 4608>(result, bright_weights_normed_gauss_blur_1_rd39_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd40_res = bright_weights_normed_gauss_blur_1_rd40_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<640, 4608>(result, bright_weights_normed_gauss_blur_1_rd40_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd41_res = bright_weights_normed_gauss_blur_1_rd41_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<656, 4608>(result, bright_weights_normed_gauss_blur_1_rd41_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd42_res = bright_weights_normed_gauss_blur_1_rd42_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<672, 4608>(result, bright_weights_normed_gauss_blur_1_rd42_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd43_res = bright_weights_normed_gauss_blur_1_rd43_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<688, 4608>(result, bright_weights_normed_gauss_blur_1_rd43_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd44_res = bright_weights_normed_gauss_blur_1_rd44_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<704, 4608>(result, bright_weights_normed_gauss_blur_1_rd44_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd45_res = bright_weights_normed_gauss_blur_1_rd45_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<720, 4608>(result, bright_weights_normed_gauss_blur_1_rd45_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd46_res = bright_weights_normed_gauss_blur_1_rd46_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<736, 4608>(result, bright_weights_normed_gauss_blur_1_rd46_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd47_res = bright_weights_normed_gauss_blur_1_rd47_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<752, 4608>(result, bright_weights_normed_gauss_blur_1_rd47_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd48_res = bright_weights_normed_gauss_blur_1_rd48_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<768, 4608>(result, bright_weights_normed_gauss_blur_1_rd48_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd49_res = bright_weights_normed_gauss_blur_1_rd49_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<784, 4608>(result, bright_weights_normed_gauss_blur_1_rd49_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd50_res = bright_weights_normed_gauss_blur_1_rd50_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<800, 4608>(result, bright_weights_normed_gauss_blur_1_rd50_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd51_res = bright_weights_normed_gauss_blur_1_rd51_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<816, 4608>(result, bright_weights_normed_gauss_blur_1_rd51_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd52_res = bright_weights_normed_gauss_blur_1_rd52_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<832, 4608>(result, bright_weights_normed_gauss_blur_1_rd52_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd53_res = bright_weights_normed_gauss_blur_1_rd53_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<848, 4608>(result, bright_weights_normed_gauss_blur_1_rd53_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd54_res = bright_weights_normed_gauss_blur_1_rd54_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<864, 4608>(result, bright_weights_normed_gauss_blur_1_rd54_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd55_res = bright_weights_normed_gauss_blur_1_rd55_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<880, 4608>(result, bright_weights_normed_gauss_blur_1_rd55_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd56_res = bright_weights_normed_gauss_blur_1_rd56_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<896, 4608>(result, bright_weights_normed_gauss_blur_1_rd56_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd57_res = bright_weights_normed_gauss_blur_1_rd57_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<912, 4608>(result, bright_weights_normed_gauss_blur_1_rd57_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd58_res = bright_weights_normed_gauss_blur_1_rd58_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<928, 4608>(result, bright_weights_normed_gauss_blur_1_rd58_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd59_res = bright_weights_normed_gauss_blur_1_rd59_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<944, 4608>(result, bright_weights_normed_gauss_blur_1_rd59_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd60_res = bright_weights_normed_gauss_blur_1_rd60_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<960, 4608>(result, bright_weights_normed_gauss_blur_1_rd60_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd61_res = bright_weights_normed_gauss_blur_1_rd61_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<976, 4608>(result, bright_weights_normed_gauss_blur_1_rd61_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd62_res = bright_weights_normed_gauss_blur_1_rd62_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<992, 4608>(result, bright_weights_normed_gauss_blur_1_rd62_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd63_res = bright_weights_normed_gauss_blur_1_rd63_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1008, 4608>(result, bright_weights_normed_gauss_blur_1_rd63_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd64_res = bright_weights_normed_gauss_blur_1_rd64_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1024, 4608>(result, bright_weights_normed_gauss_blur_1_rd64_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd65_res = bright_weights_normed_gauss_blur_1_rd65_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1040, 4608>(result, bright_weights_normed_gauss_blur_1_rd65_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd66_res = bright_weights_normed_gauss_blur_1_rd66_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1056, 4608>(result, bright_weights_normed_gauss_blur_1_rd66_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd67_res = bright_weights_normed_gauss_blur_1_rd67_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1072, 4608>(result, bright_weights_normed_gauss_blur_1_rd67_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd68_res = bright_weights_normed_gauss_blur_1_rd68_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1088, 4608>(result, bright_weights_normed_gauss_blur_1_rd68_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd69_res = bright_weights_normed_gauss_blur_1_rd69_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1104, 4608>(result, bright_weights_normed_gauss_blur_1_rd69_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd70_res = bright_weights_normed_gauss_blur_1_rd70_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1120, 4608>(result, bright_weights_normed_gauss_blur_1_rd70_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd71_res = bright_weights_normed_gauss_blur_1_rd71_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1136, 4608>(result, bright_weights_normed_gauss_blur_1_rd71_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd72_res = bright_weights_normed_gauss_blur_1_rd72_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1152, 4608>(result, bright_weights_normed_gauss_blur_1_rd72_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd73_res = bright_weights_normed_gauss_blur_1_rd73_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1168, 4608>(result, bright_weights_normed_gauss_blur_1_rd73_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd74_res = bright_weights_normed_gauss_blur_1_rd74_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1184, 4608>(result, bright_weights_normed_gauss_blur_1_rd74_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd75_res = bright_weights_normed_gauss_blur_1_rd75_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1200, 4608>(result, bright_weights_normed_gauss_blur_1_rd75_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd76_res = bright_weights_normed_gauss_blur_1_rd76_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1216, 4608>(result, bright_weights_normed_gauss_blur_1_rd76_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd77_res = bright_weights_normed_gauss_blur_1_rd77_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1232, 4608>(result, bright_weights_normed_gauss_blur_1_rd77_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd78_res = bright_weights_normed_gauss_blur_1_rd78_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1248, 4608>(result, bright_weights_normed_gauss_blur_1_rd78_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd79_res = bright_weights_normed_gauss_blur_1_rd79_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1264, 4608>(result, bright_weights_normed_gauss_blur_1_rd79_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd80_res = bright_weights_normed_gauss_blur_1_rd80_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1280, 4608>(result, bright_weights_normed_gauss_blur_1_rd80_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd81_res = bright_weights_normed_gauss_blur_1_rd81_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1296, 4608>(result, bright_weights_normed_gauss_blur_1_rd81_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd82_res = bright_weights_normed_gauss_blur_1_rd82_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1312, 4608>(result, bright_weights_normed_gauss_blur_1_rd82_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd83_res = bright_weights_normed_gauss_blur_1_rd83_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1328, 4608>(result, bright_weights_normed_gauss_blur_1_rd83_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd84_res = bright_weights_normed_gauss_blur_1_rd84_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1344, 4608>(result, bright_weights_normed_gauss_blur_1_rd84_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd85_res = bright_weights_normed_gauss_blur_1_rd85_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1360, 4608>(result, bright_weights_normed_gauss_blur_1_rd85_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd86_res = bright_weights_normed_gauss_blur_1_rd86_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1376, 4608>(result, bright_weights_normed_gauss_blur_1_rd86_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd87_res = bright_weights_normed_gauss_blur_1_rd87_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1392, 4608>(result, bright_weights_normed_gauss_blur_1_rd87_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd88_res = bright_weights_normed_gauss_blur_1_rd88_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1408, 4608>(result, bright_weights_normed_gauss_blur_1_rd88_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd89_res = bright_weights_normed_gauss_blur_1_rd89_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1424, 4608>(result, bright_weights_normed_gauss_blur_1_rd89_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd90_res = bright_weights_normed_gauss_blur_1_rd90_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1440, 4608>(result, bright_weights_normed_gauss_blur_1_rd90_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd91_res = bright_weights_normed_gauss_blur_1_rd91_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1456, 4608>(result, bright_weights_normed_gauss_blur_1_rd91_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd92_res = bright_weights_normed_gauss_blur_1_rd92_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1472, 4608>(result, bright_weights_normed_gauss_blur_1_rd92_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd93_res = bright_weights_normed_gauss_blur_1_rd93_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1488, 4608>(result, bright_weights_normed_gauss_blur_1_rd93_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd94_res = bright_weights_normed_gauss_blur_1_rd94_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1504, 4608>(result, bright_weights_normed_gauss_blur_1_rd94_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd95_res = bright_weights_normed_gauss_blur_1_rd95_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1520, 4608>(result, bright_weights_normed_gauss_blur_1_rd95_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd96_res = bright_weights_normed_gauss_blur_1_rd96_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1536, 4608>(result, bright_weights_normed_gauss_blur_1_rd96_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd97_res = bright_weights_normed_gauss_blur_1_rd97_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1552, 4608>(result, bright_weights_normed_gauss_blur_1_rd97_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd98_res = bright_weights_normed_gauss_blur_1_rd98_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1568, 4608>(result, bright_weights_normed_gauss_blur_1_rd98_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd99_res = bright_weights_normed_gauss_blur_1_rd99_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1584, 4608>(result, bright_weights_normed_gauss_blur_1_rd99_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd100_res = bright_weights_normed_gauss_blur_1_rd100_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1600, 4608>(result, bright_weights_normed_gauss_blur_1_rd100_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd101_res = bright_weights_normed_gauss_blur_1_rd101_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1616, 4608>(result, bright_weights_normed_gauss_blur_1_rd101_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd102_res = bright_weights_normed_gauss_blur_1_rd102_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1632, 4608>(result, bright_weights_normed_gauss_blur_1_rd102_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd103_res = bright_weights_normed_gauss_blur_1_rd103_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1648, 4608>(result, bright_weights_normed_gauss_blur_1_rd103_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd104_res = bright_weights_normed_gauss_blur_1_rd104_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1664, 4608>(result, bright_weights_normed_gauss_blur_1_rd104_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd105_res = bright_weights_normed_gauss_blur_1_rd105_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1680, 4608>(result, bright_weights_normed_gauss_blur_1_rd105_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd106_res = bright_weights_normed_gauss_blur_1_rd106_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1696, 4608>(result, bright_weights_normed_gauss_blur_1_rd106_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd107_res = bright_weights_normed_gauss_blur_1_rd107_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1712, 4608>(result, bright_weights_normed_gauss_blur_1_rd107_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd108_res = bright_weights_normed_gauss_blur_1_rd108_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1728, 4608>(result, bright_weights_normed_gauss_blur_1_rd108_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd109_res = bright_weights_normed_gauss_blur_1_rd109_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1744, 4608>(result, bright_weights_normed_gauss_blur_1_rd109_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd110_res = bright_weights_normed_gauss_blur_1_rd110_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1760, 4608>(result, bright_weights_normed_gauss_blur_1_rd110_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd111_res = bright_weights_normed_gauss_blur_1_rd111_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1776, 4608>(result, bright_weights_normed_gauss_blur_1_rd111_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd112_res = bright_weights_normed_gauss_blur_1_rd112_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1792, 4608>(result, bright_weights_normed_gauss_blur_1_rd112_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd113_res = bright_weights_normed_gauss_blur_1_rd113_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1808, 4608>(result, bright_weights_normed_gauss_blur_1_rd113_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd114_res = bright_weights_normed_gauss_blur_1_rd114_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1824, 4608>(result, bright_weights_normed_gauss_blur_1_rd114_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd115_res = bright_weights_normed_gauss_blur_1_rd115_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1840, 4608>(result, bright_weights_normed_gauss_blur_1_rd115_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd116_res = bright_weights_normed_gauss_blur_1_rd116_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1856, 4608>(result, bright_weights_normed_gauss_blur_1_rd116_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd117_res = bright_weights_normed_gauss_blur_1_rd117_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1872, 4608>(result, bright_weights_normed_gauss_blur_1_rd117_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd118_res = bright_weights_normed_gauss_blur_1_rd118_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1888, 4608>(result, bright_weights_normed_gauss_blur_1_rd118_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd119_res = bright_weights_normed_gauss_blur_1_rd119_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1904, 4608>(result, bright_weights_normed_gauss_blur_1_rd119_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd120_res = bright_weights_normed_gauss_blur_1_rd120_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1920, 4608>(result, bright_weights_normed_gauss_blur_1_rd120_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd121_res = bright_weights_normed_gauss_blur_1_rd121_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1936, 4608>(result, bright_weights_normed_gauss_blur_1_rd121_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd122_res = bright_weights_normed_gauss_blur_1_rd122_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1952, 4608>(result, bright_weights_normed_gauss_blur_1_rd122_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd123_res = bright_weights_normed_gauss_blur_1_rd123_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1968, 4608>(result, bright_weights_normed_gauss_blur_1_rd123_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd124_res = bright_weights_normed_gauss_blur_1_rd124_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1984, 4608>(result, bright_weights_normed_gauss_blur_1_rd124_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd125_res = bright_weights_normed_gauss_blur_1_rd125_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2000, 4608>(result, bright_weights_normed_gauss_blur_1_rd125_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd126_res = bright_weights_normed_gauss_blur_1_rd126_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2016, 4608>(result, bright_weights_normed_gauss_blur_1_rd126_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd127_res = bright_weights_normed_gauss_blur_1_rd127_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2032, 4608>(result, bright_weights_normed_gauss_blur_1_rd127_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd128_res = bright_weights_normed_gauss_blur_1_rd128_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2048, 4608>(result, bright_weights_normed_gauss_blur_1_rd128_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd129_res = bright_weights_normed_gauss_blur_1_rd129_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2064, 4608>(result, bright_weights_normed_gauss_blur_1_rd129_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd130_res = bright_weights_normed_gauss_blur_1_rd130_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2080, 4608>(result, bright_weights_normed_gauss_blur_1_rd130_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd131_res = bright_weights_normed_gauss_blur_1_rd131_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2096, 4608>(result, bright_weights_normed_gauss_blur_1_rd131_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd132_res = bright_weights_normed_gauss_blur_1_rd132_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2112, 4608>(result, bright_weights_normed_gauss_blur_1_rd132_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd133_res = bright_weights_normed_gauss_blur_1_rd133_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2128, 4608>(result, bright_weights_normed_gauss_blur_1_rd133_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd134_res = bright_weights_normed_gauss_blur_1_rd134_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2144, 4608>(result, bright_weights_normed_gauss_blur_1_rd134_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd135_res = bright_weights_normed_gauss_blur_1_rd135_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2160, 4608>(result, bright_weights_normed_gauss_blur_1_rd135_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd136_res = bright_weights_normed_gauss_blur_1_rd136_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2176, 4608>(result, bright_weights_normed_gauss_blur_1_rd136_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd137_res = bright_weights_normed_gauss_blur_1_rd137_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2192, 4608>(result, bright_weights_normed_gauss_blur_1_rd137_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd138_res = bright_weights_normed_gauss_blur_1_rd138_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2208, 4608>(result, bright_weights_normed_gauss_blur_1_rd138_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd139_res = bright_weights_normed_gauss_blur_1_rd139_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2224, 4608>(result, bright_weights_normed_gauss_blur_1_rd139_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd140_res = bright_weights_normed_gauss_blur_1_rd140_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2240, 4608>(result, bright_weights_normed_gauss_blur_1_rd140_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd141_res = bright_weights_normed_gauss_blur_1_rd141_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2256, 4608>(result, bright_weights_normed_gauss_blur_1_rd141_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd142_res = bright_weights_normed_gauss_blur_1_rd142_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2272, 4608>(result, bright_weights_normed_gauss_blur_1_rd142_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd143_res = bright_weights_normed_gauss_blur_1_rd143_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2288, 4608>(result, bright_weights_normed_gauss_blur_1_rd143_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd144_res = bright_weights_normed_gauss_blur_1_rd144_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2304, 4608>(result, bright_weights_normed_gauss_blur_1_rd144_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd145_res = bright_weights_normed_gauss_blur_1_rd145_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2320, 4608>(result, bright_weights_normed_gauss_blur_1_rd145_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd146_res = bright_weights_normed_gauss_blur_1_rd146_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2336, 4608>(result, bright_weights_normed_gauss_blur_1_rd146_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd147_res = bright_weights_normed_gauss_blur_1_rd147_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2352, 4608>(result, bright_weights_normed_gauss_blur_1_rd147_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd148_res = bright_weights_normed_gauss_blur_1_rd148_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2368, 4608>(result, bright_weights_normed_gauss_blur_1_rd148_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd149_res = bright_weights_normed_gauss_blur_1_rd149_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2384, 4608>(result, bright_weights_normed_gauss_blur_1_rd149_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd150_res = bright_weights_normed_gauss_blur_1_rd150_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2400, 4608>(result, bright_weights_normed_gauss_blur_1_rd150_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd151_res = bright_weights_normed_gauss_blur_1_rd151_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2416, 4608>(result, bright_weights_normed_gauss_blur_1_rd151_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd152_res = bright_weights_normed_gauss_blur_1_rd152_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2432, 4608>(result, bright_weights_normed_gauss_blur_1_rd152_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd153_res = bright_weights_normed_gauss_blur_1_rd153_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2448, 4608>(result, bright_weights_normed_gauss_blur_1_rd153_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd154_res = bright_weights_normed_gauss_blur_1_rd154_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2464, 4608>(result, bright_weights_normed_gauss_blur_1_rd154_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd155_res = bright_weights_normed_gauss_blur_1_rd155_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2480, 4608>(result, bright_weights_normed_gauss_blur_1_rd155_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd156_res = bright_weights_normed_gauss_blur_1_rd156_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2496, 4608>(result, bright_weights_normed_gauss_blur_1_rd156_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd157_res = bright_weights_normed_gauss_blur_1_rd157_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2512, 4608>(result, bright_weights_normed_gauss_blur_1_rd157_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd158_res = bright_weights_normed_gauss_blur_1_rd158_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2528, 4608>(result, bright_weights_normed_gauss_blur_1_rd158_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd159_res = bright_weights_normed_gauss_blur_1_rd159_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2544, 4608>(result, bright_weights_normed_gauss_blur_1_rd159_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd160_res = bright_weights_normed_gauss_blur_1_rd160_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2560, 4608>(result, bright_weights_normed_gauss_blur_1_rd160_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd161_res = bright_weights_normed_gauss_blur_1_rd161_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2576, 4608>(result, bright_weights_normed_gauss_blur_1_rd161_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd162_res = bright_weights_normed_gauss_blur_1_rd162_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2592, 4608>(result, bright_weights_normed_gauss_blur_1_rd162_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd163_res = bright_weights_normed_gauss_blur_1_rd163_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2608, 4608>(result, bright_weights_normed_gauss_blur_1_rd163_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd164_res = bright_weights_normed_gauss_blur_1_rd164_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2624, 4608>(result, bright_weights_normed_gauss_blur_1_rd164_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd165_res = bright_weights_normed_gauss_blur_1_rd165_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2640, 4608>(result, bright_weights_normed_gauss_blur_1_rd165_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd166_res = bright_weights_normed_gauss_blur_1_rd166_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2656, 4608>(result, bright_weights_normed_gauss_blur_1_rd166_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd167_res = bright_weights_normed_gauss_blur_1_rd167_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2672, 4608>(result, bright_weights_normed_gauss_blur_1_rd167_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd168_res = bright_weights_normed_gauss_blur_1_rd168_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2688, 4608>(result, bright_weights_normed_gauss_blur_1_rd168_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd169_res = bright_weights_normed_gauss_blur_1_rd169_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2704, 4608>(result, bright_weights_normed_gauss_blur_1_rd169_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd170_res = bright_weights_normed_gauss_blur_1_rd170_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2720, 4608>(result, bright_weights_normed_gauss_blur_1_rd170_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd171_res = bright_weights_normed_gauss_blur_1_rd171_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2736, 4608>(result, bright_weights_normed_gauss_blur_1_rd171_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd172_res = bright_weights_normed_gauss_blur_1_rd172_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2752, 4608>(result, bright_weights_normed_gauss_blur_1_rd172_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd173_res = bright_weights_normed_gauss_blur_1_rd173_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2768, 4608>(result, bright_weights_normed_gauss_blur_1_rd173_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd174_res = bright_weights_normed_gauss_blur_1_rd174_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2784, 4608>(result, bright_weights_normed_gauss_blur_1_rd174_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd175_res = bright_weights_normed_gauss_blur_1_rd175_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2800, 4608>(result, bright_weights_normed_gauss_blur_1_rd175_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd176_res = bright_weights_normed_gauss_blur_1_rd176_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2816, 4608>(result, bright_weights_normed_gauss_blur_1_rd176_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd177_res = bright_weights_normed_gauss_blur_1_rd177_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2832, 4608>(result, bright_weights_normed_gauss_blur_1_rd177_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd178_res = bright_weights_normed_gauss_blur_1_rd178_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2848, 4608>(result, bright_weights_normed_gauss_blur_1_rd178_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd179_res = bright_weights_normed_gauss_blur_1_rd179_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2864, 4608>(result, bright_weights_normed_gauss_blur_1_rd179_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd180_res = bright_weights_normed_gauss_blur_1_rd180_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2880, 4608>(result, bright_weights_normed_gauss_blur_1_rd180_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd181_res = bright_weights_normed_gauss_blur_1_rd181_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2896, 4608>(result, bright_weights_normed_gauss_blur_1_rd181_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd182_res = bright_weights_normed_gauss_blur_1_rd182_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2912, 4608>(result, bright_weights_normed_gauss_blur_1_rd182_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd183_res = bright_weights_normed_gauss_blur_1_rd183_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2928, 4608>(result, bright_weights_normed_gauss_blur_1_rd183_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd184_res = bright_weights_normed_gauss_blur_1_rd184_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2944, 4608>(result, bright_weights_normed_gauss_blur_1_rd184_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd185_res = bright_weights_normed_gauss_blur_1_rd185_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2960, 4608>(result, bright_weights_normed_gauss_blur_1_rd185_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd186_res = bright_weights_normed_gauss_blur_1_rd186_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2976, 4608>(result, bright_weights_normed_gauss_blur_1_rd186_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd187_res = bright_weights_normed_gauss_blur_1_rd187_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<2992, 4608>(result, bright_weights_normed_gauss_blur_1_rd187_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd188_res = bright_weights_normed_gauss_blur_1_rd188_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3008, 4608>(result, bright_weights_normed_gauss_blur_1_rd188_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd189_res = bright_weights_normed_gauss_blur_1_rd189_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3024, 4608>(result, bright_weights_normed_gauss_blur_1_rd189_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd190_res = bright_weights_normed_gauss_blur_1_rd190_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3040, 4608>(result, bright_weights_normed_gauss_blur_1_rd190_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd191_res = bright_weights_normed_gauss_blur_1_rd191_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3056, 4608>(result, bright_weights_normed_gauss_blur_1_rd191_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd192_res = bright_weights_normed_gauss_blur_1_rd192_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3072, 4608>(result, bright_weights_normed_gauss_blur_1_rd192_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd193_res = bright_weights_normed_gauss_blur_1_rd193_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3088, 4608>(result, bright_weights_normed_gauss_blur_1_rd193_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd194_res = bright_weights_normed_gauss_blur_1_rd194_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3104, 4608>(result, bright_weights_normed_gauss_blur_1_rd194_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd195_res = bright_weights_normed_gauss_blur_1_rd195_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3120, 4608>(result, bright_weights_normed_gauss_blur_1_rd195_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd196_res = bright_weights_normed_gauss_blur_1_rd196_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3136, 4608>(result, bright_weights_normed_gauss_blur_1_rd196_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd197_res = bright_weights_normed_gauss_blur_1_rd197_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3152, 4608>(result, bright_weights_normed_gauss_blur_1_rd197_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd198_res = bright_weights_normed_gauss_blur_1_rd198_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3168, 4608>(result, bright_weights_normed_gauss_blur_1_rd198_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd199_res = bright_weights_normed_gauss_blur_1_rd199_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3184, 4608>(result, bright_weights_normed_gauss_blur_1_rd199_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd200_res = bright_weights_normed_gauss_blur_1_rd200_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3200, 4608>(result, bright_weights_normed_gauss_blur_1_rd200_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd201_res = bright_weights_normed_gauss_blur_1_rd201_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3216, 4608>(result, bright_weights_normed_gauss_blur_1_rd201_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd202_res = bright_weights_normed_gauss_blur_1_rd202_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3232, 4608>(result, bright_weights_normed_gauss_blur_1_rd202_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd203_res = bright_weights_normed_gauss_blur_1_rd203_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3248, 4608>(result, bright_weights_normed_gauss_blur_1_rd203_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd204_res = bright_weights_normed_gauss_blur_1_rd204_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3264, 4608>(result, bright_weights_normed_gauss_blur_1_rd204_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd205_res = bright_weights_normed_gauss_blur_1_rd205_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3280, 4608>(result, bright_weights_normed_gauss_blur_1_rd205_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd206_res = bright_weights_normed_gauss_blur_1_rd206_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3296, 4608>(result, bright_weights_normed_gauss_blur_1_rd206_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd207_res = bright_weights_normed_gauss_blur_1_rd207_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3312, 4608>(result, bright_weights_normed_gauss_blur_1_rd207_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd208_res = bright_weights_normed_gauss_blur_1_rd208_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3328, 4608>(result, bright_weights_normed_gauss_blur_1_rd208_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd209_res = bright_weights_normed_gauss_blur_1_rd209_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3344, 4608>(result, bright_weights_normed_gauss_blur_1_rd209_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd210_res = bright_weights_normed_gauss_blur_1_rd210_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3360, 4608>(result, bright_weights_normed_gauss_blur_1_rd210_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd211_res = bright_weights_normed_gauss_blur_1_rd211_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3376, 4608>(result, bright_weights_normed_gauss_blur_1_rd211_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd212_res = bright_weights_normed_gauss_blur_1_rd212_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3392, 4608>(result, bright_weights_normed_gauss_blur_1_rd212_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd213_res = bright_weights_normed_gauss_blur_1_rd213_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3408, 4608>(result, bright_weights_normed_gauss_blur_1_rd213_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd214_res = bright_weights_normed_gauss_blur_1_rd214_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3424, 4608>(result, bright_weights_normed_gauss_blur_1_rd214_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd215_res = bright_weights_normed_gauss_blur_1_rd215_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3440, 4608>(result, bright_weights_normed_gauss_blur_1_rd215_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd216_res = bright_weights_normed_gauss_blur_1_rd216_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3456, 4608>(result, bright_weights_normed_gauss_blur_1_rd216_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd217_res = bright_weights_normed_gauss_blur_1_rd217_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3472, 4608>(result, bright_weights_normed_gauss_blur_1_rd217_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd218_res = bright_weights_normed_gauss_blur_1_rd218_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3488, 4608>(result, bright_weights_normed_gauss_blur_1_rd218_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd219_res = bright_weights_normed_gauss_blur_1_rd219_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3504, 4608>(result, bright_weights_normed_gauss_blur_1_rd219_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd220_res = bright_weights_normed_gauss_blur_1_rd220_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3520, 4608>(result, bright_weights_normed_gauss_blur_1_rd220_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd221_res = bright_weights_normed_gauss_blur_1_rd221_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3536, 4608>(result, bright_weights_normed_gauss_blur_1_rd221_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd222_res = bright_weights_normed_gauss_blur_1_rd222_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3552, 4608>(result, bright_weights_normed_gauss_blur_1_rd222_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd223_res = bright_weights_normed_gauss_blur_1_rd223_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3568, 4608>(result, bright_weights_normed_gauss_blur_1_rd223_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd224_res = bright_weights_normed_gauss_blur_1_rd224_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3584, 4608>(result, bright_weights_normed_gauss_blur_1_rd224_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd225_res = bright_weights_normed_gauss_blur_1_rd225_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3600, 4608>(result, bright_weights_normed_gauss_blur_1_rd225_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd226_res = bright_weights_normed_gauss_blur_1_rd226_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3616, 4608>(result, bright_weights_normed_gauss_blur_1_rd226_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd227_res = bright_weights_normed_gauss_blur_1_rd227_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3632, 4608>(result, bright_weights_normed_gauss_blur_1_rd227_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd228_res = bright_weights_normed_gauss_blur_1_rd228_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3648, 4608>(result, bright_weights_normed_gauss_blur_1_rd228_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd229_res = bright_weights_normed_gauss_blur_1_rd229_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3664, 4608>(result, bright_weights_normed_gauss_blur_1_rd229_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd230_res = bright_weights_normed_gauss_blur_1_rd230_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3680, 4608>(result, bright_weights_normed_gauss_blur_1_rd230_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd231_res = bright_weights_normed_gauss_blur_1_rd231_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3696, 4608>(result, bright_weights_normed_gauss_blur_1_rd231_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd232_res = bright_weights_normed_gauss_blur_1_rd232_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3712, 4608>(result, bright_weights_normed_gauss_blur_1_rd232_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd233_res = bright_weights_normed_gauss_blur_1_rd233_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3728, 4608>(result, bright_weights_normed_gauss_blur_1_rd233_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd234_res = bright_weights_normed_gauss_blur_1_rd234_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3744, 4608>(result, bright_weights_normed_gauss_blur_1_rd234_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd235_res = bright_weights_normed_gauss_blur_1_rd235_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3760, 4608>(result, bright_weights_normed_gauss_blur_1_rd235_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd236_res = bright_weights_normed_gauss_blur_1_rd236_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3776, 4608>(result, bright_weights_normed_gauss_blur_1_rd236_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd237_res = bright_weights_normed_gauss_blur_1_rd237_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3792, 4608>(result, bright_weights_normed_gauss_blur_1_rd237_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd238_res = bright_weights_normed_gauss_blur_1_rd238_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3808, 4608>(result, bright_weights_normed_gauss_blur_1_rd238_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd239_res = bright_weights_normed_gauss_blur_1_rd239_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3824, 4608>(result, bright_weights_normed_gauss_blur_1_rd239_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd240_res = bright_weights_normed_gauss_blur_1_rd240_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3840, 4608>(result, bright_weights_normed_gauss_blur_1_rd240_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd241_res = bright_weights_normed_gauss_blur_1_rd241_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3856, 4608>(result, bright_weights_normed_gauss_blur_1_rd241_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd242_res = bright_weights_normed_gauss_blur_1_rd242_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3872, 4608>(result, bright_weights_normed_gauss_blur_1_rd242_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd243_res = bright_weights_normed_gauss_blur_1_rd243_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3888, 4608>(result, bright_weights_normed_gauss_blur_1_rd243_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd244_res = bright_weights_normed_gauss_blur_1_rd244_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3904, 4608>(result, bright_weights_normed_gauss_blur_1_rd244_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd245_res = bright_weights_normed_gauss_blur_1_rd245_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3920, 4608>(result, bright_weights_normed_gauss_blur_1_rd245_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd246_res = bright_weights_normed_gauss_blur_1_rd246_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3936, 4608>(result, bright_weights_normed_gauss_blur_1_rd246_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd247_res = bright_weights_normed_gauss_blur_1_rd247_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3952, 4608>(result, bright_weights_normed_gauss_blur_1_rd247_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd248_res = bright_weights_normed_gauss_blur_1_rd248_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3968, 4608>(result, bright_weights_normed_gauss_blur_1_rd248_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd249_res = bright_weights_normed_gauss_blur_1_rd249_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<3984, 4608>(result, bright_weights_normed_gauss_blur_1_rd249_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd250_res = bright_weights_normed_gauss_blur_1_rd250_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4000, 4608>(result, bright_weights_normed_gauss_blur_1_rd250_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd251_res = bright_weights_normed_gauss_blur_1_rd251_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4016, 4608>(result, bright_weights_normed_gauss_blur_1_rd251_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd252_res = bright_weights_normed_gauss_blur_1_rd252_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4032, 4608>(result, bright_weights_normed_gauss_blur_1_rd252_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd253_res = bright_weights_normed_gauss_blur_1_rd253_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4048, 4608>(result, bright_weights_normed_gauss_blur_1_rd253_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd254_res = bright_weights_normed_gauss_blur_1_rd254_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4064, 4608>(result, bright_weights_normed_gauss_blur_1_rd254_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd255_res = bright_weights_normed_gauss_blur_1_rd255_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4080, 4608>(result, bright_weights_normed_gauss_blur_1_rd255_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd256_res = bright_weights_normed_gauss_blur_1_rd256_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4096, 4608>(result, bright_weights_normed_gauss_blur_1_rd256_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd257_res = bright_weights_normed_gauss_blur_1_rd257_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4112, 4608>(result, bright_weights_normed_gauss_blur_1_rd257_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd258_res = bright_weights_normed_gauss_blur_1_rd258_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4128, 4608>(result, bright_weights_normed_gauss_blur_1_rd258_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd259_res = bright_weights_normed_gauss_blur_1_rd259_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4144, 4608>(result, bright_weights_normed_gauss_blur_1_rd259_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd260_res = bright_weights_normed_gauss_blur_1_rd260_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4160, 4608>(result, bright_weights_normed_gauss_blur_1_rd260_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd261_res = bright_weights_normed_gauss_blur_1_rd261_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4176, 4608>(result, bright_weights_normed_gauss_blur_1_rd261_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd262_res = bright_weights_normed_gauss_blur_1_rd262_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4192, 4608>(result, bright_weights_normed_gauss_blur_1_rd262_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd263_res = bright_weights_normed_gauss_blur_1_rd263_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4208, 4608>(result, bright_weights_normed_gauss_blur_1_rd263_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd264_res = bright_weights_normed_gauss_blur_1_rd264_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4224, 4608>(result, bright_weights_normed_gauss_blur_1_rd264_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd265_res = bright_weights_normed_gauss_blur_1_rd265_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4240, 4608>(result, bright_weights_normed_gauss_blur_1_rd265_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd266_res = bright_weights_normed_gauss_blur_1_rd266_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4256, 4608>(result, bright_weights_normed_gauss_blur_1_rd266_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd267_res = bright_weights_normed_gauss_blur_1_rd267_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4272, 4608>(result, bright_weights_normed_gauss_blur_1_rd267_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd268_res = bright_weights_normed_gauss_blur_1_rd268_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4288, 4608>(result, bright_weights_normed_gauss_blur_1_rd268_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd269_res = bright_weights_normed_gauss_blur_1_rd269_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4304, 4608>(result, bright_weights_normed_gauss_blur_1_rd269_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd270_res = bright_weights_normed_gauss_blur_1_rd270_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4320, 4608>(result, bright_weights_normed_gauss_blur_1_rd270_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd271_res = bright_weights_normed_gauss_blur_1_rd271_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4336, 4608>(result, bright_weights_normed_gauss_blur_1_rd271_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd272_res = bright_weights_normed_gauss_blur_1_rd272_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4352, 4608>(result, bright_weights_normed_gauss_blur_1_rd272_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd273_res = bright_weights_normed_gauss_blur_1_rd273_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4368, 4608>(result, bright_weights_normed_gauss_blur_1_rd273_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd274_res = bright_weights_normed_gauss_blur_1_rd274_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4384, 4608>(result, bright_weights_normed_gauss_blur_1_rd274_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd275_res = bright_weights_normed_gauss_blur_1_rd275_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4400, 4608>(result, bright_weights_normed_gauss_blur_1_rd275_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd276_res = bright_weights_normed_gauss_blur_1_rd276_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4416, 4608>(result, bright_weights_normed_gauss_blur_1_rd276_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd277_res = bright_weights_normed_gauss_blur_1_rd277_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4432, 4608>(result, bright_weights_normed_gauss_blur_1_rd277_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd278_res = bright_weights_normed_gauss_blur_1_rd278_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4448, 4608>(result, bright_weights_normed_gauss_blur_1_rd278_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd279_res = bright_weights_normed_gauss_blur_1_rd279_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4464, 4608>(result, bright_weights_normed_gauss_blur_1_rd279_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd280_res = bright_weights_normed_gauss_blur_1_rd280_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4480, 4608>(result, bright_weights_normed_gauss_blur_1_rd280_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd281_res = bright_weights_normed_gauss_blur_1_rd281_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4496, 4608>(result, bright_weights_normed_gauss_blur_1_rd281_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd282_res = bright_weights_normed_gauss_blur_1_rd282_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4512, 4608>(result, bright_weights_normed_gauss_blur_1_rd282_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd283_res = bright_weights_normed_gauss_blur_1_rd283_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4528, 4608>(result, bright_weights_normed_gauss_blur_1_rd283_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd284_res = bright_weights_normed_gauss_blur_1_rd284_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4544, 4608>(result, bright_weights_normed_gauss_blur_1_rd284_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd285_res = bright_weights_normed_gauss_blur_1_rd285_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4560, 4608>(result, bright_weights_normed_gauss_blur_1_rd285_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd286_res = bright_weights_normed_gauss_blur_1_rd286_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4576, 4608>(result, bright_weights_normed_gauss_blur_1_rd286_res);
	hw_uint<16> bright_weights_normed_gauss_blur_1_rd287_res = bright_weights_normed_gauss_blur_1_rd287_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<4592, 4608>(result, bright_weights_normed_gauss_blur_1_rd287_res);
	return result;
}

// bright_weights_normed_update_0_write
//	bright_weights_normed_bright_weights_normed_update_0_write0
//	bright_weights_normed_bright_weights_normed_update_0_write1
//	bright_weights_normed_bright_weights_normed_update_0_write2
//	bright_weights_normed_bright_weights_normed_update_0_write3
//	bright_weights_normed_bright_weights_normed_update_0_write4
//	bright_weights_normed_bright_weights_normed_update_0_write5
//	bright_weights_normed_bright_weights_normed_update_0_write6
//	bright_weights_normed_bright_weights_normed_update_0_write7
//	bright_weights_normed_bright_weights_normed_update_0_write8
//	bright_weights_normed_bright_weights_normed_update_0_write9
//	bright_weights_normed_bright_weights_normed_update_0_write10
//	bright_weights_normed_bright_weights_normed_update_0_write11
//	bright_weights_normed_bright_weights_normed_update_0_write12
//	bright_weights_normed_bright_weights_normed_update_0_write13
//	bright_weights_normed_bright_weights_normed_update_0_write14
//	bright_weights_normed_bright_weights_normed_update_0_write15
//	bright_weights_normed_bright_weights_normed_update_0_write16
//	bright_weights_normed_bright_weights_normed_update_0_write17
//	bright_weights_normed_bright_weights_normed_update_0_write18
//	bright_weights_normed_bright_weights_normed_update_0_write19
//	bright_weights_normed_bright_weights_normed_update_0_write20
//	bright_weights_normed_bright_weights_normed_update_0_write21
//	bright_weights_normed_bright_weights_normed_update_0_write22
//	bright_weights_normed_bright_weights_normed_update_0_write23
//	bright_weights_normed_bright_weights_normed_update_0_write24
//	bright_weights_normed_bright_weights_normed_update_0_write25
//	bright_weights_normed_bright_weights_normed_update_0_write26
//	bright_weights_normed_bright_weights_normed_update_0_write27
//	bright_weights_normed_bright_weights_normed_update_0_write28
//	bright_weights_normed_bright_weights_normed_update_0_write29
//	bright_weights_normed_bright_weights_normed_update_0_write30
//	bright_weights_normed_bright_weights_normed_update_0_write31
inline void bright_weights_normed_bright_weights_normed_update_0_write_bundle_write(hw_uint<512>& bright_weights_normed_update_0_write, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write0_res = bright_weights_normed_update_0_write.extract<0, 15>();
	bright_weights_normed_bright_weights_normed_update_0_write0_write(bright_weights_normed_bright_weights_normed_update_0_write0_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write1_res = bright_weights_normed_update_0_write.extract<16, 31>();
	bright_weights_normed_bright_weights_normed_update_0_write1_write(bright_weights_normed_bright_weights_normed_update_0_write1_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write2_res = bright_weights_normed_update_0_write.extract<32, 47>();
	bright_weights_normed_bright_weights_normed_update_0_write2_write(bright_weights_normed_bright_weights_normed_update_0_write2_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write3_res = bright_weights_normed_update_0_write.extract<48, 63>();
	bright_weights_normed_bright_weights_normed_update_0_write3_write(bright_weights_normed_bright_weights_normed_update_0_write3_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write4_res = bright_weights_normed_update_0_write.extract<64, 79>();
	bright_weights_normed_bright_weights_normed_update_0_write4_write(bright_weights_normed_bright_weights_normed_update_0_write4_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write5_res = bright_weights_normed_update_0_write.extract<80, 95>();
	bright_weights_normed_bright_weights_normed_update_0_write5_write(bright_weights_normed_bright_weights_normed_update_0_write5_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write6_res = bright_weights_normed_update_0_write.extract<96, 111>();
	bright_weights_normed_bright_weights_normed_update_0_write6_write(bright_weights_normed_bright_weights_normed_update_0_write6_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write7_res = bright_weights_normed_update_0_write.extract<112, 127>();
	bright_weights_normed_bright_weights_normed_update_0_write7_write(bright_weights_normed_bright_weights_normed_update_0_write7_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write8_res = bright_weights_normed_update_0_write.extract<128, 143>();
	bright_weights_normed_bright_weights_normed_update_0_write8_write(bright_weights_normed_bright_weights_normed_update_0_write8_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write9_res = bright_weights_normed_update_0_write.extract<144, 159>();
	bright_weights_normed_bright_weights_normed_update_0_write9_write(bright_weights_normed_bright_weights_normed_update_0_write9_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write10_res = bright_weights_normed_update_0_write.extract<160, 175>();
	bright_weights_normed_bright_weights_normed_update_0_write10_write(bright_weights_normed_bright_weights_normed_update_0_write10_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write11_res = bright_weights_normed_update_0_write.extract<176, 191>();
	bright_weights_normed_bright_weights_normed_update_0_write11_write(bright_weights_normed_bright_weights_normed_update_0_write11_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write12_res = bright_weights_normed_update_0_write.extract<192, 207>();
	bright_weights_normed_bright_weights_normed_update_0_write12_write(bright_weights_normed_bright_weights_normed_update_0_write12_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write13_res = bright_weights_normed_update_0_write.extract<208, 223>();
	bright_weights_normed_bright_weights_normed_update_0_write13_write(bright_weights_normed_bright_weights_normed_update_0_write13_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write14_res = bright_weights_normed_update_0_write.extract<224, 239>();
	bright_weights_normed_bright_weights_normed_update_0_write14_write(bright_weights_normed_bright_weights_normed_update_0_write14_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write15_res = bright_weights_normed_update_0_write.extract<240, 255>();
	bright_weights_normed_bright_weights_normed_update_0_write15_write(bright_weights_normed_bright_weights_normed_update_0_write15_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write16_res = bright_weights_normed_update_0_write.extract<256, 271>();
	bright_weights_normed_bright_weights_normed_update_0_write16_write(bright_weights_normed_bright_weights_normed_update_0_write16_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write17_res = bright_weights_normed_update_0_write.extract<272, 287>();
	bright_weights_normed_bright_weights_normed_update_0_write17_write(bright_weights_normed_bright_weights_normed_update_0_write17_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write18_res = bright_weights_normed_update_0_write.extract<288, 303>();
	bright_weights_normed_bright_weights_normed_update_0_write18_write(bright_weights_normed_bright_weights_normed_update_0_write18_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write19_res = bright_weights_normed_update_0_write.extract<304, 319>();
	bright_weights_normed_bright_weights_normed_update_0_write19_write(bright_weights_normed_bright_weights_normed_update_0_write19_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write20_res = bright_weights_normed_update_0_write.extract<320, 335>();
	bright_weights_normed_bright_weights_normed_update_0_write20_write(bright_weights_normed_bright_weights_normed_update_0_write20_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write21_res = bright_weights_normed_update_0_write.extract<336, 351>();
	bright_weights_normed_bright_weights_normed_update_0_write21_write(bright_weights_normed_bright_weights_normed_update_0_write21_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write22_res = bright_weights_normed_update_0_write.extract<352, 367>();
	bright_weights_normed_bright_weights_normed_update_0_write22_write(bright_weights_normed_bright_weights_normed_update_0_write22_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write23_res = bright_weights_normed_update_0_write.extract<368, 383>();
	bright_weights_normed_bright_weights_normed_update_0_write23_write(bright_weights_normed_bright_weights_normed_update_0_write23_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write24_res = bright_weights_normed_update_0_write.extract<384, 399>();
	bright_weights_normed_bright_weights_normed_update_0_write24_write(bright_weights_normed_bright_weights_normed_update_0_write24_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write25_res = bright_weights_normed_update_0_write.extract<400, 415>();
	bright_weights_normed_bright_weights_normed_update_0_write25_write(bright_weights_normed_bright_weights_normed_update_0_write25_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write26_res = bright_weights_normed_update_0_write.extract<416, 431>();
	bright_weights_normed_bright_weights_normed_update_0_write26_write(bright_weights_normed_bright_weights_normed_update_0_write26_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write27_res = bright_weights_normed_update_0_write.extract<432, 447>();
	bright_weights_normed_bright_weights_normed_update_0_write27_write(bright_weights_normed_bright_weights_normed_update_0_write27_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write28_res = bright_weights_normed_update_0_write.extract<448, 463>();
	bright_weights_normed_bright_weights_normed_update_0_write28_write(bright_weights_normed_bright_weights_normed_update_0_write28_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write29_res = bright_weights_normed_update_0_write.extract<464, 479>();
	bright_weights_normed_bright_weights_normed_update_0_write29_write(bright_weights_normed_bright_weights_normed_update_0_write29_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write30_res = bright_weights_normed_update_0_write.extract<480, 495>();
	bright_weights_normed_bright_weights_normed_update_0_write30_write(bright_weights_normed_bright_weights_normed_update_0_write30_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write31_res = bright_weights_normed_update_0_write.extract<496, 511>();
	bright_weights_normed_bright_weights_normed_update_0_write31_write(bright_weights_normed_bright_weights_normed_update_0_write31_res, bright_weights_normed, d0, d1, dynamic_address);
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
inline hw_uint<512> bright_weights_normed_fused_level_0_update_0_read_bundle_read(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31

	hw_uint<512> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<0, 512>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<16, 512>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<32, 512>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<48, 512>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<64, 512>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<80, 512>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<96, 512>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<112, 512>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<128, 512>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<144, 512>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<160, 512>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<176, 512>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<192, 512>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<208, 512>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<224, 512>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<240, 512>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<256, 512>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<272, 512>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<288, 512>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<304, 512>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<320, 512>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<336, 512>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<352, 512>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<368, 512>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<384, 512>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<400, 512>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<416, 512>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<432, 512>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<448, 512>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<464, 512>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<480, 512>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<496, 512>(result, fused_level_0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_to_bright_weights_normed_gauss_ds_1_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_to_bright_weights_normed_gauss_ds_1_rd1_cache {
	// RAM Box: {[2, 1890], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_to_bright_weights_normed_gauss_ds_1_rd10_cache {
	// RAM Box: {[20, 1908], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_to_bright_weights_normed_gauss_ds_1_rd11_cache {
	// RAM Box: {[22, 1910], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_to_bright_weights_normed_gauss_ds_1_rd12_cache {
	// RAM Box: {[24, 1912], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_to_bright_weights_normed_gauss_ds_1_rd13_cache {
	// RAM Box: {[26, 1914], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_to_bright_weights_normed_gauss_ds_1_rd14_cache {
	// RAM Box: {[28, 1916], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_to_bright_weights_normed_gauss_ds_1_rd15_cache {
	// RAM Box: {[30, 1918], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_to_bright_weights_normed_gauss_ds_1_rd2_cache {
	// RAM Box: {[4, 1892], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_to_bright_weights_normed_gauss_ds_1_rd3_cache {
	// RAM Box: {[6, 1894], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_to_bright_weights_normed_gauss_ds_1_rd4_cache {
	// RAM Box: {[8, 1896], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_to_bright_weights_normed_gauss_ds_1_rd5_cache {
	// RAM Box: {[10, 1898], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_to_bright_weights_normed_gauss_ds_1_rd6_cache {
	// RAM Box: {[12, 1900], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_to_bright_weights_normed_gauss_ds_1_rd7_cache {
	// RAM Box: {[14, 1902], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_to_bright_weights_normed_gauss_ds_1_rd8_cache {
	// RAM Box: {[16, 1904], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_to_bright_weights_normed_gauss_ds_1_rd9_cache {
	// RAM Box: {[18, 1906], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_blur_1_cache {
  // # of banks: 16
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_to_bright_weights_normed_gauss_ds_1_rd0_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_to_bright_weights_normed_gauss_ds_1_rd0;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_to_bright_weights_normed_gauss_ds_1_rd1_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_to_bright_weights_normed_gauss_ds_1_rd1;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_to_bright_weights_normed_gauss_ds_1_rd10_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_to_bright_weights_normed_gauss_ds_1_rd10;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_to_bright_weights_normed_gauss_ds_1_rd11_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_to_bright_weights_normed_gauss_ds_1_rd11;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_to_bright_weights_normed_gauss_ds_1_rd12_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_to_bright_weights_normed_gauss_ds_1_rd12;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_to_bright_weights_normed_gauss_ds_1_rd13_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_to_bright_weights_normed_gauss_ds_1_rd13;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_to_bright_weights_normed_gauss_ds_1_rd14_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_to_bright_weights_normed_gauss_ds_1_rd14;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_to_bright_weights_normed_gauss_ds_1_rd15_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_to_bright_weights_normed_gauss_ds_1_rd15;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_to_bright_weights_normed_gauss_ds_1_rd2_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_to_bright_weights_normed_gauss_ds_1_rd2;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_to_bright_weights_normed_gauss_ds_1_rd3_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_to_bright_weights_normed_gauss_ds_1_rd3;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_to_bright_weights_normed_gauss_ds_1_rd4_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_to_bright_weights_normed_gauss_ds_1_rd4;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_to_bright_weights_normed_gauss_ds_1_rd5_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_to_bright_weights_normed_gauss_ds_1_rd5;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_to_bright_weights_normed_gauss_ds_1_rd6_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_to_bright_weights_normed_gauss_ds_1_rd6;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_to_bright_weights_normed_gauss_ds_1_rd7_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_to_bright_weights_normed_gauss_ds_1_rd7;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_to_bright_weights_normed_gauss_ds_1_rd8_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_to_bright_weights_normed_gauss_ds_1_rd8;
  bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_to_bright_weights_normed_gauss_ds_1_rd9_cache bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_to_bright_weights_normed_gauss_ds_1_rd9;
};



inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_to_bright_weights_normed_gauss_ds_1_rd0.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write1_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write1, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_to_bright_weights_normed_gauss_ds_1_rd5.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write11_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write11, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_to_bright_weights_normed_gauss_ds_1_rd6.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write13_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write13, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_to_bright_weights_normed_gauss_ds_1_rd7.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write15_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write15, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_to_bright_weights_normed_gauss_ds_1_rd8.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write17_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write17, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_to_bright_weights_normed_gauss_ds_1_rd9.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write19_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write19, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_to_bright_weights_normed_gauss_ds_1_rd1.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_to_bright_weights_normed_gauss_ds_1_rd10.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write21_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write21, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_to_bright_weights_normed_gauss_ds_1_rd11.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write23_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write23, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_to_bright_weights_normed_gauss_ds_1_rd12.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write25_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write25, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_to_bright_weights_normed_gauss_ds_1_rd13.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write27_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write27, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_to_bright_weights_normed_gauss_ds_1_rd14.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write29_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write29, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write3_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write3, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_to_bright_weights_normed_gauss_ds_1_rd15.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write31_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write31, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_to_bright_weights_normed_gauss_ds_1_rd2.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write5_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write5, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_to_bright_weights_normed_gauss_ds_1_rd3.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write7_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write7, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_to_bright_weights_normed_gauss_ds_1_rd4.push(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8);
}

inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write9_write(hw_uint<16>& bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write9, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd0_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd0 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_to_bright_weights_normed_gauss_ds_1_rd0.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd1_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd1 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[2 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_to_bright_weights_normed_gauss_ds_1_rd1.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd10_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd10 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[20 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_to_bright_weights_normed_gauss_ds_1_rd10.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd11_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd11 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[22 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_to_bright_weights_normed_gauss_ds_1_rd11.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd12_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd12 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[24 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_to_bright_weights_normed_gauss_ds_1_rd12.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd13_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd13 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[26 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_to_bright_weights_normed_gauss_ds_1_rd13.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd14_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd14 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[28 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_to_bright_weights_normed_gauss_ds_1_rd14.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd15_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd15 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[30 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_to_bright_weights_normed_gauss_ds_1_rd15.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd2_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd2 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[4 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_to_bright_weights_normed_gauss_ds_1_rd2.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd3_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd3 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[6 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_to_bright_weights_normed_gauss_ds_1_rd3.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd4_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd4 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[8 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_to_bright_weights_normed_gauss_ds_1_rd4.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd5_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd5 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[10 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_to_bright_weights_normed_gauss_ds_1_rd5.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd6_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd6 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[12 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_to_bright_weights_normed_gauss_ds_1_rd6.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd7_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd7 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[14 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_to_bright_weights_normed_gauss_ds_1_rd7.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd8_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd8 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[16 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_to_bright_weights_normed_gauss_ds_1_rd8.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_gauss_ds_1_rd9_select(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_gauss_ds_1_rd9 read pattern: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> bright_weights_normed_gauss_blur_1[18 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18 = bright_weights_normed_gauss_blur_1.bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_to_bright_weights_normed_gauss_ds_1_rd9.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18;
  return 0;
}

// # of bundles = 2
// bright_weights_normed_gauss_blur_1_update_0_write
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write1
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write3
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write5
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write7
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write9
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write11
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write13
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write15
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write17
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write19
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write21
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write23
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write25
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write27
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write29
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30
//	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write31
inline void bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write_bundle_write(hw_uint<512>& bright_weights_normed_gauss_blur_1_update_0_write, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<0, 15>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write0_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write1_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<16, 31>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write1_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write1_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<32, 47>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write2_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write3_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<48, 63>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write3_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write3_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<64, 79>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write4_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write5_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<80, 95>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write5_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write5_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<96, 111>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write6_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write7_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<112, 127>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write7_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write7_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<128, 143>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write8_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write9_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<144, 159>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write9_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write9_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<160, 175>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write10_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write11_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<176, 191>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write11_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write11_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<192, 207>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write12_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write13_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<208, 223>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write13_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write13_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<224, 239>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write14_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write15_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<240, 255>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write15_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write15_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<256, 271>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write16_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write17_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<272, 287>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write17_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write17_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<288, 303>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write18_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write19_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<304, 319>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write19_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write19_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<320, 335>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write20_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write21_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<336, 351>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write21_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write21_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<352, 367>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write22_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write23_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<368, 383>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write23_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write23_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<384, 399>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write24_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write25_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<400, 415>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write25_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write25_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<416, 431>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write26_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write27_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<432, 447>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write27_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write27_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<448, 463>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write28_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write29_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<464, 479>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write29_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write29_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<480, 495>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write30_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write31_res = bright_weights_normed_gauss_blur_1_update_0_write.extract<496, 511>();
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write31_write(bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write31_res, bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
}

// bright_weights_normed_gauss_ds_1_update_0_read
//	bright_weights_normed_gauss_ds_1_rd0
//	bright_weights_normed_gauss_ds_1_rd1
//	bright_weights_normed_gauss_ds_1_rd2
//	bright_weights_normed_gauss_ds_1_rd3
//	bright_weights_normed_gauss_ds_1_rd4
//	bright_weights_normed_gauss_ds_1_rd5
//	bright_weights_normed_gauss_ds_1_rd6
//	bright_weights_normed_gauss_ds_1_rd7
//	bright_weights_normed_gauss_ds_1_rd8
//	bright_weights_normed_gauss_ds_1_rd9
//	bright_weights_normed_gauss_ds_1_rd10
//	bright_weights_normed_gauss_ds_1_rd11
//	bright_weights_normed_gauss_ds_1_rd12
//	bright_weights_normed_gauss_ds_1_rd13
//	bright_weights_normed_gauss_ds_1_rd14
//	bright_weights_normed_gauss_ds_1_rd15
inline hw_uint<256> bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_ds_1_update_0_read_bundle_read(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // bright_weights_normed_gauss_ds_1_rd0
    // bright_weights_normed_gauss_ds_1_rd1
    // bright_weights_normed_gauss_ds_1_rd2
    // bright_weights_normed_gauss_ds_1_rd3
    // bright_weights_normed_gauss_ds_1_rd4
    // bright_weights_normed_gauss_ds_1_rd5
    // bright_weights_normed_gauss_ds_1_rd6
    // bright_weights_normed_gauss_ds_1_rd7
    // bright_weights_normed_gauss_ds_1_rd8
    // bright_weights_normed_gauss_ds_1_rd9
    // bright_weights_normed_gauss_ds_1_rd10
    // bright_weights_normed_gauss_ds_1_rd11
    // bright_weights_normed_gauss_ds_1_rd12
    // bright_weights_normed_gauss_ds_1_rd13
    // bright_weights_normed_gauss_ds_1_rd14
    // bright_weights_normed_gauss_ds_1_rd15

	hw_uint<256> result;
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd0_res = bright_weights_normed_gauss_ds_1_rd0_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<0, 256>(result, bright_weights_normed_gauss_ds_1_rd0_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd1_res = bright_weights_normed_gauss_ds_1_rd1_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<16, 256>(result, bright_weights_normed_gauss_ds_1_rd1_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd2_res = bright_weights_normed_gauss_ds_1_rd2_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<32, 256>(result, bright_weights_normed_gauss_ds_1_rd2_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd3_res = bright_weights_normed_gauss_ds_1_rd3_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<48, 256>(result, bright_weights_normed_gauss_ds_1_rd3_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd4_res = bright_weights_normed_gauss_ds_1_rd4_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<64, 256>(result, bright_weights_normed_gauss_ds_1_rd4_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd5_res = bright_weights_normed_gauss_ds_1_rd5_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<80, 256>(result, bright_weights_normed_gauss_ds_1_rd5_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd6_res = bright_weights_normed_gauss_ds_1_rd6_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<96, 256>(result, bright_weights_normed_gauss_ds_1_rd6_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd7_res = bright_weights_normed_gauss_ds_1_rd7_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<112, 256>(result, bright_weights_normed_gauss_ds_1_rd7_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd8_res = bright_weights_normed_gauss_ds_1_rd8_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<128, 256>(result, bright_weights_normed_gauss_ds_1_rd8_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd9_res = bright_weights_normed_gauss_ds_1_rd9_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<144, 256>(result, bright_weights_normed_gauss_ds_1_rd9_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd10_res = bright_weights_normed_gauss_ds_1_rd10_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<160, 256>(result, bright_weights_normed_gauss_ds_1_rd10_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd11_res = bright_weights_normed_gauss_ds_1_rd11_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<176, 256>(result, bright_weights_normed_gauss_ds_1_rd11_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd12_res = bright_weights_normed_gauss_ds_1_rd12_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<192, 256>(result, bright_weights_normed_gauss_ds_1_rd12_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd13_res = bright_weights_normed_gauss_ds_1_rd13_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<208, 256>(result, bright_weights_normed_gauss_ds_1_rd13_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd14_res = bright_weights_normed_gauss_ds_1_rd14_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<224, 256>(result, bright_weights_normed_gauss_ds_1_rd14_res);
	hw_uint<16> bright_weights_normed_gauss_ds_1_rd15_res = bright_weights_normed_gauss_ds_1_rd15_select(bright_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<240, 256>(result, bright_weights_normed_gauss_ds_1_rd15_res);
	return result;
}

#include "hw_classes.h"

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_gauss_ds_1_cache {
  // # of banks: 16
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8;
  bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9_cache bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9;
};



inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8);
}

inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_write(hw_uint<16>& bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9.push(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9);
}

inline hw_uint<16> fused_level_1_rd0_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd0 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_1_rd1_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd1 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[1 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_1_rd10_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd10 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[10 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_1_rd11_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd11 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[11 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_1_rd12_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd12 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[12 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_1_rd13_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd13 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[13 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_1_rd14_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd14 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[14 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_1_rd15_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd15 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[15 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_1_rd2_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd2 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[2 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_1_rd3_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd3 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[3 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_1_rd4_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd4 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[4 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_1_rd5_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd5 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[5 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_1_rd6_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd6 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[6 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_1_rd7_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd7 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[7 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_1_rd8_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd8 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[8 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_1_rd9_select(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd9 read pattern: { fused_level_1_update_0[d0, d1] -> bright_weights_normed_gauss_ds_1[9 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9 = bright_weights_normed_gauss_ds_1.bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9;
  return 0;
}

// # of bundles = 2
// bright_weights_normed_gauss_ds_1_update_0_write
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14
//	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15
inline void bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write_bundle_write(hw_uint<256>& bright_weights_normed_gauss_ds_1_update_0_write, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<0, 15>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write0_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<16, 31>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write1_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<32, 47>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write2_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<48, 63>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write3_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<64, 79>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write4_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<80, 95>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write5_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<96, 111>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write6_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<112, 127>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write7_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<128, 143>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write8_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<144, 159>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write9_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<160, 175>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write10_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<176, 191>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write11_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<192, 207>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write12_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<208, 223>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write13_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<224, 239>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write14_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_res = bright_weights_normed_gauss_ds_1_update_0_write.extract<240, 255>();
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_write(bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write15_res, bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
}

// fused_level_1_update_0_read
//	fused_level_1_rd0
//	fused_level_1_rd1
//	fused_level_1_rd2
//	fused_level_1_rd3
//	fused_level_1_rd4
//	fused_level_1_rd5
//	fused_level_1_rd6
//	fused_level_1_rd7
//	fused_level_1_rd8
//	fused_level_1_rd9
//	fused_level_1_rd10
//	fused_level_1_rd11
//	fused_level_1_rd12
//	fused_level_1_rd13
//	fused_level_1_rd14
//	fused_level_1_rd15
inline hw_uint<256> bright_weights_normed_gauss_ds_1_fused_level_1_update_0_read_bundle_read(bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // fused_level_1_rd0
    // fused_level_1_rd1
    // fused_level_1_rd2
    // fused_level_1_rd3
    // fused_level_1_rd4
    // fused_level_1_rd5
    // fused_level_1_rd6
    // fused_level_1_rd7
    // fused_level_1_rd8
    // fused_level_1_rd9
    // fused_level_1_rd10
    // fused_level_1_rd11
    // fused_level_1_rd12
    // fused_level_1_rd13
    // fused_level_1_rd14
    // fused_level_1_rd15

	hw_uint<256> result;
	hw_uint<16> fused_level_1_rd0_res = fused_level_1_rd0_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<0, 256>(result, fused_level_1_rd0_res);
	hw_uint<16> fused_level_1_rd1_res = fused_level_1_rd1_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<16, 256>(result, fused_level_1_rd1_res);
	hw_uint<16> fused_level_1_rd2_res = fused_level_1_rd2_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<32, 256>(result, fused_level_1_rd2_res);
	hw_uint<16> fused_level_1_rd3_res = fused_level_1_rd3_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<48, 256>(result, fused_level_1_rd3_res);
	hw_uint<16> fused_level_1_rd4_res = fused_level_1_rd4_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<64, 256>(result, fused_level_1_rd4_res);
	hw_uint<16> fused_level_1_rd5_res = fused_level_1_rd5_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<80, 256>(result, fused_level_1_rd5_res);
	hw_uint<16> fused_level_1_rd6_res = fused_level_1_rd6_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<96, 256>(result, fused_level_1_rd6_res);
	hw_uint<16> fused_level_1_rd7_res = fused_level_1_rd7_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<112, 256>(result, fused_level_1_rd7_res);
	hw_uint<16> fused_level_1_rd8_res = fused_level_1_rd8_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<128, 256>(result, fused_level_1_rd8_res);
	hw_uint<16> fused_level_1_rd9_res = fused_level_1_rd9_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<144, 256>(result, fused_level_1_rd9_res);
	hw_uint<16> fused_level_1_rd10_res = fused_level_1_rd10_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<160, 256>(result, fused_level_1_rd10_res);
	hw_uint<16> fused_level_1_rd11_res = fused_level_1_rd11_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<176, 256>(result, fused_level_1_rd11_res);
	hw_uint<16> fused_level_1_rd12_res = fused_level_1_rd12_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<192, 256>(result, fused_level_1_rd12_res);
	hw_uint<16> fused_level_1_rd13_res = fused_level_1_rd13_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<208, 256>(result, fused_level_1_rd13_res);
	hw_uint<16> fused_level_1_rd14_res = fused_level_1_rd14_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<224, 256>(result, fused_level_1_rd14_res);
	hw_uint<16> fused_level_1_rd15_res = fused_level_1_rd15_select(bright_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<240, 256>(result, fused_level_1_rd15_res);
	return result;
}

#include "hw_classes.h"

struct dark_dark_update_0_write0_to_dark_laplace_diff_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write1_to_dark_laplace_diff_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write10_to_dark_laplace_diff_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write11_to_dark_laplace_diff_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write12_to_dark_laplace_diff_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write13_to_dark_laplace_diff_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write14_to_dark_laplace_diff_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write15_to_dark_laplace_diff_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write16_to_dark_laplace_diff_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write17_to_dark_laplace_diff_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write18_to_dark_laplace_diff_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write19_to_dark_laplace_diff_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write2_to_dark_laplace_diff_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write20_to_dark_laplace_diff_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write21_to_dark_laplace_diff_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write22_to_dark_laplace_diff_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write23_to_dark_laplace_diff_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write24_to_dark_laplace_diff_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write25_to_dark_laplace_diff_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write26_to_dark_laplace_diff_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write27_to_dark_laplace_diff_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write28_to_dark_laplace_diff_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write29_to_dark_laplace_diff_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write3_to_dark_laplace_diff_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write30_to_dark_laplace_diff_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write31_to_dark_laplace_diff_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write4_to_dark_laplace_diff_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write5_to_dark_laplace_diff_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write6_to_dark_laplace_diff_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write7_to_dark_laplace_diff_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write8_to_dark_laplace_diff_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write9_to_dark_laplace_diff_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_dark_update_0_write0_merged_banks_10_cache {
	// RAM Box: {[-32, 1920], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 6
  // 0, 1, 62, 63, 124, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 60> f7;
	hw_uint<16> f8;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_124() {
		return f8;
	}

	inline hw_uint<16> peek_125() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write1_merged_banks_10_cache {
	// RAM Box: {[-31, 1921], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write10_merged_banks_10_cache {
	// RAM Box: {[-22, 1930], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write11_merged_banks_10_cache {
	// RAM Box: {[-21, 1931], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write12_merged_banks_10_cache {
	// RAM Box: {[-20, 1932], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write13_merged_banks_10_cache {
	// RAM Box: {[-19, 1933], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write14_merged_banks_10_cache {
	// RAM Box: {[-18, 1934], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write15_merged_banks_10_cache {
	// RAM Box: {[-17, 1935], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write16_merged_banks_10_cache {
	// RAM Box: {[-16, 1936], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write17_merged_banks_10_cache {
	// RAM Box: {[-15, 1937], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write18_merged_banks_10_cache {
	// RAM Box: {[-14, 1938], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write19_merged_banks_10_cache {
	// RAM Box: {[-13, 1939], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write2_merged_banks_10_cache {
	// RAM Box: {[-30, 1922], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write20_merged_banks_10_cache {
	// RAM Box: {[-12, 1940], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write21_merged_banks_10_cache {
	// RAM Box: {[-11, 1941], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write22_merged_banks_10_cache {
	// RAM Box: {[-10, 1942], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write23_merged_banks_10_cache {
	// RAM Box: {[-9, 1943], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write24_merged_banks_10_cache {
	// RAM Box: {[-8, 1944], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write25_merged_banks_10_cache {
	// RAM Box: {[-7, 1945], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write26_merged_banks_10_cache {
	// RAM Box: {[-6, 1946], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write27_merged_banks_10_cache {
	// RAM Box: {[-5, 1947], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write28_merged_banks_10_cache {
	// RAM Box: {[-4, 1948], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write29_merged_banks_10_cache {
	// RAM Box: {[-3, 1949], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write3_merged_banks_10_cache {
	// RAM Box: {[-29, 1923], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write30_merged_banks_10_cache {
	// RAM Box: {[-2, 1950], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write31_merged_banks_10_cache {
	// RAM Box: {[-1, 1951], [-1, 1079]}
	// Capacity: 127
	// # of read delays: 7
  // 0, 1, 2, 63, 64, 125, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 60> f5;
	hw_uint<16> f6;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 60> f9;
	hw_uint<16> f10;
	hw_uint<16> f12;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_2() {
		return f4;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_64() {
		return f8;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<16> peek_125() {
		return f10;
	}

	inline hw_uint<16> peek_126() {
		return f12;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f12 = f10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write4_merged_banks_10_cache {
	// RAM Box: {[-28, 1924], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write5_merged_banks_10_cache {
	// RAM Box: {[-27, 1925], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write6_merged_banks_10_cache {
	// RAM Box: {[-26, 1926], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write7_merged_banks_10_cache {
	// RAM Box: {[-25, 1927], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write8_merged_banks_10_cache {
	// RAM Box: {[-24, 1928], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_dark_update_0_write9_merged_banks_10_cache {
	// RAM Box: {[-23, 1929], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_cache {
  // # of banks: 64
  dark_dark_update_0_write0_to_dark_laplace_diff_0_rd0_cache dark_dark_update_0_write0_to_dark_laplace_diff_0_rd0;
  dark_dark_update_0_write1_to_dark_laplace_diff_0_rd1_cache dark_dark_update_0_write1_to_dark_laplace_diff_0_rd1;
  dark_dark_update_0_write10_to_dark_laplace_diff_0_rd10_cache dark_dark_update_0_write10_to_dark_laplace_diff_0_rd10;
  dark_dark_update_0_write11_to_dark_laplace_diff_0_rd11_cache dark_dark_update_0_write11_to_dark_laplace_diff_0_rd11;
  dark_dark_update_0_write12_to_dark_laplace_diff_0_rd12_cache dark_dark_update_0_write12_to_dark_laplace_diff_0_rd12;
  dark_dark_update_0_write13_to_dark_laplace_diff_0_rd13_cache dark_dark_update_0_write13_to_dark_laplace_diff_0_rd13;
  dark_dark_update_0_write14_to_dark_laplace_diff_0_rd14_cache dark_dark_update_0_write14_to_dark_laplace_diff_0_rd14;
  dark_dark_update_0_write15_to_dark_laplace_diff_0_rd15_cache dark_dark_update_0_write15_to_dark_laplace_diff_0_rd15;
  dark_dark_update_0_write16_to_dark_laplace_diff_0_rd16_cache dark_dark_update_0_write16_to_dark_laplace_diff_0_rd16;
  dark_dark_update_0_write17_to_dark_laplace_diff_0_rd17_cache dark_dark_update_0_write17_to_dark_laplace_diff_0_rd17;
  dark_dark_update_0_write18_to_dark_laplace_diff_0_rd18_cache dark_dark_update_0_write18_to_dark_laplace_diff_0_rd18;
  dark_dark_update_0_write19_to_dark_laplace_diff_0_rd19_cache dark_dark_update_0_write19_to_dark_laplace_diff_0_rd19;
  dark_dark_update_0_write2_to_dark_laplace_diff_0_rd2_cache dark_dark_update_0_write2_to_dark_laplace_diff_0_rd2;
  dark_dark_update_0_write20_to_dark_laplace_diff_0_rd20_cache dark_dark_update_0_write20_to_dark_laplace_diff_0_rd20;
  dark_dark_update_0_write21_to_dark_laplace_diff_0_rd21_cache dark_dark_update_0_write21_to_dark_laplace_diff_0_rd21;
  dark_dark_update_0_write22_to_dark_laplace_diff_0_rd22_cache dark_dark_update_0_write22_to_dark_laplace_diff_0_rd22;
  dark_dark_update_0_write23_to_dark_laplace_diff_0_rd23_cache dark_dark_update_0_write23_to_dark_laplace_diff_0_rd23;
  dark_dark_update_0_write24_to_dark_laplace_diff_0_rd24_cache dark_dark_update_0_write24_to_dark_laplace_diff_0_rd24;
  dark_dark_update_0_write25_to_dark_laplace_diff_0_rd25_cache dark_dark_update_0_write25_to_dark_laplace_diff_0_rd25;
  dark_dark_update_0_write26_to_dark_laplace_diff_0_rd26_cache dark_dark_update_0_write26_to_dark_laplace_diff_0_rd26;
  dark_dark_update_0_write27_to_dark_laplace_diff_0_rd27_cache dark_dark_update_0_write27_to_dark_laplace_diff_0_rd27;
  dark_dark_update_0_write28_to_dark_laplace_diff_0_rd28_cache dark_dark_update_0_write28_to_dark_laplace_diff_0_rd28;
  dark_dark_update_0_write29_to_dark_laplace_diff_0_rd29_cache dark_dark_update_0_write29_to_dark_laplace_diff_0_rd29;
  dark_dark_update_0_write3_to_dark_laplace_diff_0_rd3_cache dark_dark_update_0_write3_to_dark_laplace_diff_0_rd3;
  dark_dark_update_0_write30_to_dark_laplace_diff_0_rd30_cache dark_dark_update_0_write30_to_dark_laplace_diff_0_rd30;
  dark_dark_update_0_write31_to_dark_laplace_diff_0_rd31_cache dark_dark_update_0_write31_to_dark_laplace_diff_0_rd31;
  dark_dark_update_0_write4_to_dark_laplace_diff_0_rd4_cache dark_dark_update_0_write4_to_dark_laplace_diff_0_rd4;
  dark_dark_update_0_write5_to_dark_laplace_diff_0_rd5_cache dark_dark_update_0_write5_to_dark_laplace_diff_0_rd5;
  dark_dark_update_0_write6_to_dark_laplace_diff_0_rd6_cache dark_dark_update_0_write6_to_dark_laplace_diff_0_rd6;
  dark_dark_update_0_write7_to_dark_laplace_diff_0_rd7_cache dark_dark_update_0_write7_to_dark_laplace_diff_0_rd7;
  dark_dark_update_0_write8_to_dark_laplace_diff_0_rd8_cache dark_dark_update_0_write8_to_dark_laplace_diff_0_rd8;
  dark_dark_update_0_write9_to_dark_laplace_diff_0_rd9_cache dark_dark_update_0_write9_to_dark_laplace_diff_0_rd9;
  dark_dark_update_0_write0_merged_banks_10_cache dark_dark_update_0_write0_merged_banks_10;
  dark_dark_update_0_write1_merged_banks_10_cache dark_dark_update_0_write1_merged_banks_10;
  dark_dark_update_0_write10_merged_banks_10_cache dark_dark_update_0_write10_merged_banks_10;
  dark_dark_update_0_write11_merged_banks_10_cache dark_dark_update_0_write11_merged_banks_10;
  dark_dark_update_0_write12_merged_banks_10_cache dark_dark_update_0_write12_merged_banks_10;
  dark_dark_update_0_write13_merged_banks_10_cache dark_dark_update_0_write13_merged_banks_10;
  dark_dark_update_0_write14_merged_banks_10_cache dark_dark_update_0_write14_merged_banks_10;
  dark_dark_update_0_write15_merged_banks_10_cache dark_dark_update_0_write15_merged_banks_10;
  dark_dark_update_0_write16_merged_banks_10_cache dark_dark_update_0_write16_merged_banks_10;
  dark_dark_update_0_write17_merged_banks_10_cache dark_dark_update_0_write17_merged_banks_10;
  dark_dark_update_0_write18_merged_banks_10_cache dark_dark_update_0_write18_merged_banks_10;
  dark_dark_update_0_write19_merged_banks_10_cache dark_dark_update_0_write19_merged_banks_10;
  dark_dark_update_0_write2_merged_banks_10_cache dark_dark_update_0_write2_merged_banks_10;
  dark_dark_update_0_write20_merged_banks_10_cache dark_dark_update_0_write20_merged_banks_10;
  dark_dark_update_0_write21_merged_banks_10_cache dark_dark_update_0_write21_merged_banks_10;
  dark_dark_update_0_write22_merged_banks_10_cache dark_dark_update_0_write22_merged_banks_10;
  dark_dark_update_0_write23_merged_banks_10_cache dark_dark_update_0_write23_merged_banks_10;
  dark_dark_update_0_write24_merged_banks_10_cache dark_dark_update_0_write24_merged_banks_10;
  dark_dark_update_0_write25_merged_banks_10_cache dark_dark_update_0_write25_merged_banks_10;
  dark_dark_update_0_write26_merged_banks_10_cache dark_dark_update_0_write26_merged_banks_10;
  dark_dark_update_0_write27_merged_banks_10_cache dark_dark_update_0_write27_merged_banks_10;
  dark_dark_update_0_write28_merged_banks_10_cache dark_dark_update_0_write28_merged_banks_10;
  dark_dark_update_0_write29_merged_banks_10_cache dark_dark_update_0_write29_merged_banks_10;
  dark_dark_update_0_write3_merged_banks_10_cache dark_dark_update_0_write3_merged_banks_10;
  dark_dark_update_0_write30_merged_banks_10_cache dark_dark_update_0_write30_merged_banks_10;
  dark_dark_update_0_write31_merged_banks_10_cache dark_dark_update_0_write31_merged_banks_10;
  dark_dark_update_0_write4_merged_banks_10_cache dark_dark_update_0_write4_merged_banks_10;
  dark_dark_update_0_write5_merged_banks_10_cache dark_dark_update_0_write5_merged_banks_10;
  dark_dark_update_0_write6_merged_banks_10_cache dark_dark_update_0_write6_merged_banks_10;
  dark_dark_update_0_write7_merged_banks_10_cache dark_dark_update_0_write7_merged_banks_10;
  dark_dark_update_0_write8_merged_banks_10_cache dark_dark_update_0_write8_merged_banks_10;
  dark_dark_update_0_write9_merged_banks_10_cache dark_dark_update_0_write9_merged_banks_10;
};



inline void dark_dark_update_0_write0_write(hw_uint<16>& dark_dark_update_0_write0, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write0_to_dark_laplace_diff_0_rd0.push(dark_dark_update_0_write0);
  dark.dark_dark_update_0_write0_merged_banks_10.push(dark_dark_update_0_write0);
}

inline void dark_dark_update_0_write1_write(hw_uint<16>& dark_dark_update_0_write1, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write1_to_dark_laplace_diff_0_rd1.push(dark_dark_update_0_write1);
  dark.dark_dark_update_0_write1_merged_banks_10.push(dark_dark_update_0_write1);
}

inline void dark_dark_update_0_write10_write(hw_uint<16>& dark_dark_update_0_write10, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write10_to_dark_laplace_diff_0_rd10.push(dark_dark_update_0_write10);
  dark.dark_dark_update_0_write10_merged_banks_10.push(dark_dark_update_0_write10);
}

inline void dark_dark_update_0_write11_write(hw_uint<16>& dark_dark_update_0_write11, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write11_to_dark_laplace_diff_0_rd11.push(dark_dark_update_0_write11);
  dark.dark_dark_update_0_write11_merged_banks_10.push(dark_dark_update_0_write11);
}

inline void dark_dark_update_0_write12_write(hw_uint<16>& dark_dark_update_0_write12, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write12_to_dark_laplace_diff_0_rd12.push(dark_dark_update_0_write12);
  dark.dark_dark_update_0_write12_merged_banks_10.push(dark_dark_update_0_write12);
}

inline void dark_dark_update_0_write13_write(hw_uint<16>& dark_dark_update_0_write13, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write13_to_dark_laplace_diff_0_rd13.push(dark_dark_update_0_write13);
  dark.dark_dark_update_0_write13_merged_banks_10.push(dark_dark_update_0_write13);
}

inline void dark_dark_update_0_write14_write(hw_uint<16>& dark_dark_update_0_write14, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write14_to_dark_laplace_diff_0_rd14.push(dark_dark_update_0_write14);
  dark.dark_dark_update_0_write14_merged_banks_10.push(dark_dark_update_0_write14);
}

inline void dark_dark_update_0_write15_write(hw_uint<16>& dark_dark_update_0_write15, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write15_to_dark_laplace_diff_0_rd15.push(dark_dark_update_0_write15);
  dark.dark_dark_update_0_write15_merged_banks_10.push(dark_dark_update_0_write15);
}

inline void dark_dark_update_0_write16_write(hw_uint<16>& dark_dark_update_0_write16, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write16_to_dark_laplace_diff_0_rd16.push(dark_dark_update_0_write16);
  dark.dark_dark_update_0_write16_merged_banks_10.push(dark_dark_update_0_write16);
}

inline void dark_dark_update_0_write17_write(hw_uint<16>& dark_dark_update_0_write17, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write17_to_dark_laplace_diff_0_rd17.push(dark_dark_update_0_write17);
  dark.dark_dark_update_0_write17_merged_banks_10.push(dark_dark_update_0_write17);
}

inline void dark_dark_update_0_write18_write(hw_uint<16>& dark_dark_update_0_write18, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write18_to_dark_laplace_diff_0_rd18.push(dark_dark_update_0_write18);
  dark.dark_dark_update_0_write18_merged_banks_10.push(dark_dark_update_0_write18);
}

inline void dark_dark_update_0_write19_write(hw_uint<16>& dark_dark_update_0_write19, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write19_to_dark_laplace_diff_0_rd19.push(dark_dark_update_0_write19);
  dark.dark_dark_update_0_write19_merged_banks_10.push(dark_dark_update_0_write19);
}

inline void dark_dark_update_0_write2_write(hw_uint<16>& dark_dark_update_0_write2, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write2_to_dark_laplace_diff_0_rd2.push(dark_dark_update_0_write2);
  dark.dark_dark_update_0_write2_merged_banks_10.push(dark_dark_update_0_write2);
}

inline void dark_dark_update_0_write20_write(hw_uint<16>& dark_dark_update_0_write20, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write20_to_dark_laplace_diff_0_rd20.push(dark_dark_update_0_write20);
  dark.dark_dark_update_0_write20_merged_banks_10.push(dark_dark_update_0_write20);
}

inline void dark_dark_update_0_write21_write(hw_uint<16>& dark_dark_update_0_write21, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write21_to_dark_laplace_diff_0_rd21.push(dark_dark_update_0_write21);
  dark.dark_dark_update_0_write21_merged_banks_10.push(dark_dark_update_0_write21);
}

inline void dark_dark_update_0_write22_write(hw_uint<16>& dark_dark_update_0_write22, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write22_to_dark_laplace_diff_0_rd22.push(dark_dark_update_0_write22);
  dark.dark_dark_update_0_write22_merged_banks_10.push(dark_dark_update_0_write22);
}

inline void dark_dark_update_0_write23_write(hw_uint<16>& dark_dark_update_0_write23, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write23_to_dark_laplace_diff_0_rd23.push(dark_dark_update_0_write23);
  dark.dark_dark_update_0_write23_merged_banks_10.push(dark_dark_update_0_write23);
}

inline void dark_dark_update_0_write24_write(hw_uint<16>& dark_dark_update_0_write24, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write24_to_dark_laplace_diff_0_rd24.push(dark_dark_update_0_write24);
  dark.dark_dark_update_0_write24_merged_banks_10.push(dark_dark_update_0_write24);
}

inline void dark_dark_update_0_write25_write(hw_uint<16>& dark_dark_update_0_write25, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write25_to_dark_laplace_diff_0_rd25.push(dark_dark_update_0_write25);
  dark.dark_dark_update_0_write25_merged_banks_10.push(dark_dark_update_0_write25);
}

inline void dark_dark_update_0_write26_write(hw_uint<16>& dark_dark_update_0_write26, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write26_to_dark_laplace_diff_0_rd26.push(dark_dark_update_0_write26);
  dark.dark_dark_update_0_write26_merged_banks_10.push(dark_dark_update_0_write26);
}

inline void dark_dark_update_0_write27_write(hw_uint<16>& dark_dark_update_0_write27, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write27_to_dark_laplace_diff_0_rd27.push(dark_dark_update_0_write27);
  dark.dark_dark_update_0_write27_merged_banks_10.push(dark_dark_update_0_write27);
}

inline void dark_dark_update_0_write28_write(hw_uint<16>& dark_dark_update_0_write28, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write28_to_dark_laplace_diff_0_rd28.push(dark_dark_update_0_write28);
  dark.dark_dark_update_0_write28_merged_banks_10.push(dark_dark_update_0_write28);
}

inline void dark_dark_update_0_write29_write(hw_uint<16>& dark_dark_update_0_write29, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write29_to_dark_laplace_diff_0_rd29.push(dark_dark_update_0_write29);
  dark.dark_dark_update_0_write29_merged_banks_10.push(dark_dark_update_0_write29);
}

inline void dark_dark_update_0_write3_write(hw_uint<16>& dark_dark_update_0_write3, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write3_to_dark_laplace_diff_0_rd3.push(dark_dark_update_0_write3);
  dark.dark_dark_update_0_write3_merged_banks_10.push(dark_dark_update_0_write3);
}

inline void dark_dark_update_0_write30_write(hw_uint<16>& dark_dark_update_0_write30, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write30_to_dark_laplace_diff_0_rd30.push(dark_dark_update_0_write30);
  dark.dark_dark_update_0_write30_merged_banks_10.push(dark_dark_update_0_write30);
}

inline void dark_dark_update_0_write31_write(hw_uint<16>& dark_dark_update_0_write31, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write31_to_dark_laplace_diff_0_rd31.push(dark_dark_update_0_write31);
  dark.dark_dark_update_0_write31_merged_banks_10.push(dark_dark_update_0_write31);
}

inline void dark_dark_update_0_write4_write(hw_uint<16>& dark_dark_update_0_write4, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write4_to_dark_laplace_diff_0_rd4.push(dark_dark_update_0_write4);
  dark.dark_dark_update_0_write4_merged_banks_10.push(dark_dark_update_0_write4);
}

inline void dark_dark_update_0_write5_write(hw_uint<16>& dark_dark_update_0_write5, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write5_to_dark_laplace_diff_0_rd5.push(dark_dark_update_0_write5);
  dark.dark_dark_update_0_write5_merged_banks_10.push(dark_dark_update_0_write5);
}

inline void dark_dark_update_0_write6_write(hw_uint<16>& dark_dark_update_0_write6, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write6_to_dark_laplace_diff_0_rd6.push(dark_dark_update_0_write6);
  dark.dark_dark_update_0_write6_merged_banks_10.push(dark_dark_update_0_write6);
}

inline void dark_dark_update_0_write7_write(hw_uint<16>& dark_dark_update_0_write7, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write7_to_dark_laplace_diff_0_rd7.push(dark_dark_update_0_write7);
  dark.dark_dark_update_0_write7_merged_banks_10.push(dark_dark_update_0_write7);
}

inline void dark_dark_update_0_write8_write(hw_uint<16>& dark_dark_update_0_write8, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write8_to_dark_laplace_diff_0_rd8.push(dark_dark_update_0_write8);
  dark.dark_dark_update_0_write8_merged_banks_10.push(dark_dark_update_0_write8);
}

inline void dark_dark_update_0_write9_write(hw_uint<16>& dark_dark_update_0_write9, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write9_to_dark_laplace_diff_0_rd9.push(dark_dark_update_0_write9);
  dark.dark_dark_update_0_write9_merged_banks_10.push(dark_dark_update_0_write9);
}

inline hw_uint<16> dark_gauss_blur_1_rd0_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd0 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[-1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_126();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd1_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd1 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[-1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_64();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd10_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd10 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd100_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd100 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd101_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd101 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd102_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd102 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd103_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd103 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd104_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd104 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd105_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd105 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd106_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd106 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd107_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd107 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd108_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd108 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd109_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd109 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd11_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd11 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd110_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd110 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd111_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd111 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd112_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd112 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd113_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd113 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd114_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd114 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd115_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd115 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd116_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd116 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd117_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd117 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd118_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd118 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd119_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd119 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd12_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd12 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd120_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd120 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd121_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd121 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd122_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd122 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd123_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd123 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd124_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd124 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd125_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd125 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd126_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd126 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd127_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd127 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd128_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd128 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd129_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd129 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd13_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd13 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd130_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd130 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd131_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd131 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd132_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd132 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd133_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd133 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd134_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd134 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd135_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd135 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd136_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd136 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd137_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd137 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd138_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd138 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd139_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd139 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd14_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd14 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd140_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd140 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd141_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd141 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd142_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd142 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd143_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd143 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd144_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd144 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd145_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd145 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd146_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd146 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd147_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd147 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd148_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd148 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd149_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd149 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd15_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd15 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd150_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd150 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd151_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd151 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd152_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd152 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd153_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd153 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd154_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd154 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd155_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd155 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd156_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd156 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd157_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd157 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd158_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd158 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd159_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd159 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd16_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd16 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd160_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd160 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd161_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd161 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd162_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd162 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd163_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd163 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd164_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd164 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd165_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd165 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd166_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd166 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd167_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd167 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd168_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd168 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd169_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd169 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd17_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd17 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd170_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd170 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd171_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd171 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd172_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd172 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd173_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd173 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd174_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd174 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd175_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd175 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd176_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd176 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd177_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd177 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd178_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd178 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd179_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd179 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd18_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd18 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd180_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd180 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd181_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd181 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd182_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd182 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd183_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd183 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd184_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd184 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd185_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd185 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd186_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd186 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd187_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd187 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd188_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd188 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd189_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd189 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd19_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd19 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd190_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd190 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd191_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd191 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd192_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd192 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd193_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd193 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd194_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd194 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd195_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd195 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd196_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd196 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd197_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd197 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd198_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd198 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd199_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd199 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd2_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd2 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[-1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_2();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd20_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd20 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd200_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd200 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd201_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd201 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd202_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd202 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd203_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd203 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd204_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd204 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd205_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd205 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd206_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd206 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd207_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd207 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd208_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd208 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd209_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd209 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd21_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd21 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd210_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd210 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd211_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd211 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd212_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd212 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd213_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd213 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd214_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd214 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd215_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd215 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd216_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd216 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd217_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd217 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd218_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd218 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd219_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd219 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd22_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd22 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd220_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd220 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd221_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd221 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd222_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd222 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd223_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd223 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd224_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd224 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd225_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd225 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd226_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd226 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd227_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd227 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd228_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd228 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd229_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd229 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd23_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd23 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd230_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd230 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd231_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd231 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd232_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd232 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd233_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd233 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd234_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd234 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd235_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd235 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd236_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd236 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd237_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd237 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd238_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd238 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd239_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd239 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd24_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd24 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd240_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd240 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd241_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd241 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd242_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd242 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd243_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd243 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd244_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd244 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd245_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd245 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd246_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd246 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd247_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd247 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd248_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd248 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd249_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd249 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd25_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd25 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd250_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd250 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd251_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd251 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd252_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd252 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd253_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd253 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd254_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd254 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd255_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd255 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd256_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd256 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd257_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd257 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd258_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd258 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd259_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd259 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd26_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd26 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd260_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd260 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd261_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd261 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd262_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd262 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd263_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd263 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd264_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd264 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd265_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd265 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd266_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd266 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd267_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd267 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd268_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd268 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd269_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd269 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd27_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd27 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd270_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd270 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd271_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd271 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd272_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd272 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd273_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd273 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd274_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd274 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd275_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd275 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd276_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd276 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd277_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd277 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd278_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd278 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd279_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd279 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd28_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd28 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd280_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd280 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd281_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd281 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd282_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd282 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd283_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd283 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd284_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd284 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd285_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd285 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_124();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd286_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd286 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_62();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd287_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd287 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd29_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd29 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd3_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd3 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd30_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd30 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd31_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd31 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd32_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd32 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd33_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd33 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd34_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd34 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd35_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd35 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd36_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd36 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd37_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd37 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd38_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd38 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd39_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd39 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd4_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd4 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd40_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd40 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd41_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd41 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd42_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd42 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd43_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd43 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd44_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd44 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd45_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd45 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd46_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd46 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd47_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd47 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd48_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd48 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd49_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd49 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd5_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd5 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd50_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd50 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd51_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd51 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd52_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd52 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd53_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd53 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd54_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd54 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd55_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd55 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd56_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd56 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd57_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd57 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd58_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd58 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd59_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd59 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd6_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd6 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd60_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd60 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd61_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd61 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd62_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd62 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd63_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd63 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd64_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd64 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd65_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd65 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd66_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd66 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd67_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd67 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd68_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd68 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd69_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd69 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd7_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd7 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd70_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd70 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd71_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd71 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd72_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd72 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd73_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd73 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd74_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd74 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd75_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd75 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd76_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd76 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd77_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd77 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd78_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd78 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd79_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd79 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd8_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd8 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd80_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd80 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd81_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd81 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd82_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd82 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd83_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd83 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd84_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd84 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd85_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd85 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd86_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd86 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd87_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd87 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd88_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd88 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd89_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd89 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd9_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd9 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd90_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd90 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd91_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd91 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd92_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd92 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd93_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd93 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd94_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd94 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd95_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd95 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd96_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd96 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd97_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd97 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_63();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd98_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd98 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_1();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_gauss_blur_1_rd99_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_blur_1_rd99 read pattern: { dark_gauss_blur_1_update_0[d0, d1] -> dark[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_125();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd0_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd0 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_to_dark_laplace_diff_0_rd0.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd1_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd1 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_to_dark_laplace_diff_0_rd1.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd10_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd10 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_to_dark_laplace_diff_0_rd10.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd11_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd11 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_to_dark_laplace_diff_0_rd11.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd12_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd12 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_to_dark_laplace_diff_0_rd12.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd13_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd13 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_to_dark_laplace_diff_0_rd13.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd14_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd14 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_to_dark_laplace_diff_0_rd14.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd15_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd15 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_to_dark_laplace_diff_0_rd15.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd16_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd16 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_to_dark_laplace_diff_0_rd16.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd17_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd17 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_to_dark_laplace_diff_0_rd17.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd18_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd18 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_to_dark_laplace_diff_0_rd18.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd19_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd19 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_to_dark_laplace_diff_0_rd19.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd2_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd2 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_to_dark_laplace_diff_0_rd2.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd20_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd20 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_to_dark_laplace_diff_0_rd20.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd21_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd21 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_to_dark_laplace_diff_0_rd21.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd22_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd22 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_to_dark_laplace_diff_0_rd22.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd23_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd23 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_to_dark_laplace_diff_0_rd23.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd24_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd24 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_to_dark_laplace_diff_0_rd24.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd25_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd25 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_to_dark_laplace_diff_0_rd25.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd26_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd26 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_to_dark_laplace_diff_0_rd26.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd27_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd27 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_to_dark_laplace_diff_0_rd27.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd28_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd28 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_to_dark_laplace_diff_0_rd28.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd29_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd29 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_to_dark_laplace_diff_0_rd29.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd3_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd3 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_to_dark_laplace_diff_0_rd3.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd30_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd30 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_to_dark_laplace_diff_0_rd30.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd31_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd31 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_to_dark_laplace_diff_0_rd31.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd4_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd4 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_to_dark_laplace_diff_0_rd4.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd5_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd5 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_to_dark_laplace_diff_0_rd5.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd6_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd6 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_to_dark_laplace_diff_0_rd6.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd7_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd7 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_to_dark_laplace_diff_0_rd7.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd8_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd8 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_to_dark_laplace_diff_0_rd8.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd9_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd9 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_to_dark_laplace_diff_0_rd9.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_rd0_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd0 read pattern: { dark_weights_update_0[d0, d1] -> dark[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_rd1_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd1 read pattern: { dark_weights_update_0[d0, d1] -> dark[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_rd10_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd10 read pattern: { dark_weights_update_0[d0, d1] -> dark[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_rd11_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd11 read pattern: { dark_weights_update_0[d0, d1] -> dark[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_rd12_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd12 read pattern: { dark_weights_update_0[d0, d1] -> dark[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_rd13_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd13 read pattern: { dark_weights_update_0[d0, d1] -> dark[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_rd14_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd14 read pattern: { dark_weights_update_0[d0, d1] -> dark[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_rd15_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd15 read pattern: { dark_weights_update_0[d0, d1] -> dark[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_rd16_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd16 read pattern: { dark_weights_update_0[d0, d1] -> dark[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_rd17_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd17 read pattern: { dark_weights_update_0[d0, d1] -> dark[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_rd18_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd18 read pattern: { dark_weights_update_0[d0, d1] -> dark[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_rd19_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd19 read pattern: { dark_weights_update_0[d0, d1] -> dark[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_rd2_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd2 read pattern: { dark_weights_update_0[d0, d1] -> dark[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_rd20_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd20 read pattern: { dark_weights_update_0[d0, d1] -> dark[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_rd21_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd21 read pattern: { dark_weights_update_0[d0, d1] -> dark[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_rd22_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd22 read pattern: { dark_weights_update_0[d0, d1] -> dark[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_rd23_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd23 read pattern: { dark_weights_update_0[d0, d1] -> dark[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_rd24_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd24 read pattern: { dark_weights_update_0[d0, d1] -> dark[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_rd25_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd25 read pattern: { dark_weights_update_0[d0, d1] -> dark[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_rd26_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd26 read pattern: { dark_weights_update_0[d0, d1] -> dark[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_rd27_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd27 read pattern: { dark_weights_update_0[d0, d1] -> dark[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_rd28_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd28 read pattern: { dark_weights_update_0[d0, d1] -> dark[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_rd29_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd29 read pattern: { dark_weights_update_0[d0, d1] -> dark[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_rd3_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd3 read pattern: { dark_weights_update_0[d0, d1] -> dark[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_rd30_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd30 read pattern: { dark_weights_update_0[d0, d1] -> dark[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_rd31_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd31 read pattern: { dark_weights_update_0[d0, d1] -> dark[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_rd4_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd4 read pattern: { dark_weights_update_0[d0, d1] -> dark[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_rd5_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd5 read pattern: { dark_weights_update_0[d0, d1] -> dark[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_rd6_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd6 read pattern: { dark_weights_update_0[d0, d1] -> dark[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_rd7_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd7 read pattern: { dark_weights_update_0[d0, d1] -> dark[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_rd8_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd8 read pattern: { dark_weights_update_0[d0, d1] -> dark[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_rd9_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd9 read pattern: { dark_weights_update_0[d0, d1] -> dark[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_10.peek_0();
  return value_dark_dark_update_0_write9;
  return 0;
}

// # of bundles = 4
// dark_gauss_blur_1_update_0_read
//	dark_gauss_blur_1_rd0
//	dark_gauss_blur_1_rd1
//	dark_gauss_blur_1_rd2
//	dark_gauss_blur_1_rd3
//	dark_gauss_blur_1_rd4
//	dark_gauss_blur_1_rd5
//	dark_gauss_blur_1_rd6
//	dark_gauss_blur_1_rd7
//	dark_gauss_blur_1_rd8
//	dark_gauss_blur_1_rd9
//	dark_gauss_blur_1_rd10
//	dark_gauss_blur_1_rd11
//	dark_gauss_blur_1_rd12
//	dark_gauss_blur_1_rd13
//	dark_gauss_blur_1_rd14
//	dark_gauss_blur_1_rd15
//	dark_gauss_blur_1_rd16
//	dark_gauss_blur_1_rd17
//	dark_gauss_blur_1_rd18
//	dark_gauss_blur_1_rd19
//	dark_gauss_blur_1_rd20
//	dark_gauss_blur_1_rd21
//	dark_gauss_blur_1_rd22
//	dark_gauss_blur_1_rd23
//	dark_gauss_blur_1_rd24
//	dark_gauss_blur_1_rd25
//	dark_gauss_blur_1_rd26
//	dark_gauss_blur_1_rd27
//	dark_gauss_blur_1_rd28
//	dark_gauss_blur_1_rd29
//	dark_gauss_blur_1_rd30
//	dark_gauss_blur_1_rd31
//	dark_gauss_blur_1_rd32
//	dark_gauss_blur_1_rd33
//	dark_gauss_blur_1_rd34
//	dark_gauss_blur_1_rd35
//	dark_gauss_blur_1_rd36
//	dark_gauss_blur_1_rd37
//	dark_gauss_blur_1_rd38
//	dark_gauss_blur_1_rd39
//	dark_gauss_blur_1_rd40
//	dark_gauss_blur_1_rd41
//	dark_gauss_blur_1_rd42
//	dark_gauss_blur_1_rd43
//	dark_gauss_blur_1_rd44
//	dark_gauss_blur_1_rd45
//	dark_gauss_blur_1_rd46
//	dark_gauss_blur_1_rd47
//	dark_gauss_blur_1_rd48
//	dark_gauss_blur_1_rd49
//	dark_gauss_blur_1_rd50
//	dark_gauss_blur_1_rd51
//	dark_gauss_blur_1_rd52
//	dark_gauss_blur_1_rd53
//	dark_gauss_blur_1_rd54
//	dark_gauss_blur_1_rd55
//	dark_gauss_blur_1_rd56
//	dark_gauss_blur_1_rd57
//	dark_gauss_blur_1_rd58
//	dark_gauss_blur_1_rd59
//	dark_gauss_blur_1_rd60
//	dark_gauss_blur_1_rd61
//	dark_gauss_blur_1_rd62
//	dark_gauss_blur_1_rd63
//	dark_gauss_blur_1_rd64
//	dark_gauss_blur_1_rd65
//	dark_gauss_blur_1_rd66
//	dark_gauss_blur_1_rd67
//	dark_gauss_blur_1_rd68
//	dark_gauss_blur_1_rd69
//	dark_gauss_blur_1_rd70
//	dark_gauss_blur_1_rd71
//	dark_gauss_blur_1_rd72
//	dark_gauss_blur_1_rd73
//	dark_gauss_blur_1_rd74
//	dark_gauss_blur_1_rd75
//	dark_gauss_blur_1_rd76
//	dark_gauss_blur_1_rd77
//	dark_gauss_blur_1_rd78
//	dark_gauss_blur_1_rd79
//	dark_gauss_blur_1_rd80
//	dark_gauss_blur_1_rd81
//	dark_gauss_blur_1_rd82
//	dark_gauss_blur_1_rd83
//	dark_gauss_blur_1_rd84
//	dark_gauss_blur_1_rd85
//	dark_gauss_blur_1_rd86
//	dark_gauss_blur_1_rd87
//	dark_gauss_blur_1_rd88
//	dark_gauss_blur_1_rd89
//	dark_gauss_blur_1_rd90
//	dark_gauss_blur_1_rd91
//	dark_gauss_blur_1_rd92
//	dark_gauss_blur_1_rd93
//	dark_gauss_blur_1_rd94
//	dark_gauss_blur_1_rd95
//	dark_gauss_blur_1_rd96
//	dark_gauss_blur_1_rd97
//	dark_gauss_blur_1_rd98
//	dark_gauss_blur_1_rd99
//	dark_gauss_blur_1_rd100
//	dark_gauss_blur_1_rd101
//	dark_gauss_blur_1_rd102
//	dark_gauss_blur_1_rd103
//	dark_gauss_blur_1_rd104
//	dark_gauss_blur_1_rd105
//	dark_gauss_blur_1_rd106
//	dark_gauss_blur_1_rd107
//	dark_gauss_blur_1_rd108
//	dark_gauss_blur_1_rd109
//	dark_gauss_blur_1_rd110
//	dark_gauss_blur_1_rd111
//	dark_gauss_blur_1_rd112
//	dark_gauss_blur_1_rd113
//	dark_gauss_blur_1_rd114
//	dark_gauss_blur_1_rd115
//	dark_gauss_blur_1_rd116
//	dark_gauss_blur_1_rd117
//	dark_gauss_blur_1_rd118
//	dark_gauss_blur_1_rd119
//	dark_gauss_blur_1_rd120
//	dark_gauss_blur_1_rd121
//	dark_gauss_blur_1_rd122
//	dark_gauss_blur_1_rd123
//	dark_gauss_blur_1_rd124
//	dark_gauss_blur_1_rd125
//	dark_gauss_blur_1_rd126
//	dark_gauss_blur_1_rd127
//	dark_gauss_blur_1_rd128
//	dark_gauss_blur_1_rd129
//	dark_gauss_blur_1_rd130
//	dark_gauss_blur_1_rd131
//	dark_gauss_blur_1_rd132
//	dark_gauss_blur_1_rd133
//	dark_gauss_blur_1_rd134
//	dark_gauss_blur_1_rd135
//	dark_gauss_blur_1_rd136
//	dark_gauss_blur_1_rd137
//	dark_gauss_blur_1_rd138
//	dark_gauss_blur_1_rd139
//	dark_gauss_blur_1_rd140
//	dark_gauss_blur_1_rd141
//	dark_gauss_blur_1_rd142
//	dark_gauss_blur_1_rd143
//	dark_gauss_blur_1_rd144
//	dark_gauss_blur_1_rd145
//	dark_gauss_blur_1_rd146
//	dark_gauss_blur_1_rd147
//	dark_gauss_blur_1_rd148
//	dark_gauss_blur_1_rd149
//	dark_gauss_blur_1_rd150
//	dark_gauss_blur_1_rd151
//	dark_gauss_blur_1_rd152
//	dark_gauss_blur_1_rd153
//	dark_gauss_blur_1_rd154
//	dark_gauss_blur_1_rd155
//	dark_gauss_blur_1_rd156
//	dark_gauss_blur_1_rd157
//	dark_gauss_blur_1_rd158
//	dark_gauss_blur_1_rd159
//	dark_gauss_blur_1_rd160
//	dark_gauss_blur_1_rd161
//	dark_gauss_blur_1_rd162
//	dark_gauss_blur_1_rd163
//	dark_gauss_blur_1_rd164
//	dark_gauss_blur_1_rd165
//	dark_gauss_blur_1_rd166
//	dark_gauss_blur_1_rd167
//	dark_gauss_blur_1_rd168
//	dark_gauss_blur_1_rd169
//	dark_gauss_blur_1_rd170
//	dark_gauss_blur_1_rd171
//	dark_gauss_blur_1_rd172
//	dark_gauss_blur_1_rd173
//	dark_gauss_blur_1_rd174
//	dark_gauss_blur_1_rd175
//	dark_gauss_blur_1_rd176
//	dark_gauss_blur_1_rd177
//	dark_gauss_blur_1_rd178
//	dark_gauss_blur_1_rd179
//	dark_gauss_blur_1_rd180
//	dark_gauss_blur_1_rd181
//	dark_gauss_blur_1_rd182
//	dark_gauss_blur_1_rd183
//	dark_gauss_blur_1_rd184
//	dark_gauss_blur_1_rd185
//	dark_gauss_blur_1_rd186
//	dark_gauss_blur_1_rd187
//	dark_gauss_blur_1_rd188
//	dark_gauss_blur_1_rd189
//	dark_gauss_blur_1_rd190
//	dark_gauss_blur_1_rd191
//	dark_gauss_blur_1_rd192
//	dark_gauss_blur_1_rd193
//	dark_gauss_blur_1_rd194
//	dark_gauss_blur_1_rd195
//	dark_gauss_blur_1_rd196
//	dark_gauss_blur_1_rd197
//	dark_gauss_blur_1_rd198
//	dark_gauss_blur_1_rd199
//	dark_gauss_blur_1_rd200
//	dark_gauss_blur_1_rd201
//	dark_gauss_blur_1_rd202
//	dark_gauss_blur_1_rd203
//	dark_gauss_blur_1_rd204
//	dark_gauss_blur_1_rd205
//	dark_gauss_blur_1_rd206
//	dark_gauss_blur_1_rd207
//	dark_gauss_blur_1_rd208
//	dark_gauss_blur_1_rd209
//	dark_gauss_blur_1_rd210
//	dark_gauss_blur_1_rd211
//	dark_gauss_blur_1_rd212
//	dark_gauss_blur_1_rd213
//	dark_gauss_blur_1_rd214
//	dark_gauss_blur_1_rd215
//	dark_gauss_blur_1_rd216
//	dark_gauss_blur_1_rd217
//	dark_gauss_blur_1_rd218
//	dark_gauss_blur_1_rd219
//	dark_gauss_blur_1_rd220
//	dark_gauss_blur_1_rd221
//	dark_gauss_blur_1_rd222
//	dark_gauss_blur_1_rd223
//	dark_gauss_blur_1_rd224
//	dark_gauss_blur_1_rd225
//	dark_gauss_blur_1_rd226
//	dark_gauss_blur_1_rd227
//	dark_gauss_blur_1_rd228
//	dark_gauss_blur_1_rd229
//	dark_gauss_blur_1_rd230
//	dark_gauss_blur_1_rd231
//	dark_gauss_blur_1_rd232
//	dark_gauss_blur_1_rd233
//	dark_gauss_blur_1_rd234
//	dark_gauss_blur_1_rd235
//	dark_gauss_blur_1_rd236
//	dark_gauss_blur_1_rd237
//	dark_gauss_blur_1_rd238
//	dark_gauss_blur_1_rd239
//	dark_gauss_blur_1_rd240
//	dark_gauss_blur_1_rd241
//	dark_gauss_blur_1_rd242
//	dark_gauss_blur_1_rd243
//	dark_gauss_blur_1_rd244
//	dark_gauss_blur_1_rd245
//	dark_gauss_blur_1_rd246
//	dark_gauss_blur_1_rd247
//	dark_gauss_blur_1_rd248
//	dark_gauss_blur_1_rd249
//	dark_gauss_blur_1_rd250
//	dark_gauss_blur_1_rd251
//	dark_gauss_blur_1_rd252
//	dark_gauss_blur_1_rd253
//	dark_gauss_blur_1_rd254
//	dark_gauss_blur_1_rd255
//	dark_gauss_blur_1_rd256
//	dark_gauss_blur_1_rd257
//	dark_gauss_blur_1_rd258
//	dark_gauss_blur_1_rd259
//	dark_gauss_blur_1_rd260
//	dark_gauss_blur_1_rd261
//	dark_gauss_blur_1_rd262
//	dark_gauss_blur_1_rd263
//	dark_gauss_blur_1_rd264
//	dark_gauss_blur_1_rd265
//	dark_gauss_blur_1_rd266
//	dark_gauss_blur_1_rd267
//	dark_gauss_blur_1_rd268
//	dark_gauss_blur_1_rd269
//	dark_gauss_blur_1_rd270
//	dark_gauss_blur_1_rd271
//	dark_gauss_blur_1_rd272
//	dark_gauss_blur_1_rd273
//	dark_gauss_blur_1_rd274
//	dark_gauss_blur_1_rd275
//	dark_gauss_blur_1_rd276
//	dark_gauss_blur_1_rd277
//	dark_gauss_blur_1_rd278
//	dark_gauss_blur_1_rd279
//	dark_gauss_blur_1_rd280
//	dark_gauss_blur_1_rd281
//	dark_gauss_blur_1_rd282
//	dark_gauss_blur_1_rd283
//	dark_gauss_blur_1_rd284
//	dark_gauss_blur_1_rd285
//	dark_gauss_blur_1_rd286
//	dark_gauss_blur_1_rd287
inline hw_uint<4608> dark_dark_gauss_blur_1_update_0_read_bundle_read(dark_cache& dark, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 288
    // dark_gauss_blur_1_rd0
    // dark_gauss_blur_1_rd1
    // dark_gauss_blur_1_rd2
    // dark_gauss_blur_1_rd3
    // dark_gauss_blur_1_rd4
    // dark_gauss_blur_1_rd5
    // dark_gauss_blur_1_rd6
    // dark_gauss_blur_1_rd7
    // dark_gauss_blur_1_rd8
    // dark_gauss_blur_1_rd9
    // dark_gauss_blur_1_rd10
    // dark_gauss_blur_1_rd11
    // dark_gauss_blur_1_rd12
    // dark_gauss_blur_1_rd13
    // dark_gauss_blur_1_rd14
    // dark_gauss_blur_1_rd15
    // dark_gauss_blur_1_rd16
    // dark_gauss_blur_1_rd17
    // dark_gauss_blur_1_rd18
    // dark_gauss_blur_1_rd19
    // dark_gauss_blur_1_rd20
    // dark_gauss_blur_1_rd21
    // dark_gauss_blur_1_rd22
    // dark_gauss_blur_1_rd23
    // dark_gauss_blur_1_rd24
    // dark_gauss_blur_1_rd25
    // dark_gauss_blur_1_rd26
    // dark_gauss_blur_1_rd27
    // dark_gauss_blur_1_rd28
    // dark_gauss_blur_1_rd29
    // dark_gauss_blur_1_rd30
    // dark_gauss_blur_1_rd31
    // dark_gauss_blur_1_rd32
    // dark_gauss_blur_1_rd33
    // dark_gauss_blur_1_rd34
    // dark_gauss_blur_1_rd35
    // dark_gauss_blur_1_rd36
    // dark_gauss_blur_1_rd37
    // dark_gauss_blur_1_rd38
    // dark_gauss_blur_1_rd39
    // dark_gauss_blur_1_rd40
    // dark_gauss_blur_1_rd41
    // dark_gauss_blur_1_rd42
    // dark_gauss_blur_1_rd43
    // dark_gauss_blur_1_rd44
    // dark_gauss_blur_1_rd45
    // dark_gauss_blur_1_rd46
    // dark_gauss_blur_1_rd47
    // dark_gauss_blur_1_rd48
    // dark_gauss_blur_1_rd49
    // dark_gauss_blur_1_rd50
    // dark_gauss_blur_1_rd51
    // dark_gauss_blur_1_rd52
    // dark_gauss_blur_1_rd53
    // dark_gauss_blur_1_rd54
    // dark_gauss_blur_1_rd55
    // dark_gauss_blur_1_rd56
    // dark_gauss_blur_1_rd57
    // dark_gauss_blur_1_rd58
    // dark_gauss_blur_1_rd59
    // dark_gauss_blur_1_rd60
    // dark_gauss_blur_1_rd61
    // dark_gauss_blur_1_rd62
    // dark_gauss_blur_1_rd63
    // dark_gauss_blur_1_rd64
    // dark_gauss_blur_1_rd65
    // dark_gauss_blur_1_rd66
    // dark_gauss_blur_1_rd67
    // dark_gauss_blur_1_rd68
    // dark_gauss_blur_1_rd69
    // dark_gauss_blur_1_rd70
    // dark_gauss_blur_1_rd71
    // dark_gauss_blur_1_rd72
    // dark_gauss_blur_1_rd73
    // dark_gauss_blur_1_rd74
    // dark_gauss_blur_1_rd75
    // dark_gauss_blur_1_rd76
    // dark_gauss_blur_1_rd77
    // dark_gauss_blur_1_rd78
    // dark_gauss_blur_1_rd79
    // dark_gauss_blur_1_rd80
    // dark_gauss_blur_1_rd81
    // dark_gauss_blur_1_rd82
    // dark_gauss_blur_1_rd83
    // dark_gauss_blur_1_rd84
    // dark_gauss_blur_1_rd85
    // dark_gauss_blur_1_rd86
    // dark_gauss_blur_1_rd87
    // dark_gauss_blur_1_rd88
    // dark_gauss_blur_1_rd89
    // dark_gauss_blur_1_rd90
    // dark_gauss_blur_1_rd91
    // dark_gauss_blur_1_rd92
    // dark_gauss_blur_1_rd93
    // dark_gauss_blur_1_rd94
    // dark_gauss_blur_1_rd95
    // dark_gauss_blur_1_rd96
    // dark_gauss_blur_1_rd97
    // dark_gauss_blur_1_rd98
    // dark_gauss_blur_1_rd99
    // dark_gauss_blur_1_rd100
    // dark_gauss_blur_1_rd101
    // dark_gauss_blur_1_rd102
    // dark_gauss_blur_1_rd103
    // dark_gauss_blur_1_rd104
    // dark_gauss_blur_1_rd105
    // dark_gauss_blur_1_rd106
    // dark_gauss_blur_1_rd107
    // dark_gauss_blur_1_rd108
    // dark_gauss_blur_1_rd109
    // dark_gauss_blur_1_rd110
    // dark_gauss_blur_1_rd111
    // dark_gauss_blur_1_rd112
    // dark_gauss_blur_1_rd113
    // dark_gauss_blur_1_rd114
    // dark_gauss_blur_1_rd115
    // dark_gauss_blur_1_rd116
    // dark_gauss_blur_1_rd117
    // dark_gauss_blur_1_rd118
    // dark_gauss_blur_1_rd119
    // dark_gauss_blur_1_rd120
    // dark_gauss_blur_1_rd121
    // dark_gauss_blur_1_rd122
    // dark_gauss_blur_1_rd123
    // dark_gauss_blur_1_rd124
    // dark_gauss_blur_1_rd125
    // dark_gauss_blur_1_rd126
    // dark_gauss_blur_1_rd127
    // dark_gauss_blur_1_rd128
    // dark_gauss_blur_1_rd129
    // dark_gauss_blur_1_rd130
    // dark_gauss_blur_1_rd131
    // dark_gauss_blur_1_rd132
    // dark_gauss_blur_1_rd133
    // dark_gauss_blur_1_rd134
    // dark_gauss_blur_1_rd135
    // dark_gauss_blur_1_rd136
    // dark_gauss_blur_1_rd137
    // dark_gauss_blur_1_rd138
    // dark_gauss_blur_1_rd139
    // dark_gauss_blur_1_rd140
    // dark_gauss_blur_1_rd141
    // dark_gauss_blur_1_rd142
    // dark_gauss_blur_1_rd143
    // dark_gauss_blur_1_rd144
    // dark_gauss_blur_1_rd145
    // dark_gauss_blur_1_rd146
    // dark_gauss_blur_1_rd147
    // dark_gauss_blur_1_rd148
    // dark_gauss_blur_1_rd149
    // dark_gauss_blur_1_rd150
    // dark_gauss_blur_1_rd151
    // dark_gauss_blur_1_rd152
    // dark_gauss_blur_1_rd153
    // dark_gauss_blur_1_rd154
    // dark_gauss_blur_1_rd155
    // dark_gauss_blur_1_rd156
    // dark_gauss_blur_1_rd157
    // dark_gauss_blur_1_rd158
    // dark_gauss_blur_1_rd159
    // dark_gauss_blur_1_rd160
    // dark_gauss_blur_1_rd161
    // dark_gauss_blur_1_rd162
    // dark_gauss_blur_1_rd163
    // dark_gauss_blur_1_rd164
    // dark_gauss_blur_1_rd165
    // dark_gauss_blur_1_rd166
    // dark_gauss_blur_1_rd167
    // dark_gauss_blur_1_rd168
    // dark_gauss_blur_1_rd169
    // dark_gauss_blur_1_rd170
    // dark_gauss_blur_1_rd171
    // dark_gauss_blur_1_rd172
    // dark_gauss_blur_1_rd173
    // dark_gauss_blur_1_rd174
    // dark_gauss_blur_1_rd175
    // dark_gauss_blur_1_rd176
    // dark_gauss_blur_1_rd177
    // dark_gauss_blur_1_rd178
    // dark_gauss_blur_1_rd179
    // dark_gauss_blur_1_rd180
    // dark_gauss_blur_1_rd181
    // dark_gauss_blur_1_rd182
    // dark_gauss_blur_1_rd183
    // dark_gauss_blur_1_rd184
    // dark_gauss_blur_1_rd185
    // dark_gauss_blur_1_rd186
    // dark_gauss_blur_1_rd187
    // dark_gauss_blur_1_rd188
    // dark_gauss_blur_1_rd189
    // dark_gauss_blur_1_rd190
    // dark_gauss_blur_1_rd191
    // dark_gauss_blur_1_rd192
    // dark_gauss_blur_1_rd193
    // dark_gauss_blur_1_rd194
    // dark_gauss_blur_1_rd195
    // dark_gauss_blur_1_rd196
    // dark_gauss_blur_1_rd197
    // dark_gauss_blur_1_rd198
    // dark_gauss_blur_1_rd199
    // dark_gauss_blur_1_rd200
    // dark_gauss_blur_1_rd201
    // dark_gauss_blur_1_rd202
    // dark_gauss_blur_1_rd203
    // dark_gauss_blur_1_rd204
    // dark_gauss_blur_1_rd205
    // dark_gauss_blur_1_rd206
    // dark_gauss_blur_1_rd207
    // dark_gauss_blur_1_rd208
    // dark_gauss_blur_1_rd209
    // dark_gauss_blur_1_rd210
    // dark_gauss_blur_1_rd211
    // dark_gauss_blur_1_rd212
    // dark_gauss_blur_1_rd213
    // dark_gauss_blur_1_rd214
    // dark_gauss_blur_1_rd215
    // dark_gauss_blur_1_rd216
    // dark_gauss_blur_1_rd217
    // dark_gauss_blur_1_rd218
    // dark_gauss_blur_1_rd219
    // dark_gauss_blur_1_rd220
    // dark_gauss_blur_1_rd221
    // dark_gauss_blur_1_rd222
    // dark_gauss_blur_1_rd223
    // dark_gauss_blur_1_rd224
    // dark_gauss_blur_1_rd225
    // dark_gauss_blur_1_rd226
    // dark_gauss_blur_1_rd227
    // dark_gauss_blur_1_rd228
    // dark_gauss_blur_1_rd229
    // dark_gauss_blur_1_rd230
    // dark_gauss_blur_1_rd231
    // dark_gauss_blur_1_rd232
    // dark_gauss_blur_1_rd233
    // dark_gauss_blur_1_rd234
    // dark_gauss_blur_1_rd235
    // dark_gauss_blur_1_rd236
    // dark_gauss_blur_1_rd237
    // dark_gauss_blur_1_rd238
    // dark_gauss_blur_1_rd239
    // dark_gauss_blur_1_rd240
    // dark_gauss_blur_1_rd241
    // dark_gauss_blur_1_rd242
    // dark_gauss_blur_1_rd243
    // dark_gauss_blur_1_rd244
    // dark_gauss_blur_1_rd245
    // dark_gauss_blur_1_rd246
    // dark_gauss_blur_1_rd247
    // dark_gauss_blur_1_rd248
    // dark_gauss_blur_1_rd249
    // dark_gauss_blur_1_rd250
    // dark_gauss_blur_1_rd251
    // dark_gauss_blur_1_rd252
    // dark_gauss_blur_1_rd253
    // dark_gauss_blur_1_rd254
    // dark_gauss_blur_1_rd255
    // dark_gauss_blur_1_rd256
    // dark_gauss_blur_1_rd257
    // dark_gauss_blur_1_rd258
    // dark_gauss_blur_1_rd259
    // dark_gauss_blur_1_rd260
    // dark_gauss_blur_1_rd261
    // dark_gauss_blur_1_rd262
    // dark_gauss_blur_1_rd263
    // dark_gauss_blur_1_rd264
    // dark_gauss_blur_1_rd265
    // dark_gauss_blur_1_rd266
    // dark_gauss_blur_1_rd267
    // dark_gauss_blur_1_rd268
    // dark_gauss_blur_1_rd269
    // dark_gauss_blur_1_rd270
    // dark_gauss_blur_1_rd271
    // dark_gauss_blur_1_rd272
    // dark_gauss_blur_1_rd273
    // dark_gauss_blur_1_rd274
    // dark_gauss_blur_1_rd275
    // dark_gauss_blur_1_rd276
    // dark_gauss_blur_1_rd277
    // dark_gauss_blur_1_rd278
    // dark_gauss_blur_1_rd279
    // dark_gauss_blur_1_rd280
    // dark_gauss_blur_1_rd281
    // dark_gauss_blur_1_rd282
    // dark_gauss_blur_1_rd283
    // dark_gauss_blur_1_rd284
    // dark_gauss_blur_1_rd285
    // dark_gauss_blur_1_rd286
    // dark_gauss_blur_1_rd287

	hw_uint<4608> result;
	hw_uint<16> dark_gauss_blur_1_rd0_res = dark_gauss_blur_1_rd0_select(dark, d0, d1, dynamic_address);
	set_at<0, 4608>(result, dark_gauss_blur_1_rd0_res);
	hw_uint<16> dark_gauss_blur_1_rd1_res = dark_gauss_blur_1_rd1_select(dark, d0, d1, dynamic_address);
	set_at<16, 4608>(result, dark_gauss_blur_1_rd1_res);
	hw_uint<16> dark_gauss_blur_1_rd2_res = dark_gauss_blur_1_rd2_select(dark, d0, d1, dynamic_address);
	set_at<32, 4608>(result, dark_gauss_blur_1_rd2_res);
	hw_uint<16> dark_gauss_blur_1_rd3_res = dark_gauss_blur_1_rd3_select(dark, d0, d1, dynamic_address);
	set_at<48, 4608>(result, dark_gauss_blur_1_rd3_res);
	hw_uint<16> dark_gauss_blur_1_rd4_res = dark_gauss_blur_1_rd4_select(dark, d0, d1, dynamic_address);
	set_at<64, 4608>(result, dark_gauss_blur_1_rd4_res);
	hw_uint<16> dark_gauss_blur_1_rd5_res = dark_gauss_blur_1_rd5_select(dark, d0, d1, dynamic_address);
	set_at<80, 4608>(result, dark_gauss_blur_1_rd5_res);
	hw_uint<16> dark_gauss_blur_1_rd6_res = dark_gauss_blur_1_rd6_select(dark, d0, d1, dynamic_address);
	set_at<96, 4608>(result, dark_gauss_blur_1_rd6_res);
	hw_uint<16> dark_gauss_blur_1_rd7_res = dark_gauss_blur_1_rd7_select(dark, d0, d1, dynamic_address);
	set_at<112, 4608>(result, dark_gauss_blur_1_rd7_res);
	hw_uint<16> dark_gauss_blur_1_rd8_res = dark_gauss_blur_1_rd8_select(dark, d0, d1, dynamic_address);
	set_at<128, 4608>(result, dark_gauss_blur_1_rd8_res);
	hw_uint<16> dark_gauss_blur_1_rd9_res = dark_gauss_blur_1_rd9_select(dark, d0, d1, dynamic_address);
	set_at<144, 4608>(result, dark_gauss_blur_1_rd9_res);
	hw_uint<16> dark_gauss_blur_1_rd10_res = dark_gauss_blur_1_rd10_select(dark, d0, d1, dynamic_address);
	set_at<160, 4608>(result, dark_gauss_blur_1_rd10_res);
	hw_uint<16> dark_gauss_blur_1_rd11_res = dark_gauss_blur_1_rd11_select(dark, d0, d1, dynamic_address);
	set_at<176, 4608>(result, dark_gauss_blur_1_rd11_res);
	hw_uint<16> dark_gauss_blur_1_rd12_res = dark_gauss_blur_1_rd12_select(dark, d0, d1, dynamic_address);
	set_at<192, 4608>(result, dark_gauss_blur_1_rd12_res);
	hw_uint<16> dark_gauss_blur_1_rd13_res = dark_gauss_blur_1_rd13_select(dark, d0, d1, dynamic_address);
	set_at<208, 4608>(result, dark_gauss_blur_1_rd13_res);
	hw_uint<16> dark_gauss_blur_1_rd14_res = dark_gauss_blur_1_rd14_select(dark, d0, d1, dynamic_address);
	set_at<224, 4608>(result, dark_gauss_blur_1_rd14_res);
	hw_uint<16> dark_gauss_blur_1_rd15_res = dark_gauss_blur_1_rd15_select(dark, d0, d1, dynamic_address);
	set_at<240, 4608>(result, dark_gauss_blur_1_rd15_res);
	hw_uint<16> dark_gauss_blur_1_rd16_res = dark_gauss_blur_1_rd16_select(dark, d0, d1, dynamic_address);
	set_at<256, 4608>(result, dark_gauss_blur_1_rd16_res);
	hw_uint<16> dark_gauss_blur_1_rd17_res = dark_gauss_blur_1_rd17_select(dark, d0, d1, dynamic_address);
	set_at<272, 4608>(result, dark_gauss_blur_1_rd17_res);
	hw_uint<16> dark_gauss_blur_1_rd18_res = dark_gauss_blur_1_rd18_select(dark, d0, d1, dynamic_address);
	set_at<288, 4608>(result, dark_gauss_blur_1_rd18_res);
	hw_uint<16> dark_gauss_blur_1_rd19_res = dark_gauss_blur_1_rd19_select(dark, d0, d1, dynamic_address);
	set_at<304, 4608>(result, dark_gauss_blur_1_rd19_res);
	hw_uint<16> dark_gauss_blur_1_rd20_res = dark_gauss_blur_1_rd20_select(dark, d0, d1, dynamic_address);
	set_at<320, 4608>(result, dark_gauss_blur_1_rd20_res);
	hw_uint<16> dark_gauss_blur_1_rd21_res = dark_gauss_blur_1_rd21_select(dark, d0, d1, dynamic_address);
	set_at<336, 4608>(result, dark_gauss_blur_1_rd21_res);
	hw_uint<16> dark_gauss_blur_1_rd22_res = dark_gauss_blur_1_rd22_select(dark, d0, d1, dynamic_address);
	set_at<352, 4608>(result, dark_gauss_blur_1_rd22_res);
	hw_uint<16> dark_gauss_blur_1_rd23_res = dark_gauss_blur_1_rd23_select(dark, d0, d1, dynamic_address);
	set_at<368, 4608>(result, dark_gauss_blur_1_rd23_res);
	hw_uint<16> dark_gauss_blur_1_rd24_res = dark_gauss_blur_1_rd24_select(dark, d0, d1, dynamic_address);
	set_at<384, 4608>(result, dark_gauss_blur_1_rd24_res);
	hw_uint<16> dark_gauss_blur_1_rd25_res = dark_gauss_blur_1_rd25_select(dark, d0, d1, dynamic_address);
	set_at<400, 4608>(result, dark_gauss_blur_1_rd25_res);
	hw_uint<16> dark_gauss_blur_1_rd26_res = dark_gauss_blur_1_rd26_select(dark, d0, d1, dynamic_address);
	set_at<416, 4608>(result, dark_gauss_blur_1_rd26_res);
	hw_uint<16> dark_gauss_blur_1_rd27_res = dark_gauss_blur_1_rd27_select(dark, d0, d1, dynamic_address);
	set_at<432, 4608>(result, dark_gauss_blur_1_rd27_res);
	hw_uint<16> dark_gauss_blur_1_rd28_res = dark_gauss_blur_1_rd28_select(dark, d0, d1, dynamic_address);
	set_at<448, 4608>(result, dark_gauss_blur_1_rd28_res);
	hw_uint<16> dark_gauss_blur_1_rd29_res = dark_gauss_blur_1_rd29_select(dark, d0, d1, dynamic_address);
	set_at<464, 4608>(result, dark_gauss_blur_1_rd29_res);
	hw_uint<16> dark_gauss_blur_1_rd30_res = dark_gauss_blur_1_rd30_select(dark, d0, d1, dynamic_address);
	set_at<480, 4608>(result, dark_gauss_blur_1_rd30_res);
	hw_uint<16> dark_gauss_blur_1_rd31_res = dark_gauss_blur_1_rd31_select(dark, d0, d1, dynamic_address);
	set_at<496, 4608>(result, dark_gauss_blur_1_rd31_res);
	hw_uint<16> dark_gauss_blur_1_rd32_res = dark_gauss_blur_1_rd32_select(dark, d0, d1, dynamic_address);
	set_at<512, 4608>(result, dark_gauss_blur_1_rd32_res);
	hw_uint<16> dark_gauss_blur_1_rd33_res = dark_gauss_blur_1_rd33_select(dark, d0, d1, dynamic_address);
	set_at<528, 4608>(result, dark_gauss_blur_1_rd33_res);
	hw_uint<16> dark_gauss_blur_1_rd34_res = dark_gauss_blur_1_rd34_select(dark, d0, d1, dynamic_address);
	set_at<544, 4608>(result, dark_gauss_blur_1_rd34_res);
	hw_uint<16> dark_gauss_blur_1_rd35_res = dark_gauss_blur_1_rd35_select(dark, d0, d1, dynamic_address);
	set_at<560, 4608>(result, dark_gauss_blur_1_rd35_res);
	hw_uint<16> dark_gauss_blur_1_rd36_res = dark_gauss_blur_1_rd36_select(dark, d0, d1, dynamic_address);
	set_at<576, 4608>(result, dark_gauss_blur_1_rd36_res);
	hw_uint<16> dark_gauss_blur_1_rd37_res = dark_gauss_blur_1_rd37_select(dark, d0, d1, dynamic_address);
	set_at<592, 4608>(result, dark_gauss_blur_1_rd37_res);
	hw_uint<16> dark_gauss_blur_1_rd38_res = dark_gauss_blur_1_rd38_select(dark, d0, d1, dynamic_address);
	set_at<608, 4608>(result, dark_gauss_blur_1_rd38_res);
	hw_uint<16> dark_gauss_blur_1_rd39_res = dark_gauss_blur_1_rd39_select(dark, d0, d1, dynamic_address);
	set_at<624, 4608>(result, dark_gauss_blur_1_rd39_res);
	hw_uint<16> dark_gauss_blur_1_rd40_res = dark_gauss_blur_1_rd40_select(dark, d0, d1, dynamic_address);
	set_at<640, 4608>(result, dark_gauss_blur_1_rd40_res);
	hw_uint<16> dark_gauss_blur_1_rd41_res = dark_gauss_blur_1_rd41_select(dark, d0, d1, dynamic_address);
	set_at<656, 4608>(result, dark_gauss_blur_1_rd41_res);
	hw_uint<16> dark_gauss_blur_1_rd42_res = dark_gauss_blur_1_rd42_select(dark, d0, d1, dynamic_address);
	set_at<672, 4608>(result, dark_gauss_blur_1_rd42_res);
	hw_uint<16> dark_gauss_blur_1_rd43_res = dark_gauss_blur_1_rd43_select(dark, d0, d1, dynamic_address);
	set_at<688, 4608>(result, dark_gauss_blur_1_rd43_res);
	hw_uint<16> dark_gauss_blur_1_rd44_res = dark_gauss_blur_1_rd44_select(dark, d0, d1, dynamic_address);
	set_at<704, 4608>(result, dark_gauss_blur_1_rd44_res);
	hw_uint<16> dark_gauss_blur_1_rd45_res = dark_gauss_blur_1_rd45_select(dark, d0, d1, dynamic_address);
	set_at<720, 4608>(result, dark_gauss_blur_1_rd45_res);
	hw_uint<16> dark_gauss_blur_1_rd46_res = dark_gauss_blur_1_rd46_select(dark, d0, d1, dynamic_address);
	set_at<736, 4608>(result, dark_gauss_blur_1_rd46_res);
	hw_uint<16> dark_gauss_blur_1_rd47_res = dark_gauss_blur_1_rd47_select(dark, d0, d1, dynamic_address);
	set_at<752, 4608>(result, dark_gauss_blur_1_rd47_res);
	hw_uint<16> dark_gauss_blur_1_rd48_res = dark_gauss_blur_1_rd48_select(dark, d0, d1, dynamic_address);
	set_at<768, 4608>(result, dark_gauss_blur_1_rd48_res);
	hw_uint<16> dark_gauss_blur_1_rd49_res = dark_gauss_blur_1_rd49_select(dark, d0, d1, dynamic_address);
	set_at<784, 4608>(result, dark_gauss_blur_1_rd49_res);
	hw_uint<16> dark_gauss_blur_1_rd50_res = dark_gauss_blur_1_rd50_select(dark, d0, d1, dynamic_address);
	set_at<800, 4608>(result, dark_gauss_blur_1_rd50_res);
	hw_uint<16> dark_gauss_blur_1_rd51_res = dark_gauss_blur_1_rd51_select(dark, d0, d1, dynamic_address);
	set_at<816, 4608>(result, dark_gauss_blur_1_rd51_res);
	hw_uint<16> dark_gauss_blur_1_rd52_res = dark_gauss_blur_1_rd52_select(dark, d0, d1, dynamic_address);
	set_at<832, 4608>(result, dark_gauss_blur_1_rd52_res);
	hw_uint<16> dark_gauss_blur_1_rd53_res = dark_gauss_blur_1_rd53_select(dark, d0, d1, dynamic_address);
	set_at<848, 4608>(result, dark_gauss_blur_1_rd53_res);
	hw_uint<16> dark_gauss_blur_1_rd54_res = dark_gauss_blur_1_rd54_select(dark, d0, d1, dynamic_address);
	set_at<864, 4608>(result, dark_gauss_blur_1_rd54_res);
	hw_uint<16> dark_gauss_blur_1_rd55_res = dark_gauss_blur_1_rd55_select(dark, d0, d1, dynamic_address);
	set_at<880, 4608>(result, dark_gauss_blur_1_rd55_res);
	hw_uint<16> dark_gauss_blur_1_rd56_res = dark_gauss_blur_1_rd56_select(dark, d0, d1, dynamic_address);
	set_at<896, 4608>(result, dark_gauss_blur_1_rd56_res);
	hw_uint<16> dark_gauss_blur_1_rd57_res = dark_gauss_blur_1_rd57_select(dark, d0, d1, dynamic_address);
	set_at<912, 4608>(result, dark_gauss_blur_1_rd57_res);
	hw_uint<16> dark_gauss_blur_1_rd58_res = dark_gauss_blur_1_rd58_select(dark, d0, d1, dynamic_address);
	set_at<928, 4608>(result, dark_gauss_blur_1_rd58_res);
	hw_uint<16> dark_gauss_blur_1_rd59_res = dark_gauss_blur_1_rd59_select(dark, d0, d1, dynamic_address);
	set_at<944, 4608>(result, dark_gauss_blur_1_rd59_res);
	hw_uint<16> dark_gauss_blur_1_rd60_res = dark_gauss_blur_1_rd60_select(dark, d0, d1, dynamic_address);
	set_at<960, 4608>(result, dark_gauss_blur_1_rd60_res);
	hw_uint<16> dark_gauss_blur_1_rd61_res = dark_gauss_blur_1_rd61_select(dark, d0, d1, dynamic_address);
	set_at<976, 4608>(result, dark_gauss_blur_1_rd61_res);
	hw_uint<16> dark_gauss_blur_1_rd62_res = dark_gauss_blur_1_rd62_select(dark, d0, d1, dynamic_address);
	set_at<992, 4608>(result, dark_gauss_blur_1_rd62_res);
	hw_uint<16> dark_gauss_blur_1_rd63_res = dark_gauss_blur_1_rd63_select(dark, d0, d1, dynamic_address);
	set_at<1008, 4608>(result, dark_gauss_blur_1_rd63_res);
	hw_uint<16> dark_gauss_blur_1_rd64_res = dark_gauss_blur_1_rd64_select(dark, d0, d1, dynamic_address);
	set_at<1024, 4608>(result, dark_gauss_blur_1_rd64_res);
	hw_uint<16> dark_gauss_blur_1_rd65_res = dark_gauss_blur_1_rd65_select(dark, d0, d1, dynamic_address);
	set_at<1040, 4608>(result, dark_gauss_blur_1_rd65_res);
	hw_uint<16> dark_gauss_blur_1_rd66_res = dark_gauss_blur_1_rd66_select(dark, d0, d1, dynamic_address);
	set_at<1056, 4608>(result, dark_gauss_blur_1_rd66_res);
	hw_uint<16> dark_gauss_blur_1_rd67_res = dark_gauss_blur_1_rd67_select(dark, d0, d1, dynamic_address);
	set_at<1072, 4608>(result, dark_gauss_blur_1_rd67_res);
	hw_uint<16> dark_gauss_blur_1_rd68_res = dark_gauss_blur_1_rd68_select(dark, d0, d1, dynamic_address);
	set_at<1088, 4608>(result, dark_gauss_blur_1_rd68_res);
	hw_uint<16> dark_gauss_blur_1_rd69_res = dark_gauss_blur_1_rd69_select(dark, d0, d1, dynamic_address);
	set_at<1104, 4608>(result, dark_gauss_blur_1_rd69_res);
	hw_uint<16> dark_gauss_blur_1_rd70_res = dark_gauss_blur_1_rd70_select(dark, d0, d1, dynamic_address);
	set_at<1120, 4608>(result, dark_gauss_blur_1_rd70_res);
	hw_uint<16> dark_gauss_blur_1_rd71_res = dark_gauss_blur_1_rd71_select(dark, d0, d1, dynamic_address);
	set_at<1136, 4608>(result, dark_gauss_blur_1_rd71_res);
	hw_uint<16> dark_gauss_blur_1_rd72_res = dark_gauss_blur_1_rd72_select(dark, d0, d1, dynamic_address);
	set_at<1152, 4608>(result, dark_gauss_blur_1_rd72_res);
	hw_uint<16> dark_gauss_blur_1_rd73_res = dark_gauss_blur_1_rd73_select(dark, d0, d1, dynamic_address);
	set_at<1168, 4608>(result, dark_gauss_blur_1_rd73_res);
	hw_uint<16> dark_gauss_blur_1_rd74_res = dark_gauss_blur_1_rd74_select(dark, d0, d1, dynamic_address);
	set_at<1184, 4608>(result, dark_gauss_blur_1_rd74_res);
	hw_uint<16> dark_gauss_blur_1_rd75_res = dark_gauss_blur_1_rd75_select(dark, d0, d1, dynamic_address);
	set_at<1200, 4608>(result, dark_gauss_blur_1_rd75_res);
	hw_uint<16> dark_gauss_blur_1_rd76_res = dark_gauss_blur_1_rd76_select(dark, d0, d1, dynamic_address);
	set_at<1216, 4608>(result, dark_gauss_blur_1_rd76_res);
	hw_uint<16> dark_gauss_blur_1_rd77_res = dark_gauss_blur_1_rd77_select(dark, d0, d1, dynamic_address);
	set_at<1232, 4608>(result, dark_gauss_blur_1_rd77_res);
	hw_uint<16> dark_gauss_blur_1_rd78_res = dark_gauss_blur_1_rd78_select(dark, d0, d1, dynamic_address);
	set_at<1248, 4608>(result, dark_gauss_blur_1_rd78_res);
	hw_uint<16> dark_gauss_blur_1_rd79_res = dark_gauss_blur_1_rd79_select(dark, d0, d1, dynamic_address);
	set_at<1264, 4608>(result, dark_gauss_blur_1_rd79_res);
	hw_uint<16> dark_gauss_blur_1_rd80_res = dark_gauss_blur_1_rd80_select(dark, d0, d1, dynamic_address);
	set_at<1280, 4608>(result, dark_gauss_blur_1_rd80_res);
	hw_uint<16> dark_gauss_blur_1_rd81_res = dark_gauss_blur_1_rd81_select(dark, d0, d1, dynamic_address);
	set_at<1296, 4608>(result, dark_gauss_blur_1_rd81_res);
	hw_uint<16> dark_gauss_blur_1_rd82_res = dark_gauss_blur_1_rd82_select(dark, d0, d1, dynamic_address);
	set_at<1312, 4608>(result, dark_gauss_blur_1_rd82_res);
	hw_uint<16> dark_gauss_blur_1_rd83_res = dark_gauss_blur_1_rd83_select(dark, d0, d1, dynamic_address);
	set_at<1328, 4608>(result, dark_gauss_blur_1_rd83_res);
	hw_uint<16> dark_gauss_blur_1_rd84_res = dark_gauss_blur_1_rd84_select(dark, d0, d1, dynamic_address);
	set_at<1344, 4608>(result, dark_gauss_blur_1_rd84_res);
	hw_uint<16> dark_gauss_blur_1_rd85_res = dark_gauss_blur_1_rd85_select(dark, d0, d1, dynamic_address);
	set_at<1360, 4608>(result, dark_gauss_blur_1_rd85_res);
	hw_uint<16> dark_gauss_blur_1_rd86_res = dark_gauss_blur_1_rd86_select(dark, d0, d1, dynamic_address);
	set_at<1376, 4608>(result, dark_gauss_blur_1_rd86_res);
	hw_uint<16> dark_gauss_blur_1_rd87_res = dark_gauss_blur_1_rd87_select(dark, d0, d1, dynamic_address);
	set_at<1392, 4608>(result, dark_gauss_blur_1_rd87_res);
	hw_uint<16> dark_gauss_blur_1_rd88_res = dark_gauss_blur_1_rd88_select(dark, d0, d1, dynamic_address);
	set_at<1408, 4608>(result, dark_gauss_blur_1_rd88_res);
	hw_uint<16> dark_gauss_blur_1_rd89_res = dark_gauss_blur_1_rd89_select(dark, d0, d1, dynamic_address);
	set_at<1424, 4608>(result, dark_gauss_blur_1_rd89_res);
	hw_uint<16> dark_gauss_blur_1_rd90_res = dark_gauss_blur_1_rd90_select(dark, d0, d1, dynamic_address);
	set_at<1440, 4608>(result, dark_gauss_blur_1_rd90_res);
	hw_uint<16> dark_gauss_blur_1_rd91_res = dark_gauss_blur_1_rd91_select(dark, d0, d1, dynamic_address);
	set_at<1456, 4608>(result, dark_gauss_blur_1_rd91_res);
	hw_uint<16> dark_gauss_blur_1_rd92_res = dark_gauss_blur_1_rd92_select(dark, d0, d1, dynamic_address);
	set_at<1472, 4608>(result, dark_gauss_blur_1_rd92_res);
	hw_uint<16> dark_gauss_blur_1_rd93_res = dark_gauss_blur_1_rd93_select(dark, d0, d1, dynamic_address);
	set_at<1488, 4608>(result, dark_gauss_blur_1_rd93_res);
	hw_uint<16> dark_gauss_blur_1_rd94_res = dark_gauss_blur_1_rd94_select(dark, d0, d1, dynamic_address);
	set_at<1504, 4608>(result, dark_gauss_blur_1_rd94_res);
	hw_uint<16> dark_gauss_blur_1_rd95_res = dark_gauss_blur_1_rd95_select(dark, d0, d1, dynamic_address);
	set_at<1520, 4608>(result, dark_gauss_blur_1_rd95_res);
	hw_uint<16> dark_gauss_blur_1_rd96_res = dark_gauss_blur_1_rd96_select(dark, d0, d1, dynamic_address);
	set_at<1536, 4608>(result, dark_gauss_blur_1_rd96_res);
	hw_uint<16> dark_gauss_blur_1_rd97_res = dark_gauss_blur_1_rd97_select(dark, d0, d1, dynamic_address);
	set_at<1552, 4608>(result, dark_gauss_blur_1_rd97_res);
	hw_uint<16> dark_gauss_blur_1_rd98_res = dark_gauss_blur_1_rd98_select(dark, d0, d1, dynamic_address);
	set_at<1568, 4608>(result, dark_gauss_blur_1_rd98_res);
	hw_uint<16> dark_gauss_blur_1_rd99_res = dark_gauss_blur_1_rd99_select(dark, d0, d1, dynamic_address);
	set_at<1584, 4608>(result, dark_gauss_blur_1_rd99_res);
	hw_uint<16> dark_gauss_blur_1_rd100_res = dark_gauss_blur_1_rd100_select(dark, d0, d1, dynamic_address);
	set_at<1600, 4608>(result, dark_gauss_blur_1_rd100_res);
	hw_uint<16> dark_gauss_blur_1_rd101_res = dark_gauss_blur_1_rd101_select(dark, d0, d1, dynamic_address);
	set_at<1616, 4608>(result, dark_gauss_blur_1_rd101_res);
	hw_uint<16> dark_gauss_blur_1_rd102_res = dark_gauss_blur_1_rd102_select(dark, d0, d1, dynamic_address);
	set_at<1632, 4608>(result, dark_gauss_blur_1_rd102_res);
	hw_uint<16> dark_gauss_blur_1_rd103_res = dark_gauss_blur_1_rd103_select(dark, d0, d1, dynamic_address);
	set_at<1648, 4608>(result, dark_gauss_blur_1_rd103_res);
	hw_uint<16> dark_gauss_blur_1_rd104_res = dark_gauss_blur_1_rd104_select(dark, d0, d1, dynamic_address);
	set_at<1664, 4608>(result, dark_gauss_blur_1_rd104_res);
	hw_uint<16> dark_gauss_blur_1_rd105_res = dark_gauss_blur_1_rd105_select(dark, d0, d1, dynamic_address);
	set_at<1680, 4608>(result, dark_gauss_blur_1_rd105_res);
	hw_uint<16> dark_gauss_blur_1_rd106_res = dark_gauss_blur_1_rd106_select(dark, d0, d1, dynamic_address);
	set_at<1696, 4608>(result, dark_gauss_blur_1_rd106_res);
	hw_uint<16> dark_gauss_blur_1_rd107_res = dark_gauss_blur_1_rd107_select(dark, d0, d1, dynamic_address);
	set_at<1712, 4608>(result, dark_gauss_blur_1_rd107_res);
	hw_uint<16> dark_gauss_blur_1_rd108_res = dark_gauss_blur_1_rd108_select(dark, d0, d1, dynamic_address);
	set_at<1728, 4608>(result, dark_gauss_blur_1_rd108_res);
	hw_uint<16> dark_gauss_blur_1_rd109_res = dark_gauss_blur_1_rd109_select(dark, d0, d1, dynamic_address);
	set_at<1744, 4608>(result, dark_gauss_blur_1_rd109_res);
	hw_uint<16> dark_gauss_blur_1_rd110_res = dark_gauss_blur_1_rd110_select(dark, d0, d1, dynamic_address);
	set_at<1760, 4608>(result, dark_gauss_blur_1_rd110_res);
	hw_uint<16> dark_gauss_blur_1_rd111_res = dark_gauss_blur_1_rd111_select(dark, d0, d1, dynamic_address);
	set_at<1776, 4608>(result, dark_gauss_blur_1_rd111_res);
	hw_uint<16> dark_gauss_blur_1_rd112_res = dark_gauss_blur_1_rd112_select(dark, d0, d1, dynamic_address);
	set_at<1792, 4608>(result, dark_gauss_blur_1_rd112_res);
	hw_uint<16> dark_gauss_blur_1_rd113_res = dark_gauss_blur_1_rd113_select(dark, d0, d1, dynamic_address);
	set_at<1808, 4608>(result, dark_gauss_blur_1_rd113_res);
	hw_uint<16> dark_gauss_blur_1_rd114_res = dark_gauss_blur_1_rd114_select(dark, d0, d1, dynamic_address);
	set_at<1824, 4608>(result, dark_gauss_blur_1_rd114_res);
	hw_uint<16> dark_gauss_blur_1_rd115_res = dark_gauss_blur_1_rd115_select(dark, d0, d1, dynamic_address);
	set_at<1840, 4608>(result, dark_gauss_blur_1_rd115_res);
	hw_uint<16> dark_gauss_blur_1_rd116_res = dark_gauss_blur_1_rd116_select(dark, d0, d1, dynamic_address);
	set_at<1856, 4608>(result, dark_gauss_blur_1_rd116_res);
	hw_uint<16> dark_gauss_blur_1_rd117_res = dark_gauss_blur_1_rd117_select(dark, d0, d1, dynamic_address);
	set_at<1872, 4608>(result, dark_gauss_blur_1_rd117_res);
	hw_uint<16> dark_gauss_blur_1_rd118_res = dark_gauss_blur_1_rd118_select(dark, d0, d1, dynamic_address);
	set_at<1888, 4608>(result, dark_gauss_blur_1_rd118_res);
	hw_uint<16> dark_gauss_blur_1_rd119_res = dark_gauss_blur_1_rd119_select(dark, d0, d1, dynamic_address);
	set_at<1904, 4608>(result, dark_gauss_blur_1_rd119_res);
	hw_uint<16> dark_gauss_blur_1_rd120_res = dark_gauss_blur_1_rd120_select(dark, d0, d1, dynamic_address);
	set_at<1920, 4608>(result, dark_gauss_blur_1_rd120_res);
	hw_uint<16> dark_gauss_blur_1_rd121_res = dark_gauss_blur_1_rd121_select(dark, d0, d1, dynamic_address);
	set_at<1936, 4608>(result, dark_gauss_blur_1_rd121_res);
	hw_uint<16> dark_gauss_blur_1_rd122_res = dark_gauss_blur_1_rd122_select(dark, d0, d1, dynamic_address);
	set_at<1952, 4608>(result, dark_gauss_blur_1_rd122_res);
	hw_uint<16> dark_gauss_blur_1_rd123_res = dark_gauss_blur_1_rd123_select(dark, d0, d1, dynamic_address);
	set_at<1968, 4608>(result, dark_gauss_blur_1_rd123_res);
	hw_uint<16> dark_gauss_blur_1_rd124_res = dark_gauss_blur_1_rd124_select(dark, d0, d1, dynamic_address);
	set_at<1984, 4608>(result, dark_gauss_blur_1_rd124_res);
	hw_uint<16> dark_gauss_blur_1_rd125_res = dark_gauss_blur_1_rd125_select(dark, d0, d1, dynamic_address);
	set_at<2000, 4608>(result, dark_gauss_blur_1_rd125_res);
	hw_uint<16> dark_gauss_blur_1_rd126_res = dark_gauss_blur_1_rd126_select(dark, d0, d1, dynamic_address);
	set_at<2016, 4608>(result, dark_gauss_blur_1_rd126_res);
	hw_uint<16> dark_gauss_blur_1_rd127_res = dark_gauss_blur_1_rd127_select(dark, d0, d1, dynamic_address);
	set_at<2032, 4608>(result, dark_gauss_blur_1_rd127_res);
	hw_uint<16> dark_gauss_blur_1_rd128_res = dark_gauss_blur_1_rd128_select(dark, d0, d1, dynamic_address);
	set_at<2048, 4608>(result, dark_gauss_blur_1_rd128_res);
	hw_uint<16> dark_gauss_blur_1_rd129_res = dark_gauss_blur_1_rd129_select(dark, d0, d1, dynamic_address);
	set_at<2064, 4608>(result, dark_gauss_blur_1_rd129_res);
	hw_uint<16> dark_gauss_blur_1_rd130_res = dark_gauss_blur_1_rd130_select(dark, d0, d1, dynamic_address);
	set_at<2080, 4608>(result, dark_gauss_blur_1_rd130_res);
	hw_uint<16> dark_gauss_blur_1_rd131_res = dark_gauss_blur_1_rd131_select(dark, d0, d1, dynamic_address);
	set_at<2096, 4608>(result, dark_gauss_blur_1_rd131_res);
	hw_uint<16> dark_gauss_blur_1_rd132_res = dark_gauss_blur_1_rd132_select(dark, d0, d1, dynamic_address);
	set_at<2112, 4608>(result, dark_gauss_blur_1_rd132_res);
	hw_uint<16> dark_gauss_blur_1_rd133_res = dark_gauss_blur_1_rd133_select(dark, d0, d1, dynamic_address);
	set_at<2128, 4608>(result, dark_gauss_blur_1_rd133_res);
	hw_uint<16> dark_gauss_blur_1_rd134_res = dark_gauss_blur_1_rd134_select(dark, d0, d1, dynamic_address);
	set_at<2144, 4608>(result, dark_gauss_blur_1_rd134_res);
	hw_uint<16> dark_gauss_blur_1_rd135_res = dark_gauss_blur_1_rd135_select(dark, d0, d1, dynamic_address);
	set_at<2160, 4608>(result, dark_gauss_blur_1_rd135_res);
	hw_uint<16> dark_gauss_blur_1_rd136_res = dark_gauss_blur_1_rd136_select(dark, d0, d1, dynamic_address);
	set_at<2176, 4608>(result, dark_gauss_blur_1_rd136_res);
	hw_uint<16> dark_gauss_blur_1_rd137_res = dark_gauss_blur_1_rd137_select(dark, d0, d1, dynamic_address);
	set_at<2192, 4608>(result, dark_gauss_blur_1_rd137_res);
	hw_uint<16> dark_gauss_blur_1_rd138_res = dark_gauss_blur_1_rd138_select(dark, d0, d1, dynamic_address);
	set_at<2208, 4608>(result, dark_gauss_blur_1_rd138_res);
	hw_uint<16> dark_gauss_blur_1_rd139_res = dark_gauss_blur_1_rd139_select(dark, d0, d1, dynamic_address);
	set_at<2224, 4608>(result, dark_gauss_blur_1_rd139_res);
	hw_uint<16> dark_gauss_blur_1_rd140_res = dark_gauss_blur_1_rd140_select(dark, d0, d1, dynamic_address);
	set_at<2240, 4608>(result, dark_gauss_blur_1_rd140_res);
	hw_uint<16> dark_gauss_blur_1_rd141_res = dark_gauss_blur_1_rd141_select(dark, d0, d1, dynamic_address);
	set_at<2256, 4608>(result, dark_gauss_blur_1_rd141_res);
	hw_uint<16> dark_gauss_blur_1_rd142_res = dark_gauss_blur_1_rd142_select(dark, d0, d1, dynamic_address);
	set_at<2272, 4608>(result, dark_gauss_blur_1_rd142_res);
	hw_uint<16> dark_gauss_blur_1_rd143_res = dark_gauss_blur_1_rd143_select(dark, d0, d1, dynamic_address);
	set_at<2288, 4608>(result, dark_gauss_blur_1_rd143_res);
	hw_uint<16> dark_gauss_blur_1_rd144_res = dark_gauss_blur_1_rd144_select(dark, d0, d1, dynamic_address);
	set_at<2304, 4608>(result, dark_gauss_blur_1_rd144_res);
	hw_uint<16> dark_gauss_blur_1_rd145_res = dark_gauss_blur_1_rd145_select(dark, d0, d1, dynamic_address);
	set_at<2320, 4608>(result, dark_gauss_blur_1_rd145_res);
	hw_uint<16> dark_gauss_blur_1_rd146_res = dark_gauss_blur_1_rd146_select(dark, d0, d1, dynamic_address);
	set_at<2336, 4608>(result, dark_gauss_blur_1_rd146_res);
	hw_uint<16> dark_gauss_blur_1_rd147_res = dark_gauss_blur_1_rd147_select(dark, d0, d1, dynamic_address);
	set_at<2352, 4608>(result, dark_gauss_blur_1_rd147_res);
	hw_uint<16> dark_gauss_blur_1_rd148_res = dark_gauss_blur_1_rd148_select(dark, d0, d1, dynamic_address);
	set_at<2368, 4608>(result, dark_gauss_blur_1_rd148_res);
	hw_uint<16> dark_gauss_blur_1_rd149_res = dark_gauss_blur_1_rd149_select(dark, d0, d1, dynamic_address);
	set_at<2384, 4608>(result, dark_gauss_blur_1_rd149_res);
	hw_uint<16> dark_gauss_blur_1_rd150_res = dark_gauss_blur_1_rd150_select(dark, d0, d1, dynamic_address);
	set_at<2400, 4608>(result, dark_gauss_blur_1_rd150_res);
	hw_uint<16> dark_gauss_blur_1_rd151_res = dark_gauss_blur_1_rd151_select(dark, d0, d1, dynamic_address);
	set_at<2416, 4608>(result, dark_gauss_blur_1_rd151_res);
	hw_uint<16> dark_gauss_blur_1_rd152_res = dark_gauss_blur_1_rd152_select(dark, d0, d1, dynamic_address);
	set_at<2432, 4608>(result, dark_gauss_blur_1_rd152_res);
	hw_uint<16> dark_gauss_blur_1_rd153_res = dark_gauss_blur_1_rd153_select(dark, d0, d1, dynamic_address);
	set_at<2448, 4608>(result, dark_gauss_blur_1_rd153_res);
	hw_uint<16> dark_gauss_blur_1_rd154_res = dark_gauss_blur_1_rd154_select(dark, d0, d1, dynamic_address);
	set_at<2464, 4608>(result, dark_gauss_blur_1_rd154_res);
	hw_uint<16> dark_gauss_blur_1_rd155_res = dark_gauss_blur_1_rd155_select(dark, d0, d1, dynamic_address);
	set_at<2480, 4608>(result, dark_gauss_blur_1_rd155_res);
	hw_uint<16> dark_gauss_blur_1_rd156_res = dark_gauss_blur_1_rd156_select(dark, d0, d1, dynamic_address);
	set_at<2496, 4608>(result, dark_gauss_blur_1_rd156_res);
	hw_uint<16> dark_gauss_blur_1_rd157_res = dark_gauss_blur_1_rd157_select(dark, d0, d1, dynamic_address);
	set_at<2512, 4608>(result, dark_gauss_blur_1_rd157_res);
	hw_uint<16> dark_gauss_blur_1_rd158_res = dark_gauss_blur_1_rd158_select(dark, d0, d1, dynamic_address);
	set_at<2528, 4608>(result, dark_gauss_blur_1_rd158_res);
	hw_uint<16> dark_gauss_blur_1_rd159_res = dark_gauss_blur_1_rd159_select(dark, d0, d1, dynamic_address);
	set_at<2544, 4608>(result, dark_gauss_blur_1_rd159_res);
	hw_uint<16> dark_gauss_blur_1_rd160_res = dark_gauss_blur_1_rd160_select(dark, d0, d1, dynamic_address);
	set_at<2560, 4608>(result, dark_gauss_blur_1_rd160_res);
	hw_uint<16> dark_gauss_blur_1_rd161_res = dark_gauss_blur_1_rd161_select(dark, d0, d1, dynamic_address);
	set_at<2576, 4608>(result, dark_gauss_blur_1_rd161_res);
	hw_uint<16> dark_gauss_blur_1_rd162_res = dark_gauss_blur_1_rd162_select(dark, d0, d1, dynamic_address);
	set_at<2592, 4608>(result, dark_gauss_blur_1_rd162_res);
	hw_uint<16> dark_gauss_blur_1_rd163_res = dark_gauss_blur_1_rd163_select(dark, d0, d1, dynamic_address);
	set_at<2608, 4608>(result, dark_gauss_blur_1_rd163_res);
	hw_uint<16> dark_gauss_blur_1_rd164_res = dark_gauss_blur_1_rd164_select(dark, d0, d1, dynamic_address);
	set_at<2624, 4608>(result, dark_gauss_blur_1_rd164_res);
	hw_uint<16> dark_gauss_blur_1_rd165_res = dark_gauss_blur_1_rd165_select(dark, d0, d1, dynamic_address);
	set_at<2640, 4608>(result, dark_gauss_blur_1_rd165_res);
	hw_uint<16> dark_gauss_blur_1_rd166_res = dark_gauss_blur_1_rd166_select(dark, d0, d1, dynamic_address);
	set_at<2656, 4608>(result, dark_gauss_blur_1_rd166_res);
	hw_uint<16> dark_gauss_blur_1_rd167_res = dark_gauss_blur_1_rd167_select(dark, d0, d1, dynamic_address);
	set_at<2672, 4608>(result, dark_gauss_blur_1_rd167_res);
	hw_uint<16> dark_gauss_blur_1_rd168_res = dark_gauss_blur_1_rd168_select(dark, d0, d1, dynamic_address);
	set_at<2688, 4608>(result, dark_gauss_blur_1_rd168_res);
	hw_uint<16> dark_gauss_blur_1_rd169_res = dark_gauss_blur_1_rd169_select(dark, d0, d1, dynamic_address);
	set_at<2704, 4608>(result, dark_gauss_blur_1_rd169_res);
	hw_uint<16> dark_gauss_blur_1_rd170_res = dark_gauss_blur_1_rd170_select(dark, d0, d1, dynamic_address);
	set_at<2720, 4608>(result, dark_gauss_blur_1_rd170_res);
	hw_uint<16> dark_gauss_blur_1_rd171_res = dark_gauss_blur_1_rd171_select(dark, d0, d1, dynamic_address);
	set_at<2736, 4608>(result, dark_gauss_blur_1_rd171_res);
	hw_uint<16> dark_gauss_blur_1_rd172_res = dark_gauss_blur_1_rd172_select(dark, d0, d1, dynamic_address);
	set_at<2752, 4608>(result, dark_gauss_blur_1_rd172_res);
	hw_uint<16> dark_gauss_blur_1_rd173_res = dark_gauss_blur_1_rd173_select(dark, d0, d1, dynamic_address);
	set_at<2768, 4608>(result, dark_gauss_blur_1_rd173_res);
	hw_uint<16> dark_gauss_blur_1_rd174_res = dark_gauss_blur_1_rd174_select(dark, d0, d1, dynamic_address);
	set_at<2784, 4608>(result, dark_gauss_blur_1_rd174_res);
	hw_uint<16> dark_gauss_blur_1_rd175_res = dark_gauss_blur_1_rd175_select(dark, d0, d1, dynamic_address);
	set_at<2800, 4608>(result, dark_gauss_blur_1_rd175_res);
	hw_uint<16> dark_gauss_blur_1_rd176_res = dark_gauss_blur_1_rd176_select(dark, d0, d1, dynamic_address);
	set_at<2816, 4608>(result, dark_gauss_blur_1_rd176_res);
	hw_uint<16> dark_gauss_blur_1_rd177_res = dark_gauss_blur_1_rd177_select(dark, d0, d1, dynamic_address);
	set_at<2832, 4608>(result, dark_gauss_blur_1_rd177_res);
	hw_uint<16> dark_gauss_blur_1_rd178_res = dark_gauss_blur_1_rd178_select(dark, d0, d1, dynamic_address);
	set_at<2848, 4608>(result, dark_gauss_blur_1_rd178_res);
	hw_uint<16> dark_gauss_blur_1_rd179_res = dark_gauss_blur_1_rd179_select(dark, d0, d1, dynamic_address);
	set_at<2864, 4608>(result, dark_gauss_blur_1_rd179_res);
	hw_uint<16> dark_gauss_blur_1_rd180_res = dark_gauss_blur_1_rd180_select(dark, d0, d1, dynamic_address);
	set_at<2880, 4608>(result, dark_gauss_blur_1_rd180_res);
	hw_uint<16> dark_gauss_blur_1_rd181_res = dark_gauss_blur_1_rd181_select(dark, d0, d1, dynamic_address);
	set_at<2896, 4608>(result, dark_gauss_blur_1_rd181_res);
	hw_uint<16> dark_gauss_blur_1_rd182_res = dark_gauss_blur_1_rd182_select(dark, d0, d1, dynamic_address);
	set_at<2912, 4608>(result, dark_gauss_blur_1_rd182_res);
	hw_uint<16> dark_gauss_blur_1_rd183_res = dark_gauss_blur_1_rd183_select(dark, d0, d1, dynamic_address);
	set_at<2928, 4608>(result, dark_gauss_blur_1_rd183_res);
	hw_uint<16> dark_gauss_blur_1_rd184_res = dark_gauss_blur_1_rd184_select(dark, d0, d1, dynamic_address);
	set_at<2944, 4608>(result, dark_gauss_blur_1_rd184_res);
	hw_uint<16> dark_gauss_blur_1_rd185_res = dark_gauss_blur_1_rd185_select(dark, d0, d1, dynamic_address);
	set_at<2960, 4608>(result, dark_gauss_blur_1_rd185_res);
	hw_uint<16> dark_gauss_blur_1_rd186_res = dark_gauss_blur_1_rd186_select(dark, d0, d1, dynamic_address);
	set_at<2976, 4608>(result, dark_gauss_blur_1_rd186_res);
	hw_uint<16> dark_gauss_blur_1_rd187_res = dark_gauss_blur_1_rd187_select(dark, d0, d1, dynamic_address);
	set_at<2992, 4608>(result, dark_gauss_blur_1_rd187_res);
	hw_uint<16> dark_gauss_blur_1_rd188_res = dark_gauss_blur_1_rd188_select(dark, d0, d1, dynamic_address);
	set_at<3008, 4608>(result, dark_gauss_blur_1_rd188_res);
	hw_uint<16> dark_gauss_blur_1_rd189_res = dark_gauss_blur_1_rd189_select(dark, d0, d1, dynamic_address);
	set_at<3024, 4608>(result, dark_gauss_blur_1_rd189_res);
	hw_uint<16> dark_gauss_blur_1_rd190_res = dark_gauss_blur_1_rd190_select(dark, d0, d1, dynamic_address);
	set_at<3040, 4608>(result, dark_gauss_blur_1_rd190_res);
	hw_uint<16> dark_gauss_blur_1_rd191_res = dark_gauss_blur_1_rd191_select(dark, d0, d1, dynamic_address);
	set_at<3056, 4608>(result, dark_gauss_blur_1_rd191_res);
	hw_uint<16> dark_gauss_blur_1_rd192_res = dark_gauss_blur_1_rd192_select(dark, d0, d1, dynamic_address);
	set_at<3072, 4608>(result, dark_gauss_blur_1_rd192_res);
	hw_uint<16> dark_gauss_blur_1_rd193_res = dark_gauss_blur_1_rd193_select(dark, d0, d1, dynamic_address);
	set_at<3088, 4608>(result, dark_gauss_blur_1_rd193_res);
	hw_uint<16> dark_gauss_blur_1_rd194_res = dark_gauss_blur_1_rd194_select(dark, d0, d1, dynamic_address);
	set_at<3104, 4608>(result, dark_gauss_blur_1_rd194_res);
	hw_uint<16> dark_gauss_blur_1_rd195_res = dark_gauss_blur_1_rd195_select(dark, d0, d1, dynamic_address);
	set_at<3120, 4608>(result, dark_gauss_blur_1_rd195_res);
	hw_uint<16> dark_gauss_blur_1_rd196_res = dark_gauss_blur_1_rd196_select(dark, d0, d1, dynamic_address);
	set_at<3136, 4608>(result, dark_gauss_blur_1_rd196_res);
	hw_uint<16> dark_gauss_blur_1_rd197_res = dark_gauss_blur_1_rd197_select(dark, d0, d1, dynamic_address);
	set_at<3152, 4608>(result, dark_gauss_blur_1_rd197_res);
	hw_uint<16> dark_gauss_blur_1_rd198_res = dark_gauss_blur_1_rd198_select(dark, d0, d1, dynamic_address);
	set_at<3168, 4608>(result, dark_gauss_blur_1_rd198_res);
	hw_uint<16> dark_gauss_blur_1_rd199_res = dark_gauss_blur_1_rd199_select(dark, d0, d1, dynamic_address);
	set_at<3184, 4608>(result, dark_gauss_blur_1_rd199_res);
	hw_uint<16> dark_gauss_blur_1_rd200_res = dark_gauss_blur_1_rd200_select(dark, d0, d1, dynamic_address);
	set_at<3200, 4608>(result, dark_gauss_blur_1_rd200_res);
	hw_uint<16> dark_gauss_blur_1_rd201_res = dark_gauss_blur_1_rd201_select(dark, d0, d1, dynamic_address);
	set_at<3216, 4608>(result, dark_gauss_blur_1_rd201_res);
	hw_uint<16> dark_gauss_blur_1_rd202_res = dark_gauss_blur_1_rd202_select(dark, d0, d1, dynamic_address);
	set_at<3232, 4608>(result, dark_gauss_blur_1_rd202_res);
	hw_uint<16> dark_gauss_blur_1_rd203_res = dark_gauss_blur_1_rd203_select(dark, d0, d1, dynamic_address);
	set_at<3248, 4608>(result, dark_gauss_blur_1_rd203_res);
	hw_uint<16> dark_gauss_blur_1_rd204_res = dark_gauss_blur_1_rd204_select(dark, d0, d1, dynamic_address);
	set_at<3264, 4608>(result, dark_gauss_blur_1_rd204_res);
	hw_uint<16> dark_gauss_blur_1_rd205_res = dark_gauss_blur_1_rd205_select(dark, d0, d1, dynamic_address);
	set_at<3280, 4608>(result, dark_gauss_blur_1_rd205_res);
	hw_uint<16> dark_gauss_blur_1_rd206_res = dark_gauss_blur_1_rd206_select(dark, d0, d1, dynamic_address);
	set_at<3296, 4608>(result, dark_gauss_blur_1_rd206_res);
	hw_uint<16> dark_gauss_blur_1_rd207_res = dark_gauss_blur_1_rd207_select(dark, d0, d1, dynamic_address);
	set_at<3312, 4608>(result, dark_gauss_blur_1_rd207_res);
	hw_uint<16> dark_gauss_blur_1_rd208_res = dark_gauss_blur_1_rd208_select(dark, d0, d1, dynamic_address);
	set_at<3328, 4608>(result, dark_gauss_blur_1_rd208_res);
	hw_uint<16> dark_gauss_blur_1_rd209_res = dark_gauss_blur_1_rd209_select(dark, d0, d1, dynamic_address);
	set_at<3344, 4608>(result, dark_gauss_blur_1_rd209_res);
	hw_uint<16> dark_gauss_blur_1_rd210_res = dark_gauss_blur_1_rd210_select(dark, d0, d1, dynamic_address);
	set_at<3360, 4608>(result, dark_gauss_blur_1_rd210_res);
	hw_uint<16> dark_gauss_blur_1_rd211_res = dark_gauss_blur_1_rd211_select(dark, d0, d1, dynamic_address);
	set_at<3376, 4608>(result, dark_gauss_blur_1_rd211_res);
	hw_uint<16> dark_gauss_blur_1_rd212_res = dark_gauss_blur_1_rd212_select(dark, d0, d1, dynamic_address);
	set_at<3392, 4608>(result, dark_gauss_blur_1_rd212_res);
	hw_uint<16> dark_gauss_blur_1_rd213_res = dark_gauss_blur_1_rd213_select(dark, d0, d1, dynamic_address);
	set_at<3408, 4608>(result, dark_gauss_blur_1_rd213_res);
	hw_uint<16> dark_gauss_blur_1_rd214_res = dark_gauss_blur_1_rd214_select(dark, d0, d1, dynamic_address);
	set_at<3424, 4608>(result, dark_gauss_blur_1_rd214_res);
	hw_uint<16> dark_gauss_blur_1_rd215_res = dark_gauss_blur_1_rd215_select(dark, d0, d1, dynamic_address);
	set_at<3440, 4608>(result, dark_gauss_blur_1_rd215_res);
	hw_uint<16> dark_gauss_blur_1_rd216_res = dark_gauss_blur_1_rd216_select(dark, d0, d1, dynamic_address);
	set_at<3456, 4608>(result, dark_gauss_blur_1_rd216_res);
	hw_uint<16> dark_gauss_blur_1_rd217_res = dark_gauss_blur_1_rd217_select(dark, d0, d1, dynamic_address);
	set_at<3472, 4608>(result, dark_gauss_blur_1_rd217_res);
	hw_uint<16> dark_gauss_blur_1_rd218_res = dark_gauss_blur_1_rd218_select(dark, d0, d1, dynamic_address);
	set_at<3488, 4608>(result, dark_gauss_blur_1_rd218_res);
	hw_uint<16> dark_gauss_blur_1_rd219_res = dark_gauss_blur_1_rd219_select(dark, d0, d1, dynamic_address);
	set_at<3504, 4608>(result, dark_gauss_blur_1_rd219_res);
	hw_uint<16> dark_gauss_blur_1_rd220_res = dark_gauss_blur_1_rd220_select(dark, d0, d1, dynamic_address);
	set_at<3520, 4608>(result, dark_gauss_blur_1_rd220_res);
	hw_uint<16> dark_gauss_blur_1_rd221_res = dark_gauss_blur_1_rd221_select(dark, d0, d1, dynamic_address);
	set_at<3536, 4608>(result, dark_gauss_blur_1_rd221_res);
	hw_uint<16> dark_gauss_blur_1_rd222_res = dark_gauss_blur_1_rd222_select(dark, d0, d1, dynamic_address);
	set_at<3552, 4608>(result, dark_gauss_blur_1_rd222_res);
	hw_uint<16> dark_gauss_blur_1_rd223_res = dark_gauss_blur_1_rd223_select(dark, d0, d1, dynamic_address);
	set_at<3568, 4608>(result, dark_gauss_blur_1_rd223_res);
	hw_uint<16> dark_gauss_blur_1_rd224_res = dark_gauss_blur_1_rd224_select(dark, d0, d1, dynamic_address);
	set_at<3584, 4608>(result, dark_gauss_blur_1_rd224_res);
	hw_uint<16> dark_gauss_blur_1_rd225_res = dark_gauss_blur_1_rd225_select(dark, d0, d1, dynamic_address);
	set_at<3600, 4608>(result, dark_gauss_blur_1_rd225_res);
	hw_uint<16> dark_gauss_blur_1_rd226_res = dark_gauss_blur_1_rd226_select(dark, d0, d1, dynamic_address);
	set_at<3616, 4608>(result, dark_gauss_blur_1_rd226_res);
	hw_uint<16> dark_gauss_blur_1_rd227_res = dark_gauss_blur_1_rd227_select(dark, d0, d1, dynamic_address);
	set_at<3632, 4608>(result, dark_gauss_blur_1_rd227_res);
	hw_uint<16> dark_gauss_blur_1_rd228_res = dark_gauss_blur_1_rd228_select(dark, d0, d1, dynamic_address);
	set_at<3648, 4608>(result, dark_gauss_blur_1_rd228_res);
	hw_uint<16> dark_gauss_blur_1_rd229_res = dark_gauss_blur_1_rd229_select(dark, d0, d1, dynamic_address);
	set_at<3664, 4608>(result, dark_gauss_blur_1_rd229_res);
	hw_uint<16> dark_gauss_blur_1_rd230_res = dark_gauss_blur_1_rd230_select(dark, d0, d1, dynamic_address);
	set_at<3680, 4608>(result, dark_gauss_blur_1_rd230_res);
	hw_uint<16> dark_gauss_blur_1_rd231_res = dark_gauss_blur_1_rd231_select(dark, d0, d1, dynamic_address);
	set_at<3696, 4608>(result, dark_gauss_blur_1_rd231_res);
	hw_uint<16> dark_gauss_blur_1_rd232_res = dark_gauss_blur_1_rd232_select(dark, d0, d1, dynamic_address);
	set_at<3712, 4608>(result, dark_gauss_blur_1_rd232_res);
	hw_uint<16> dark_gauss_blur_1_rd233_res = dark_gauss_blur_1_rd233_select(dark, d0, d1, dynamic_address);
	set_at<3728, 4608>(result, dark_gauss_blur_1_rd233_res);
	hw_uint<16> dark_gauss_blur_1_rd234_res = dark_gauss_blur_1_rd234_select(dark, d0, d1, dynamic_address);
	set_at<3744, 4608>(result, dark_gauss_blur_1_rd234_res);
	hw_uint<16> dark_gauss_blur_1_rd235_res = dark_gauss_blur_1_rd235_select(dark, d0, d1, dynamic_address);
	set_at<3760, 4608>(result, dark_gauss_blur_1_rd235_res);
	hw_uint<16> dark_gauss_blur_1_rd236_res = dark_gauss_blur_1_rd236_select(dark, d0, d1, dynamic_address);
	set_at<3776, 4608>(result, dark_gauss_blur_1_rd236_res);
	hw_uint<16> dark_gauss_blur_1_rd237_res = dark_gauss_blur_1_rd237_select(dark, d0, d1, dynamic_address);
	set_at<3792, 4608>(result, dark_gauss_blur_1_rd237_res);
	hw_uint<16> dark_gauss_blur_1_rd238_res = dark_gauss_blur_1_rd238_select(dark, d0, d1, dynamic_address);
	set_at<3808, 4608>(result, dark_gauss_blur_1_rd238_res);
	hw_uint<16> dark_gauss_blur_1_rd239_res = dark_gauss_blur_1_rd239_select(dark, d0, d1, dynamic_address);
	set_at<3824, 4608>(result, dark_gauss_blur_1_rd239_res);
	hw_uint<16> dark_gauss_blur_1_rd240_res = dark_gauss_blur_1_rd240_select(dark, d0, d1, dynamic_address);
	set_at<3840, 4608>(result, dark_gauss_blur_1_rd240_res);
	hw_uint<16> dark_gauss_blur_1_rd241_res = dark_gauss_blur_1_rd241_select(dark, d0, d1, dynamic_address);
	set_at<3856, 4608>(result, dark_gauss_blur_1_rd241_res);
	hw_uint<16> dark_gauss_blur_1_rd242_res = dark_gauss_blur_1_rd242_select(dark, d0, d1, dynamic_address);
	set_at<3872, 4608>(result, dark_gauss_blur_1_rd242_res);
	hw_uint<16> dark_gauss_blur_1_rd243_res = dark_gauss_blur_1_rd243_select(dark, d0, d1, dynamic_address);
	set_at<3888, 4608>(result, dark_gauss_blur_1_rd243_res);
	hw_uint<16> dark_gauss_blur_1_rd244_res = dark_gauss_blur_1_rd244_select(dark, d0, d1, dynamic_address);
	set_at<3904, 4608>(result, dark_gauss_blur_1_rd244_res);
	hw_uint<16> dark_gauss_blur_1_rd245_res = dark_gauss_blur_1_rd245_select(dark, d0, d1, dynamic_address);
	set_at<3920, 4608>(result, dark_gauss_blur_1_rd245_res);
	hw_uint<16> dark_gauss_blur_1_rd246_res = dark_gauss_blur_1_rd246_select(dark, d0, d1, dynamic_address);
	set_at<3936, 4608>(result, dark_gauss_blur_1_rd246_res);
	hw_uint<16> dark_gauss_blur_1_rd247_res = dark_gauss_blur_1_rd247_select(dark, d0, d1, dynamic_address);
	set_at<3952, 4608>(result, dark_gauss_blur_1_rd247_res);
	hw_uint<16> dark_gauss_blur_1_rd248_res = dark_gauss_blur_1_rd248_select(dark, d0, d1, dynamic_address);
	set_at<3968, 4608>(result, dark_gauss_blur_1_rd248_res);
	hw_uint<16> dark_gauss_blur_1_rd249_res = dark_gauss_blur_1_rd249_select(dark, d0, d1, dynamic_address);
	set_at<3984, 4608>(result, dark_gauss_blur_1_rd249_res);
	hw_uint<16> dark_gauss_blur_1_rd250_res = dark_gauss_blur_1_rd250_select(dark, d0, d1, dynamic_address);
	set_at<4000, 4608>(result, dark_gauss_blur_1_rd250_res);
	hw_uint<16> dark_gauss_blur_1_rd251_res = dark_gauss_blur_1_rd251_select(dark, d0, d1, dynamic_address);
	set_at<4016, 4608>(result, dark_gauss_blur_1_rd251_res);
	hw_uint<16> dark_gauss_blur_1_rd252_res = dark_gauss_blur_1_rd252_select(dark, d0, d1, dynamic_address);
	set_at<4032, 4608>(result, dark_gauss_blur_1_rd252_res);
	hw_uint<16> dark_gauss_blur_1_rd253_res = dark_gauss_blur_1_rd253_select(dark, d0, d1, dynamic_address);
	set_at<4048, 4608>(result, dark_gauss_blur_1_rd253_res);
	hw_uint<16> dark_gauss_blur_1_rd254_res = dark_gauss_blur_1_rd254_select(dark, d0, d1, dynamic_address);
	set_at<4064, 4608>(result, dark_gauss_blur_1_rd254_res);
	hw_uint<16> dark_gauss_blur_1_rd255_res = dark_gauss_blur_1_rd255_select(dark, d0, d1, dynamic_address);
	set_at<4080, 4608>(result, dark_gauss_blur_1_rd255_res);
	hw_uint<16> dark_gauss_blur_1_rd256_res = dark_gauss_blur_1_rd256_select(dark, d0, d1, dynamic_address);
	set_at<4096, 4608>(result, dark_gauss_blur_1_rd256_res);
	hw_uint<16> dark_gauss_blur_1_rd257_res = dark_gauss_blur_1_rd257_select(dark, d0, d1, dynamic_address);
	set_at<4112, 4608>(result, dark_gauss_blur_1_rd257_res);
	hw_uint<16> dark_gauss_blur_1_rd258_res = dark_gauss_blur_1_rd258_select(dark, d0, d1, dynamic_address);
	set_at<4128, 4608>(result, dark_gauss_blur_1_rd258_res);
	hw_uint<16> dark_gauss_blur_1_rd259_res = dark_gauss_blur_1_rd259_select(dark, d0, d1, dynamic_address);
	set_at<4144, 4608>(result, dark_gauss_blur_1_rd259_res);
	hw_uint<16> dark_gauss_blur_1_rd260_res = dark_gauss_blur_1_rd260_select(dark, d0, d1, dynamic_address);
	set_at<4160, 4608>(result, dark_gauss_blur_1_rd260_res);
	hw_uint<16> dark_gauss_blur_1_rd261_res = dark_gauss_blur_1_rd261_select(dark, d0, d1, dynamic_address);
	set_at<4176, 4608>(result, dark_gauss_blur_1_rd261_res);
	hw_uint<16> dark_gauss_blur_1_rd262_res = dark_gauss_blur_1_rd262_select(dark, d0, d1, dynamic_address);
	set_at<4192, 4608>(result, dark_gauss_blur_1_rd262_res);
	hw_uint<16> dark_gauss_blur_1_rd263_res = dark_gauss_blur_1_rd263_select(dark, d0, d1, dynamic_address);
	set_at<4208, 4608>(result, dark_gauss_blur_1_rd263_res);
	hw_uint<16> dark_gauss_blur_1_rd264_res = dark_gauss_blur_1_rd264_select(dark, d0, d1, dynamic_address);
	set_at<4224, 4608>(result, dark_gauss_blur_1_rd264_res);
	hw_uint<16> dark_gauss_blur_1_rd265_res = dark_gauss_blur_1_rd265_select(dark, d0, d1, dynamic_address);
	set_at<4240, 4608>(result, dark_gauss_blur_1_rd265_res);
	hw_uint<16> dark_gauss_blur_1_rd266_res = dark_gauss_blur_1_rd266_select(dark, d0, d1, dynamic_address);
	set_at<4256, 4608>(result, dark_gauss_blur_1_rd266_res);
	hw_uint<16> dark_gauss_blur_1_rd267_res = dark_gauss_blur_1_rd267_select(dark, d0, d1, dynamic_address);
	set_at<4272, 4608>(result, dark_gauss_blur_1_rd267_res);
	hw_uint<16> dark_gauss_blur_1_rd268_res = dark_gauss_blur_1_rd268_select(dark, d0, d1, dynamic_address);
	set_at<4288, 4608>(result, dark_gauss_blur_1_rd268_res);
	hw_uint<16> dark_gauss_blur_1_rd269_res = dark_gauss_blur_1_rd269_select(dark, d0, d1, dynamic_address);
	set_at<4304, 4608>(result, dark_gauss_blur_1_rd269_res);
	hw_uint<16> dark_gauss_blur_1_rd270_res = dark_gauss_blur_1_rd270_select(dark, d0, d1, dynamic_address);
	set_at<4320, 4608>(result, dark_gauss_blur_1_rd270_res);
	hw_uint<16> dark_gauss_blur_1_rd271_res = dark_gauss_blur_1_rd271_select(dark, d0, d1, dynamic_address);
	set_at<4336, 4608>(result, dark_gauss_blur_1_rd271_res);
	hw_uint<16> dark_gauss_blur_1_rd272_res = dark_gauss_blur_1_rd272_select(dark, d0, d1, dynamic_address);
	set_at<4352, 4608>(result, dark_gauss_blur_1_rd272_res);
	hw_uint<16> dark_gauss_blur_1_rd273_res = dark_gauss_blur_1_rd273_select(dark, d0, d1, dynamic_address);
	set_at<4368, 4608>(result, dark_gauss_blur_1_rd273_res);
	hw_uint<16> dark_gauss_blur_1_rd274_res = dark_gauss_blur_1_rd274_select(dark, d0, d1, dynamic_address);
	set_at<4384, 4608>(result, dark_gauss_blur_1_rd274_res);
	hw_uint<16> dark_gauss_blur_1_rd275_res = dark_gauss_blur_1_rd275_select(dark, d0, d1, dynamic_address);
	set_at<4400, 4608>(result, dark_gauss_blur_1_rd275_res);
	hw_uint<16> dark_gauss_blur_1_rd276_res = dark_gauss_blur_1_rd276_select(dark, d0, d1, dynamic_address);
	set_at<4416, 4608>(result, dark_gauss_blur_1_rd276_res);
	hw_uint<16> dark_gauss_blur_1_rd277_res = dark_gauss_blur_1_rd277_select(dark, d0, d1, dynamic_address);
	set_at<4432, 4608>(result, dark_gauss_blur_1_rd277_res);
	hw_uint<16> dark_gauss_blur_1_rd278_res = dark_gauss_blur_1_rd278_select(dark, d0, d1, dynamic_address);
	set_at<4448, 4608>(result, dark_gauss_blur_1_rd278_res);
	hw_uint<16> dark_gauss_blur_1_rd279_res = dark_gauss_blur_1_rd279_select(dark, d0, d1, dynamic_address);
	set_at<4464, 4608>(result, dark_gauss_blur_1_rd279_res);
	hw_uint<16> dark_gauss_blur_1_rd280_res = dark_gauss_blur_1_rd280_select(dark, d0, d1, dynamic_address);
	set_at<4480, 4608>(result, dark_gauss_blur_1_rd280_res);
	hw_uint<16> dark_gauss_blur_1_rd281_res = dark_gauss_blur_1_rd281_select(dark, d0, d1, dynamic_address);
	set_at<4496, 4608>(result, dark_gauss_blur_1_rd281_res);
	hw_uint<16> dark_gauss_blur_1_rd282_res = dark_gauss_blur_1_rd282_select(dark, d0, d1, dynamic_address);
	set_at<4512, 4608>(result, dark_gauss_blur_1_rd282_res);
	hw_uint<16> dark_gauss_blur_1_rd283_res = dark_gauss_blur_1_rd283_select(dark, d0, d1, dynamic_address);
	set_at<4528, 4608>(result, dark_gauss_blur_1_rd283_res);
	hw_uint<16> dark_gauss_blur_1_rd284_res = dark_gauss_blur_1_rd284_select(dark, d0, d1, dynamic_address);
	set_at<4544, 4608>(result, dark_gauss_blur_1_rd284_res);
	hw_uint<16> dark_gauss_blur_1_rd285_res = dark_gauss_blur_1_rd285_select(dark, d0, d1, dynamic_address);
	set_at<4560, 4608>(result, dark_gauss_blur_1_rd285_res);
	hw_uint<16> dark_gauss_blur_1_rd286_res = dark_gauss_blur_1_rd286_select(dark, d0, d1, dynamic_address);
	set_at<4576, 4608>(result, dark_gauss_blur_1_rd286_res);
	hw_uint<16> dark_gauss_blur_1_rd287_res = dark_gauss_blur_1_rd287_select(dark, d0, d1, dynamic_address);
	set_at<4592, 4608>(result, dark_gauss_blur_1_rd287_res);
	return result;
}

// dark_laplace_diff_0_update_0_read
//	dark_laplace_diff_0_rd0
//	dark_laplace_diff_0_rd1
//	dark_laplace_diff_0_rd2
//	dark_laplace_diff_0_rd3
//	dark_laplace_diff_0_rd4
//	dark_laplace_diff_0_rd5
//	dark_laplace_diff_0_rd6
//	dark_laplace_diff_0_rd7
//	dark_laplace_diff_0_rd8
//	dark_laplace_diff_0_rd9
//	dark_laplace_diff_0_rd10
//	dark_laplace_diff_0_rd11
//	dark_laplace_diff_0_rd12
//	dark_laplace_diff_0_rd13
//	dark_laplace_diff_0_rd14
//	dark_laplace_diff_0_rd15
//	dark_laplace_diff_0_rd16
//	dark_laplace_diff_0_rd17
//	dark_laplace_diff_0_rd18
//	dark_laplace_diff_0_rd19
//	dark_laplace_diff_0_rd20
//	dark_laplace_diff_0_rd21
//	dark_laplace_diff_0_rd22
//	dark_laplace_diff_0_rd23
//	dark_laplace_diff_0_rd24
//	dark_laplace_diff_0_rd25
//	dark_laplace_diff_0_rd26
//	dark_laplace_diff_0_rd27
//	dark_laplace_diff_0_rd28
//	dark_laplace_diff_0_rd29
//	dark_laplace_diff_0_rd30
//	dark_laplace_diff_0_rd31
inline hw_uint<512> dark_dark_laplace_diff_0_update_0_read_bundle_read(dark_cache& dark, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_laplace_diff_0_rd0
    // dark_laplace_diff_0_rd1
    // dark_laplace_diff_0_rd2
    // dark_laplace_diff_0_rd3
    // dark_laplace_diff_0_rd4
    // dark_laplace_diff_0_rd5
    // dark_laplace_diff_0_rd6
    // dark_laplace_diff_0_rd7
    // dark_laplace_diff_0_rd8
    // dark_laplace_diff_0_rd9
    // dark_laplace_diff_0_rd10
    // dark_laplace_diff_0_rd11
    // dark_laplace_diff_0_rd12
    // dark_laplace_diff_0_rd13
    // dark_laplace_diff_0_rd14
    // dark_laplace_diff_0_rd15
    // dark_laplace_diff_0_rd16
    // dark_laplace_diff_0_rd17
    // dark_laplace_diff_0_rd18
    // dark_laplace_diff_0_rd19
    // dark_laplace_diff_0_rd20
    // dark_laplace_diff_0_rd21
    // dark_laplace_diff_0_rd22
    // dark_laplace_diff_0_rd23
    // dark_laplace_diff_0_rd24
    // dark_laplace_diff_0_rd25
    // dark_laplace_diff_0_rd26
    // dark_laplace_diff_0_rd27
    // dark_laplace_diff_0_rd28
    // dark_laplace_diff_0_rd29
    // dark_laplace_diff_0_rd30
    // dark_laplace_diff_0_rd31

	hw_uint<512> result;
	hw_uint<16> dark_laplace_diff_0_rd0_res = dark_laplace_diff_0_rd0_select(dark, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_laplace_diff_0_rd0_res);
	hw_uint<16> dark_laplace_diff_0_rd1_res = dark_laplace_diff_0_rd1_select(dark, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_laplace_diff_0_rd1_res);
	hw_uint<16> dark_laplace_diff_0_rd2_res = dark_laplace_diff_0_rd2_select(dark, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_laplace_diff_0_rd2_res);
	hw_uint<16> dark_laplace_diff_0_rd3_res = dark_laplace_diff_0_rd3_select(dark, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_laplace_diff_0_rd3_res);
	hw_uint<16> dark_laplace_diff_0_rd4_res = dark_laplace_diff_0_rd4_select(dark, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_laplace_diff_0_rd4_res);
	hw_uint<16> dark_laplace_diff_0_rd5_res = dark_laplace_diff_0_rd5_select(dark, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_laplace_diff_0_rd5_res);
	hw_uint<16> dark_laplace_diff_0_rd6_res = dark_laplace_diff_0_rd6_select(dark, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_laplace_diff_0_rd6_res);
	hw_uint<16> dark_laplace_diff_0_rd7_res = dark_laplace_diff_0_rd7_select(dark, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_laplace_diff_0_rd7_res);
	hw_uint<16> dark_laplace_diff_0_rd8_res = dark_laplace_diff_0_rd8_select(dark, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_laplace_diff_0_rd8_res);
	hw_uint<16> dark_laplace_diff_0_rd9_res = dark_laplace_diff_0_rd9_select(dark, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_laplace_diff_0_rd9_res);
	hw_uint<16> dark_laplace_diff_0_rd10_res = dark_laplace_diff_0_rd10_select(dark, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_laplace_diff_0_rd10_res);
	hw_uint<16> dark_laplace_diff_0_rd11_res = dark_laplace_diff_0_rd11_select(dark, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_laplace_diff_0_rd11_res);
	hw_uint<16> dark_laplace_diff_0_rd12_res = dark_laplace_diff_0_rd12_select(dark, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_laplace_diff_0_rd12_res);
	hw_uint<16> dark_laplace_diff_0_rd13_res = dark_laplace_diff_0_rd13_select(dark, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_laplace_diff_0_rd13_res);
	hw_uint<16> dark_laplace_diff_0_rd14_res = dark_laplace_diff_0_rd14_select(dark, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_laplace_diff_0_rd14_res);
	hw_uint<16> dark_laplace_diff_0_rd15_res = dark_laplace_diff_0_rd15_select(dark, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_laplace_diff_0_rd15_res);
	hw_uint<16> dark_laplace_diff_0_rd16_res = dark_laplace_diff_0_rd16_select(dark, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_laplace_diff_0_rd16_res);
	hw_uint<16> dark_laplace_diff_0_rd17_res = dark_laplace_diff_0_rd17_select(dark, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_laplace_diff_0_rd17_res);
	hw_uint<16> dark_laplace_diff_0_rd18_res = dark_laplace_diff_0_rd18_select(dark, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_laplace_diff_0_rd18_res);
	hw_uint<16> dark_laplace_diff_0_rd19_res = dark_laplace_diff_0_rd19_select(dark, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_laplace_diff_0_rd19_res);
	hw_uint<16> dark_laplace_diff_0_rd20_res = dark_laplace_diff_0_rd20_select(dark, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_laplace_diff_0_rd20_res);
	hw_uint<16> dark_laplace_diff_0_rd21_res = dark_laplace_diff_0_rd21_select(dark, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_laplace_diff_0_rd21_res);
	hw_uint<16> dark_laplace_diff_0_rd22_res = dark_laplace_diff_0_rd22_select(dark, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_laplace_diff_0_rd22_res);
	hw_uint<16> dark_laplace_diff_0_rd23_res = dark_laplace_diff_0_rd23_select(dark, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_laplace_diff_0_rd23_res);
	hw_uint<16> dark_laplace_diff_0_rd24_res = dark_laplace_diff_0_rd24_select(dark, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_laplace_diff_0_rd24_res);
	hw_uint<16> dark_laplace_diff_0_rd25_res = dark_laplace_diff_0_rd25_select(dark, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_laplace_diff_0_rd25_res);
	hw_uint<16> dark_laplace_diff_0_rd26_res = dark_laplace_diff_0_rd26_select(dark, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_laplace_diff_0_rd26_res);
	hw_uint<16> dark_laplace_diff_0_rd27_res = dark_laplace_diff_0_rd27_select(dark, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_laplace_diff_0_rd27_res);
	hw_uint<16> dark_laplace_diff_0_rd28_res = dark_laplace_diff_0_rd28_select(dark, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_laplace_diff_0_rd28_res);
	hw_uint<16> dark_laplace_diff_0_rd29_res = dark_laplace_diff_0_rd29_select(dark, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_laplace_diff_0_rd29_res);
	hw_uint<16> dark_laplace_diff_0_rd30_res = dark_laplace_diff_0_rd30_select(dark, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_laplace_diff_0_rd30_res);
	hw_uint<16> dark_laplace_diff_0_rd31_res = dark_laplace_diff_0_rd31_select(dark, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_laplace_diff_0_rd31_res);
	return result;
}

// dark_update_0_write
//	dark_dark_update_0_write0
//	dark_dark_update_0_write1
//	dark_dark_update_0_write2
//	dark_dark_update_0_write3
//	dark_dark_update_0_write4
//	dark_dark_update_0_write5
//	dark_dark_update_0_write6
//	dark_dark_update_0_write7
//	dark_dark_update_0_write8
//	dark_dark_update_0_write9
//	dark_dark_update_0_write10
//	dark_dark_update_0_write11
//	dark_dark_update_0_write12
//	dark_dark_update_0_write13
//	dark_dark_update_0_write14
//	dark_dark_update_0_write15
//	dark_dark_update_0_write16
//	dark_dark_update_0_write17
//	dark_dark_update_0_write18
//	dark_dark_update_0_write19
//	dark_dark_update_0_write20
//	dark_dark_update_0_write21
//	dark_dark_update_0_write22
//	dark_dark_update_0_write23
//	dark_dark_update_0_write24
//	dark_dark_update_0_write25
//	dark_dark_update_0_write26
//	dark_dark_update_0_write27
//	dark_dark_update_0_write28
//	dark_dark_update_0_write29
//	dark_dark_update_0_write30
//	dark_dark_update_0_write31
inline void dark_dark_update_0_write_bundle_write(hw_uint<512>& dark_update_0_write, dark_cache& dark, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_dark_update_0_write0_res = dark_update_0_write.extract<0, 15>();
	dark_dark_update_0_write0_write(dark_dark_update_0_write0_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write1_res = dark_update_0_write.extract<16, 31>();
	dark_dark_update_0_write1_write(dark_dark_update_0_write1_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write2_res = dark_update_0_write.extract<32, 47>();
	dark_dark_update_0_write2_write(dark_dark_update_0_write2_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write3_res = dark_update_0_write.extract<48, 63>();
	dark_dark_update_0_write3_write(dark_dark_update_0_write3_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write4_res = dark_update_0_write.extract<64, 79>();
	dark_dark_update_0_write4_write(dark_dark_update_0_write4_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write5_res = dark_update_0_write.extract<80, 95>();
	dark_dark_update_0_write5_write(dark_dark_update_0_write5_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write6_res = dark_update_0_write.extract<96, 111>();
	dark_dark_update_0_write6_write(dark_dark_update_0_write6_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write7_res = dark_update_0_write.extract<112, 127>();
	dark_dark_update_0_write7_write(dark_dark_update_0_write7_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write8_res = dark_update_0_write.extract<128, 143>();
	dark_dark_update_0_write8_write(dark_dark_update_0_write8_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write9_res = dark_update_0_write.extract<144, 159>();
	dark_dark_update_0_write9_write(dark_dark_update_0_write9_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write10_res = dark_update_0_write.extract<160, 175>();
	dark_dark_update_0_write10_write(dark_dark_update_0_write10_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write11_res = dark_update_0_write.extract<176, 191>();
	dark_dark_update_0_write11_write(dark_dark_update_0_write11_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write12_res = dark_update_0_write.extract<192, 207>();
	dark_dark_update_0_write12_write(dark_dark_update_0_write12_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write13_res = dark_update_0_write.extract<208, 223>();
	dark_dark_update_0_write13_write(dark_dark_update_0_write13_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write14_res = dark_update_0_write.extract<224, 239>();
	dark_dark_update_0_write14_write(dark_dark_update_0_write14_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write15_res = dark_update_0_write.extract<240, 255>();
	dark_dark_update_0_write15_write(dark_dark_update_0_write15_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write16_res = dark_update_0_write.extract<256, 271>();
	dark_dark_update_0_write16_write(dark_dark_update_0_write16_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write17_res = dark_update_0_write.extract<272, 287>();
	dark_dark_update_0_write17_write(dark_dark_update_0_write17_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write18_res = dark_update_0_write.extract<288, 303>();
	dark_dark_update_0_write18_write(dark_dark_update_0_write18_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write19_res = dark_update_0_write.extract<304, 319>();
	dark_dark_update_0_write19_write(dark_dark_update_0_write19_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write20_res = dark_update_0_write.extract<320, 335>();
	dark_dark_update_0_write20_write(dark_dark_update_0_write20_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write21_res = dark_update_0_write.extract<336, 351>();
	dark_dark_update_0_write21_write(dark_dark_update_0_write21_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write22_res = dark_update_0_write.extract<352, 367>();
	dark_dark_update_0_write22_write(dark_dark_update_0_write22_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write23_res = dark_update_0_write.extract<368, 383>();
	dark_dark_update_0_write23_write(dark_dark_update_0_write23_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write24_res = dark_update_0_write.extract<384, 399>();
	dark_dark_update_0_write24_write(dark_dark_update_0_write24_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write25_res = dark_update_0_write.extract<400, 415>();
	dark_dark_update_0_write25_write(dark_dark_update_0_write25_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write26_res = dark_update_0_write.extract<416, 431>();
	dark_dark_update_0_write26_write(dark_dark_update_0_write26_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write27_res = dark_update_0_write.extract<432, 447>();
	dark_dark_update_0_write27_write(dark_dark_update_0_write27_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write28_res = dark_update_0_write.extract<448, 463>();
	dark_dark_update_0_write28_write(dark_dark_update_0_write28_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write29_res = dark_update_0_write.extract<464, 479>();
	dark_dark_update_0_write29_write(dark_dark_update_0_write29_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write30_res = dark_update_0_write.extract<480, 495>();
	dark_dark_update_0_write30_write(dark_dark_update_0_write30_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write31_res = dark_update_0_write.extract<496, 511>();
	dark_dark_update_0_write31_write(dark_dark_update_0_write31_res, dark, d0, d1, dynamic_address);
}

// dark_weights_update_0_read
//	dark_weights_rd0
//	dark_weights_rd1
//	dark_weights_rd2
//	dark_weights_rd3
//	dark_weights_rd4
//	dark_weights_rd5
//	dark_weights_rd6
//	dark_weights_rd7
//	dark_weights_rd8
//	dark_weights_rd9
//	dark_weights_rd10
//	dark_weights_rd11
//	dark_weights_rd12
//	dark_weights_rd13
//	dark_weights_rd14
//	dark_weights_rd15
//	dark_weights_rd16
//	dark_weights_rd17
//	dark_weights_rd18
//	dark_weights_rd19
//	dark_weights_rd20
//	dark_weights_rd21
//	dark_weights_rd22
//	dark_weights_rd23
//	dark_weights_rd24
//	dark_weights_rd25
//	dark_weights_rd26
//	dark_weights_rd27
//	dark_weights_rd28
//	dark_weights_rd29
//	dark_weights_rd30
//	dark_weights_rd31
inline hw_uint<512> dark_dark_weights_update_0_read_bundle_read(dark_cache& dark, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_weights_rd0
    // dark_weights_rd1
    // dark_weights_rd2
    // dark_weights_rd3
    // dark_weights_rd4
    // dark_weights_rd5
    // dark_weights_rd6
    // dark_weights_rd7
    // dark_weights_rd8
    // dark_weights_rd9
    // dark_weights_rd10
    // dark_weights_rd11
    // dark_weights_rd12
    // dark_weights_rd13
    // dark_weights_rd14
    // dark_weights_rd15
    // dark_weights_rd16
    // dark_weights_rd17
    // dark_weights_rd18
    // dark_weights_rd19
    // dark_weights_rd20
    // dark_weights_rd21
    // dark_weights_rd22
    // dark_weights_rd23
    // dark_weights_rd24
    // dark_weights_rd25
    // dark_weights_rd26
    // dark_weights_rd27
    // dark_weights_rd28
    // dark_weights_rd29
    // dark_weights_rd30
    // dark_weights_rd31

	hw_uint<512> result;
	hw_uint<16> dark_weights_rd0_res = dark_weights_rd0_select(dark, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_weights_rd0_res);
	hw_uint<16> dark_weights_rd1_res = dark_weights_rd1_select(dark, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_weights_rd1_res);
	hw_uint<16> dark_weights_rd2_res = dark_weights_rd2_select(dark, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_weights_rd2_res);
	hw_uint<16> dark_weights_rd3_res = dark_weights_rd3_select(dark, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_weights_rd3_res);
	hw_uint<16> dark_weights_rd4_res = dark_weights_rd4_select(dark, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_weights_rd4_res);
	hw_uint<16> dark_weights_rd5_res = dark_weights_rd5_select(dark, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_weights_rd5_res);
	hw_uint<16> dark_weights_rd6_res = dark_weights_rd6_select(dark, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_weights_rd6_res);
	hw_uint<16> dark_weights_rd7_res = dark_weights_rd7_select(dark, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_weights_rd7_res);
	hw_uint<16> dark_weights_rd8_res = dark_weights_rd8_select(dark, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_weights_rd8_res);
	hw_uint<16> dark_weights_rd9_res = dark_weights_rd9_select(dark, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_weights_rd9_res);
	hw_uint<16> dark_weights_rd10_res = dark_weights_rd10_select(dark, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_weights_rd10_res);
	hw_uint<16> dark_weights_rd11_res = dark_weights_rd11_select(dark, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_weights_rd11_res);
	hw_uint<16> dark_weights_rd12_res = dark_weights_rd12_select(dark, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_weights_rd12_res);
	hw_uint<16> dark_weights_rd13_res = dark_weights_rd13_select(dark, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_weights_rd13_res);
	hw_uint<16> dark_weights_rd14_res = dark_weights_rd14_select(dark, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_weights_rd14_res);
	hw_uint<16> dark_weights_rd15_res = dark_weights_rd15_select(dark, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_weights_rd15_res);
	hw_uint<16> dark_weights_rd16_res = dark_weights_rd16_select(dark, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_weights_rd16_res);
	hw_uint<16> dark_weights_rd17_res = dark_weights_rd17_select(dark, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_weights_rd17_res);
	hw_uint<16> dark_weights_rd18_res = dark_weights_rd18_select(dark, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_weights_rd18_res);
	hw_uint<16> dark_weights_rd19_res = dark_weights_rd19_select(dark, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_weights_rd19_res);
	hw_uint<16> dark_weights_rd20_res = dark_weights_rd20_select(dark, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_weights_rd20_res);
	hw_uint<16> dark_weights_rd21_res = dark_weights_rd21_select(dark, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_weights_rd21_res);
	hw_uint<16> dark_weights_rd22_res = dark_weights_rd22_select(dark, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_weights_rd22_res);
	hw_uint<16> dark_weights_rd23_res = dark_weights_rd23_select(dark, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_weights_rd23_res);
	hw_uint<16> dark_weights_rd24_res = dark_weights_rd24_select(dark, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_weights_rd24_res);
	hw_uint<16> dark_weights_rd25_res = dark_weights_rd25_select(dark, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_weights_rd25_res);
	hw_uint<16> dark_weights_rd26_res = dark_weights_rd26_select(dark, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_weights_rd26_res);
	hw_uint<16> dark_weights_rd27_res = dark_weights_rd27_select(dark, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_weights_rd27_res);
	hw_uint<16> dark_weights_rd28_res = dark_weights_rd28_select(dark, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_weights_rd28_res);
	hw_uint<16> dark_weights_rd29_res = dark_weights_rd29_select(dark, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_weights_rd29_res);
	hw_uint<16> dark_weights_rd30_res = dark_weights_rd30_select(dark, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_weights_rd30_res);
	hw_uint<16> dark_weights_rd31_res = dark_weights_rd31_select(dark, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_weights_rd31_res);
	return result;
}

#include "hw_classes.h"

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_to_dark_gauss_ds_1_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_to_dark_gauss_ds_1_rd1_cache {
	// RAM Box: {[2, 1890], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_to_dark_gauss_ds_1_rd10_cache {
	// RAM Box: {[20, 1908], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_to_dark_gauss_ds_1_rd11_cache {
	// RAM Box: {[22, 1910], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_to_dark_gauss_ds_1_rd12_cache {
	// RAM Box: {[24, 1912], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_to_dark_gauss_ds_1_rd13_cache {
	// RAM Box: {[26, 1914], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_to_dark_gauss_ds_1_rd14_cache {
	// RAM Box: {[28, 1916], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_to_dark_gauss_ds_1_rd15_cache {
	// RAM Box: {[30, 1918], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_to_dark_gauss_ds_1_rd2_cache {
	// RAM Box: {[4, 1892], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_to_dark_gauss_ds_1_rd3_cache {
	// RAM Box: {[6, 1894], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_to_dark_gauss_ds_1_rd4_cache {
	// RAM Box: {[8, 1896], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_to_dark_gauss_ds_1_rd5_cache {
	// RAM Box: {[10, 1898], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_to_dark_gauss_ds_1_rd6_cache {
	// RAM Box: {[12, 1900], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_to_dark_gauss_ds_1_rd7_cache {
	// RAM Box: {[14, 1902], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_to_dark_gauss_ds_1_rd8_cache {
	// RAM Box: {[16, 1904], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_to_dark_gauss_ds_1_rd9_cache {
	// RAM Box: {[18, 1906], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_blur_1_cache {
  // # of banks: 16
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_to_dark_gauss_ds_1_rd0_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_to_dark_gauss_ds_1_rd0;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_to_dark_gauss_ds_1_rd1_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_to_dark_gauss_ds_1_rd1;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_to_dark_gauss_ds_1_rd10_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_to_dark_gauss_ds_1_rd10;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_to_dark_gauss_ds_1_rd11_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_to_dark_gauss_ds_1_rd11;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_to_dark_gauss_ds_1_rd12_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_to_dark_gauss_ds_1_rd12;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_to_dark_gauss_ds_1_rd13_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_to_dark_gauss_ds_1_rd13;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_to_dark_gauss_ds_1_rd14_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_to_dark_gauss_ds_1_rd14;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_to_dark_gauss_ds_1_rd15_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_to_dark_gauss_ds_1_rd15;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_to_dark_gauss_ds_1_rd2_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_to_dark_gauss_ds_1_rd2;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_to_dark_gauss_ds_1_rd3_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_to_dark_gauss_ds_1_rd3;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_to_dark_gauss_ds_1_rd4_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_to_dark_gauss_ds_1_rd4;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_to_dark_gauss_ds_1_rd5_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_to_dark_gauss_ds_1_rd5;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_to_dark_gauss_ds_1_rd6_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_to_dark_gauss_ds_1_rd6;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_to_dark_gauss_ds_1_rd7_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_to_dark_gauss_ds_1_rd7;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_to_dark_gauss_ds_1_rd8_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_to_dark_gauss_ds_1_rd8;
  dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_to_dark_gauss_ds_1_rd9_cache dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_to_dark_gauss_ds_1_rd9;
};



inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_to_dark_gauss_ds_1_rd0.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write1_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write1, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_to_dark_gauss_ds_1_rd5.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write11_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write11, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_to_dark_gauss_ds_1_rd6.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write13_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write13, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_to_dark_gauss_ds_1_rd7.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write15_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write15, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_to_dark_gauss_ds_1_rd8.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write17_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write17, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_to_dark_gauss_ds_1_rd9.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write19_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write19, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_to_dark_gauss_ds_1_rd1.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_to_dark_gauss_ds_1_rd10.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write21_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write21, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_to_dark_gauss_ds_1_rd11.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write23_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write23, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_to_dark_gauss_ds_1_rd12.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write25_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write25, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_to_dark_gauss_ds_1_rd13.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write27_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write27, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_to_dark_gauss_ds_1_rd14.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write29_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write29, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write3_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write3, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_to_dark_gauss_ds_1_rd15.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write31_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write31, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_to_dark_gauss_ds_1_rd2.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write5_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write5, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_to_dark_gauss_ds_1_rd3.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write7_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write7, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_to_dark_gauss_ds_1_rd4.push(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8);
}

inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write9_write(hw_uint<16>& dark_gauss_blur_1_dark_gauss_blur_1_update_0_write9, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline hw_uint<16> dark_gauss_ds_1_rd0_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd0 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_to_dark_gauss_ds_1_rd0.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd1_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd1 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[2 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_to_dark_gauss_ds_1_rd1.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd10_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd10 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[20 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_to_dark_gauss_ds_1_rd10.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd11_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd11 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[22 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_to_dark_gauss_ds_1_rd11.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd12_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd12 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[24 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_to_dark_gauss_ds_1_rd12.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd13_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd13 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[26 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_to_dark_gauss_ds_1_rd13.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd14_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd14 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[28 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_to_dark_gauss_ds_1_rd14.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd15_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd15 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[30 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_to_dark_gauss_ds_1_rd15.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd2_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd2 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[4 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_to_dark_gauss_ds_1_rd2.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd3_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd3 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[6 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_to_dark_gauss_ds_1_rd3.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd4_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd4 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[8 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_to_dark_gauss_ds_1_rd4.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd5_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd5 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[10 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_to_dark_gauss_ds_1_rd5.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd6_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd6 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[12 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_to_dark_gauss_ds_1_rd6.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd7_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd7 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[14 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_to_dark_gauss_ds_1_rd7.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd8_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd8 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[16 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_to_dark_gauss_ds_1_rd8.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_gauss_ds_1_rd9_select(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_gauss_ds_1_rd9 read pattern: { dark_gauss_ds_1_update_0[d0, d1] -> dark_gauss_blur_1[18 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18 = dark_gauss_blur_1.dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_to_dark_gauss_ds_1_rd9.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18;
  return 0;
}

// # of bundles = 2
// dark_gauss_blur_1_update_0_write
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write1
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write3
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write5
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write7
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write9
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write11
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write13
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write15
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write17
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write19
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write21
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write23
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write25
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write27
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write29
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30
//	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write31
inline void dark_gauss_blur_1_dark_gauss_blur_1_update_0_write_bundle_write(hw_uint<512>& dark_gauss_blur_1_update_0_write, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_res = dark_gauss_blur_1_update_0_write.extract<0, 15>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write0_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write1_res = dark_gauss_blur_1_update_0_write.extract<16, 31>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write1_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write1_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_res = dark_gauss_blur_1_update_0_write.extract<32, 47>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write2_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write3_res = dark_gauss_blur_1_update_0_write.extract<48, 63>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write3_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write3_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_res = dark_gauss_blur_1_update_0_write.extract<64, 79>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write4_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write5_res = dark_gauss_blur_1_update_0_write.extract<80, 95>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write5_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write5_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_res = dark_gauss_blur_1_update_0_write.extract<96, 111>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write6_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write7_res = dark_gauss_blur_1_update_0_write.extract<112, 127>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write7_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write7_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_res = dark_gauss_blur_1_update_0_write.extract<128, 143>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write8_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write9_res = dark_gauss_blur_1_update_0_write.extract<144, 159>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write9_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write9_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_res = dark_gauss_blur_1_update_0_write.extract<160, 175>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write10_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write11_res = dark_gauss_blur_1_update_0_write.extract<176, 191>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write11_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write11_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_res = dark_gauss_blur_1_update_0_write.extract<192, 207>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write12_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write13_res = dark_gauss_blur_1_update_0_write.extract<208, 223>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write13_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write13_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_res = dark_gauss_blur_1_update_0_write.extract<224, 239>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write14_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write15_res = dark_gauss_blur_1_update_0_write.extract<240, 255>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write15_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write15_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_res = dark_gauss_blur_1_update_0_write.extract<256, 271>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write16_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write17_res = dark_gauss_blur_1_update_0_write.extract<272, 287>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write17_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write17_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_res = dark_gauss_blur_1_update_0_write.extract<288, 303>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write18_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write19_res = dark_gauss_blur_1_update_0_write.extract<304, 319>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write19_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write19_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_res = dark_gauss_blur_1_update_0_write.extract<320, 335>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write20_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write21_res = dark_gauss_blur_1_update_0_write.extract<336, 351>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write21_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write21_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_res = dark_gauss_blur_1_update_0_write.extract<352, 367>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write22_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write23_res = dark_gauss_blur_1_update_0_write.extract<368, 383>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write23_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write23_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_res = dark_gauss_blur_1_update_0_write.extract<384, 399>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write24_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write25_res = dark_gauss_blur_1_update_0_write.extract<400, 415>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write25_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write25_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_res = dark_gauss_blur_1_update_0_write.extract<416, 431>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write26_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write27_res = dark_gauss_blur_1_update_0_write.extract<432, 447>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write27_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write27_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_res = dark_gauss_blur_1_update_0_write.extract<448, 463>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write28_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write29_res = dark_gauss_blur_1_update_0_write.extract<464, 479>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write29_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write29_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_res = dark_gauss_blur_1_update_0_write.extract<480, 495>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write30_res, dark_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_blur_1_dark_gauss_blur_1_update_0_write31_res = dark_gauss_blur_1_update_0_write.extract<496, 511>();
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write31_write(dark_gauss_blur_1_dark_gauss_blur_1_update_0_write31_res, dark_gauss_blur_1, d0, d1, dynamic_address);
}

// dark_gauss_ds_1_update_0_read
//	dark_gauss_ds_1_rd0
//	dark_gauss_ds_1_rd1
//	dark_gauss_ds_1_rd2
//	dark_gauss_ds_1_rd3
//	dark_gauss_ds_1_rd4
//	dark_gauss_ds_1_rd5
//	dark_gauss_ds_1_rd6
//	dark_gauss_ds_1_rd7
//	dark_gauss_ds_1_rd8
//	dark_gauss_ds_1_rd9
//	dark_gauss_ds_1_rd10
//	dark_gauss_ds_1_rd11
//	dark_gauss_ds_1_rd12
//	dark_gauss_ds_1_rd13
//	dark_gauss_ds_1_rd14
//	dark_gauss_ds_1_rd15
inline hw_uint<256> dark_gauss_blur_1_dark_gauss_ds_1_update_0_read_bundle_read(dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // dark_gauss_ds_1_rd0
    // dark_gauss_ds_1_rd1
    // dark_gauss_ds_1_rd2
    // dark_gauss_ds_1_rd3
    // dark_gauss_ds_1_rd4
    // dark_gauss_ds_1_rd5
    // dark_gauss_ds_1_rd6
    // dark_gauss_ds_1_rd7
    // dark_gauss_ds_1_rd8
    // dark_gauss_ds_1_rd9
    // dark_gauss_ds_1_rd10
    // dark_gauss_ds_1_rd11
    // dark_gauss_ds_1_rd12
    // dark_gauss_ds_1_rd13
    // dark_gauss_ds_1_rd14
    // dark_gauss_ds_1_rd15

	hw_uint<256> result;
	hw_uint<16> dark_gauss_ds_1_rd0_res = dark_gauss_ds_1_rd0_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<0, 256>(result, dark_gauss_ds_1_rd0_res);
	hw_uint<16> dark_gauss_ds_1_rd1_res = dark_gauss_ds_1_rd1_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<16, 256>(result, dark_gauss_ds_1_rd1_res);
	hw_uint<16> dark_gauss_ds_1_rd2_res = dark_gauss_ds_1_rd2_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<32, 256>(result, dark_gauss_ds_1_rd2_res);
	hw_uint<16> dark_gauss_ds_1_rd3_res = dark_gauss_ds_1_rd3_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<48, 256>(result, dark_gauss_ds_1_rd3_res);
	hw_uint<16> dark_gauss_ds_1_rd4_res = dark_gauss_ds_1_rd4_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<64, 256>(result, dark_gauss_ds_1_rd4_res);
	hw_uint<16> dark_gauss_ds_1_rd5_res = dark_gauss_ds_1_rd5_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<80, 256>(result, dark_gauss_ds_1_rd5_res);
	hw_uint<16> dark_gauss_ds_1_rd6_res = dark_gauss_ds_1_rd6_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<96, 256>(result, dark_gauss_ds_1_rd6_res);
	hw_uint<16> dark_gauss_ds_1_rd7_res = dark_gauss_ds_1_rd7_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<112, 256>(result, dark_gauss_ds_1_rd7_res);
	hw_uint<16> dark_gauss_ds_1_rd8_res = dark_gauss_ds_1_rd8_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<128, 256>(result, dark_gauss_ds_1_rd8_res);
	hw_uint<16> dark_gauss_ds_1_rd9_res = dark_gauss_ds_1_rd9_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<144, 256>(result, dark_gauss_ds_1_rd9_res);
	hw_uint<16> dark_gauss_ds_1_rd10_res = dark_gauss_ds_1_rd10_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<160, 256>(result, dark_gauss_ds_1_rd10_res);
	hw_uint<16> dark_gauss_ds_1_rd11_res = dark_gauss_ds_1_rd11_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<176, 256>(result, dark_gauss_ds_1_rd11_res);
	hw_uint<16> dark_gauss_ds_1_rd12_res = dark_gauss_ds_1_rd12_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<192, 256>(result, dark_gauss_ds_1_rd12_res);
	hw_uint<16> dark_gauss_ds_1_rd13_res = dark_gauss_ds_1_rd13_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<208, 256>(result, dark_gauss_ds_1_rd13_res);
	hw_uint<16> dark_gauss_ds_1_rd14_res = dark_gauss_ds_1_rd14_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<224, 256>(result, dark_gauss_ds_1_rd14_res);
	hw_uint<16> dark_gauss_ds_1_rd15_res = dark_gauss_ds_1_rd15_select(dark_gauss_blur_1, d0, d1, dynamic_address);
	set_at<240, 256>(result, dark_gauss_ds_1_rd15_res);
	return result;
}

#include "hw_classes.h"

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd0_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd1_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd10_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd11_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd12_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd13_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd14_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd15_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd16_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd17_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd18_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd19_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd2_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd20_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd21_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd22_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd23_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd24_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd25_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd26_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd27_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd28_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd29_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd3_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd30_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd31_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd4_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd5_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd6_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd7_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd8_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd9_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_fused_level_1_rd0_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_fused_level_1_rd1_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_fused_level_1_rd10_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_fused_level_1_rd11_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_fused_level_1_rd12_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_fused_level_1_rd13_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_fused_level_1_rd14_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_fused_level_1_rd15_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_fused_level_1_rd2_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_fused_level_1_rd3_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_fused_level_1_rd4_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_fused_level_1_rd5_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_fused_level_1_rd6_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_fused_level_1_rd7_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_fused_level_1_rd8_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_fused_level_1_rd9_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_gauss_ds_1_cache {
  // # of banks: 48
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd0_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd0;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd1_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd1;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd10_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd10;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd11_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd11;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd12_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd12;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd13_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd13;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd14_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd14;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd15_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd15;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd16_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd16;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd17_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd17;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd18_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd18;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd19_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd19;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd2_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd2;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd20_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd20;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd21_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd21;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd22_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd22;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd23_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd23;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd24_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd24;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd25_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd25;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd26_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd26;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd27_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd27;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd28_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd28;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd29_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd29;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd3_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd3;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd30_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd30;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd31_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd31;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd4_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd4;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd5_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd5;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd6_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd6;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd7_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd7;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd8_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd8;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd9_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd9;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_fused_level_1_rd0_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_fused_level_1_rd0;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_fused_level_1_rd1_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_fused_level_1_rd1;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_fused_level_1_rd10_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_fused_level_1_rd10;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_fused_level_1_rd11_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_fused_level_1_rd11;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_fused_level_1_rd12_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_fused_level_1_rd12;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_fused_level_1_rd13_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_fused_level_1_rd13;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_fused_level_1_rd14_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_fused_level_1_rd14;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_fused_level_1_rd15_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_fused_level_1_rd15;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_fused_level_1_rd2_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_fused_level_1_rd2;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_fused_level_1_rd3_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_fused_level_1_rd3;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_fused_level_1_rd4_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_fused_level_1_rd4;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_fused_level_1_rd5_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_fused_level_1_rd5;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_fused_level_1_rd6_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_fused_level_1_rd6;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_fused_level_1_rd7_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_fused_level_1_rd7;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_fused_level_1_rd8_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_fused_level_1_rd8;
  dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_fused_level_1_rd9_cache dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_fused_level_1_rd9;
};



inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd0.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd1.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_fused_level_1_rd0.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd2.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd3.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_fused_level_1_rd1.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd20.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd21.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_fused_level_1_rd10.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd22.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd23.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_fused_level_1_rd11.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd24.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd25.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_fused_level_1_rd12.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd26.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd27.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_fused_level_1_rd13.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd28.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd29.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_fused_level_1_rd14.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd30.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd31.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_fused_level_1_rd15.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd4.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd5.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_fused_level_1_rd2.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd6.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd7.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_fused_level_1_rd3.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd8.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd9.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_fused_level_1_rd4.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd10.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd11.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_fused_level_1_rd5.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd12.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd13.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_fused_level_1_rd6.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd14.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd15.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_fused_level_1_rd7.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd16.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd17.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_fused_level_1_rd8.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8);
}

inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_write(hw_uint<16>& dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd18.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd19.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9);
  dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_fused_level_1_rd9.push(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9);
}

inline hw_uint<16> dark_laplace_us_0_rd0_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd0 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd0.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd1_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd1 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_dark_laplace_us_0_rd1.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd10_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd10 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[5 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd10.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd11_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd11 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[5 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_dark_laplace_us_0_rd11.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd12_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd12 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[6 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd12.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd13_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd13 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[6 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_dark_laplace_us_0_rd13.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd14_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd14 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[7 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd14.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd15_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd15 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[7 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_dark_laplace_us_0_rd15.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd16_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd16 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[8 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd16.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd17_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd17 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[8 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_dark_laplace_us_0_rd17.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd18_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd18 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[9 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd18.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd19_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd19 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[9 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_dark_laplace_us_0_rd19.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd2_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd2 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[1 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd2.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd20_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd20 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[10 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd20.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd21_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd21 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[10 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_dark_laplace_us_0_rd21.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd22_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd22 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[11 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd22.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd23_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd23 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[11 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_dark_laplace_us_0_rd23.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd24_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd24 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[12 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd24.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd25_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd25 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[12 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_dark_laplace_us_0_rd25.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd26_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd26 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[13 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd26.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd27_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd27 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[13 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_dark_laplace_us_0_rd27.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd28_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd28 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[14 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd28.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd29_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd29 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[14 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_dark_laplace_us_0_rd29.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd3_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd3 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[1 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_dark_laplace_us_0_rd3.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd30_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd30 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[15 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd30.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd31_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd31 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[15 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_dark_laplace_us_0_rd31.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd4_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd4 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[2 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd4.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd5_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd5 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[2 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_dark_laplace_us_0_rd5.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd6_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd6 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[3 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd6.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd7_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd7 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[3 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_dark_laplace_us_0_rd7.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd8_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd8 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[4 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd8.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_laplace_us_0_rd9_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_us_0_rd9 read pattern: { dark_laplace_us_0_update_0[d0, d1] -> dark_gauss_ds_1[4 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_dark_laplace_us_0_rd9.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_1_rd0_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd0 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_to_fused_level_1_rd0.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_1_rd1_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd1 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[1 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_to_fused_level_1_rd1.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_1_rd10_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd10 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[10 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_to_fused_level_1_rd10.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_1_rd11_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd11 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[11 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_to_fused_level_1_rd11.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_1_rd12_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd12 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[12 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_to_fused_level_1_rd12.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_1_rd13_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd13 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[13 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_to_fused_level_1_rd13.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_1_rd14_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd14 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[14 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_to_fused_level_1_rd14.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_1_rd15_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd15 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[15 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_to_fused_level_1_rd15.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_1_rd2_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd2 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[2 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_to_fused_level_1_rd2.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_1_rd3_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd3 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[3 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_to_fused_level_1_rd3.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_1_rd4_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd4 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[4 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_to_fused_level_1_rd4.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_1_rd5_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd5 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[5 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_to_fused_level_1_rd5.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_1_rd6_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd6 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[6 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_to_fused_level_1_rd6.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_1_rd7_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd7 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[7 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_to_fused_level_1_rd7.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_1_rd8_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd8 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[8 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_to_fused_level_1_rd8.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_1_rd9_select(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd9 read pattern: { fused_level_1_update_0[d0, d1] -> dark_gauss_ds_1[9 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9 = dark_gauss_ds_1.dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_to_fused_level_1_rd9.peek(/* one reader or all rams */ 0);
  return value_dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9;
  return 0;
}

// # of bundles = 3
// dark_gauss_ds_1_update_0_write
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14
//	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15
inline void dark_gauss_ds_1_dark_gauss_ds_1_update_0_write_bundle_write(hw_uint<256>& dark_gauss_ds_1_update_0_write, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_res = dark_gauss_ds_1_update_0_write.extract<0, 15>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write0_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_res = dark_gauss_ds_1_update_0_write.extract<16, 31>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write1_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_res = dark_gauss_ds_1_update_0_write.extract<32, 47>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write2_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_res = dark_gauss_ds_1_update_0_write.extract<48, 63>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write3_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_res = dark_gauss_ds_1_update_0_write.extract<64, 79>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write4_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_res = dark_gauss_ds_1_update_0_write.extract<80, 95>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write5_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_res = dark_gauss_ds_1_update_0_write.extract<96, 111>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write6_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_res = dark_gauss_ds_1_update_0_write.extract<112, 127>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write7_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_res = dark_gauss_ds_1_update_0_write.extract<128, 143>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write8_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_res = dark_gauss_ds_1_update_0_write.extract<144, 159>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write9_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_res = dark_gauss_ds_1_update_0_write.extract<160, 175>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write10_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_res = dark_gauss_ds_1_update_0_write.extract<176, 191>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write11_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_res = dark_gauss_ds_1_update_0_write.extract<192, 207>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write12_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_res = dark_gauss_ds_1_update_0_write.extract<208, 223>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write13_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_res = dark_gauss_ds_1_update_0_write.extract<224, 239>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write14_res, dark_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_res = dark_gauss_ds_1_update_0_write.extract<240, 255>();
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_write(dark_gauss_ds_1_dark_gauss_ds_1_update_0_write15_res, dark_gauss_ds_1, d0, d1, dynamic_address);
}

// dark_laplace_us_0_update_0_read
//	dark_laplace_us_0_rd0
//	dark_laplace_us_0_rd1
//	dark_laplace_us_0_rd2
//	dark_laplace_us_0_rd3
//	dark_laplace_us_0_rd4
//	dark_laplace_us_0_rd5
//	dark_laplace_us_0_rd6
//	dark_laplace_us_0_rd7
//	dark_laplace_us_0_rd8
//	dark_laplace_us_0_rd9
//	dark_laplace_us_0_rd10
//	dark_laplace_us_0_rd11
//	dark_laplace_us_0_rd12
//	dark_laplace_us_0_rd13
//	dark_laplace_us_0_rd14
//	dark_laplace_us_0_rd15
//	dark_laplace_us_0_rd16
//	dark_laplace_us_0_rd17
//	dark_laplace_us_0_rd18
//	dark_laplace_us_0_rd19
//	dark_laplace_us_0_rd20
//	dark_laplace_us_0_rd21
//	dark_laplace_us_0_rd22
//	dark_laplace_us_0_rd23
//	dark_laplace_us_0_rd24
//	dark_laplace_us_0_rd25
//	dark_laplace_us_0_rd26
//	dark_laplace_us_0_rd27
//	dark_laplace_us_0_rd28
//	dark_laplace_us_0_rd29
//	dark_laplace_us_0_rd30
//	dark_laplace_us_0_rd31
inline hw_uint<512> dark_gauss_ds_1_dark_laplace_us_0_update_0_read_bundle_read(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_laplace_us_0_rd0
    // dark_laplace_us_0_rd1
    // dark_laplace_us_0_rd2
    // dark_laplace_us_0_rd3
    // dark_laplace_us_0_rd4
    // dark_laplace_us_0_rd5
    // dark_laplace_us_0_rd6
    // dark_laplace_us_0_rd7
    // dark_laplace_us_0_rd8
    // dark_laplace_us_0_rd9
    // dark_laplace_us_0_rd10
    // dark_laplace_us_0_rd11
    // dark_laplace_us_0_rd12
    // dark_laplace_us_0_rd13
    // dark_laplace_us_0_rd14
    // dark_laplace_us_0_rd15
    // dark_laplace_us_0_rd16
    // dark_laplace_us_0_rd17
    // dark_laplace_us_0_rd18
    // dark_laplace_us_0_rd19
    // dark_laplace_us_0_rd20
    // dark_laplace_us_0_rd21
    // dark_laplace_us_0_rd22
    // dark_laplace_us_0_rd23
    // dark_laplace_us_0_rd24
    // dark_laplace_us_0_rd25
    // dark_laplace_us_0_rd26
    // dark_laplace_us_0_rd27
    // dark_laplace_us_0_rd28
    // dark_laplace_us_0_rd29
    // dark_laplace_us_0_rd30
    // dark_laplace_us_0_rd31

	hw_uint<512> result;
	hw_uint<16> dark_laplace_us_0_rd0_res = dark_laplace_us_0_rd0_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_laplace_us_0_rd0_res);
	hw_uint<16> dark_laplace_us_0_rd1_res = dark_laplace_us_0_rd1_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_laplace_us_0_rd1_res);
	hw_uint<16> dark_laplace_us_0_rd2_res = dark_laplace_us_0_rd2_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_laplace_us_0_rd2_res);
	hw_uint<16> dark_laplace_us_0_rd3_res = dark_laplace_us_0_rd3_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_laplace_us_0_rd3_res);
	hw_uint<16> dark_laplace_us_0_rd4_res = dark_laplace_us_0_rd4_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_laplace_us_0_rd4_res);
	hw_uint<16> dark_laplace_us_0_rd5_res = dark_laplace_us_0_rd5_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_laplace_us_0_rd5_res);
	hw_uint<16> dark_laplace_us_0_rd6_res = dark_laplace_us_0_rd6_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_laplace_us_0_rd6_res);
	hw_uint<16> dark_laplace_us_0_rd7_res = dark_laplace_us_0_rd7_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_laplace_us_0_rd7_res);
	hw_uint<16> dark_laplace_us_0_rd8_res = dark_laplace_us_0_rd8_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_laplace_us_0_rd8_res);
	hw_uint<16> dark_laplace_us_0_rd9_res = dark_laplace_us_0_rd9_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_laplace_us_0_rd9_res);
	hw_uint<16> dark_laplace_us_0_rd10_res = dark_laplace_us_0_rd10_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_laplace_us_0_rd10_res);
	hw_uint<16> dark_laplace_us_0_rd11_res = dark_laplace_us_0_rd11_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_laplace_us_0_rd11_res);
	hw_uint<16> dark_laplace_us_0_rd12_res = dark_laplace_us_0_rd12_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_laplace_us_0_rd12_res);
	hw_uint<16> dark_laplace_us_0_rd13_res = dark_laplace_us_0_rd13_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_laplace_us_0_rd13_res);
	hw_uint<16> dark_laplace_us_0_rd14_res = dark_laplace_us_0_rd14_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_laplace_us_0_rd14_res);
	hw_uint<16> dark_laplace_us_0_rd15_res = dark_laplace_us_0_rd15_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_laplace_us_0_rd15_res);
	hw_uint<16> dark_laplace_us_0_rd16_res = dark_laplace_us_0_rd16_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_laplace_us_0_rd16_res);
	hw_uint<16> dark_laplace_us_0_rd17_res = dark_laplace_us_0_rd17_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_laplace_us_0_rd17_res);
	hw_uint<16> dark_laplace_us_0_rd18_res = dark_laplace_us_0_rd18_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_laplace_us_0_rd18_res);
	hw_uint<16> dark_laplace_us_0_rd19_res = dark_laplace_us_0_rd19_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_laplace_us_0_rd19_res);
	hw_uint<16> dark_laplace_us_0_rd20_res = dark_laplace_us_0_rd20_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_laplace_us_0_rd20_res);
	hw_uint<16> dark_laplace_us_0_rd21_res = dark_laplace_us_0_rd21_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_laplace_us_0_rd21_res);
	hw_uint<16> dark_laplace_us_0_rd22_res = dark_laplace_us_0_rd22_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_laplace_us_0_rd22_res);
	hw_uint<16> dark_laplace_us_0_rd23_res = dark_laplace_us_0_rd23_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_laplace_us_0_rd23_res);
	hw_uint<16> dark_laplace_us_0_rd24_res = dark_laplace_us_0_rd24_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_laplace_us_0_rd24_res);
	hw_uint<16> dark_laplace_us_0_rd25_res = dark_laplace_us_0_rd25_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_laplace_us_0_rd25_res);
	hw_uint<16> dark_laplace_us_0_rd26_res = dark_laplace_us_0_rd26_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_laplace_us_0_rd26_res);
	hw_uint<16> dark_laplace_us_0_rd27_res = dark_laplace_us_0_rd27_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_laplace_us_0_rd27_res);
	hw_uint<16> dark_laplace_us_0_rd28_res = dark_laplace_us_0_rd28_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_laplace_us_0_rd28_res);
	hw_uint<16> dark_laplace_us_0_rd29_res = dark_laplace_us_0_rd29_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_laplace_us_0_rd29_res);
	hw_uint<16> dark_laplace_us_0_rd30_res = dark_laplace_us_0_rd30_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_laplace_us_0_rd30_res);
	hw_uint<16> dark_laplace_us_0_rd31_res = dark_laplace_us_0_rd31_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_laplace_us_0_rd31_res);
	return result;
}

// fused_level_1_update_0_read
//	fused_level_1_rd0
//	fused_level_1_rd1
//	fused_level_1_rd2
//	fused_level_1_rd3
//	fused_level_1_rd4
//	fused_level_1_rd5
//	fused_level_1_rd6
//	fused_level_1_rd7
//	fused_level_1_rd8
//	fused_level_1_rd9
//	fused_level_1_rd10
//	fused_level_1_rd11
//	fused_level_1_rd12
//	fused_level_1_rd13
//	fused_level_1_rd14
//	fused_level_1_rd15
inline hw_uint<256> dark_gauss_ds_1_fused_level_1_update_0_read_bundle_read(dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // fused_level_1_rd0
    // fused_level_1_rd1
    // fused_level_1_rd2
    // fused_level_1_rd3
    // fused_level_1_rd4
    // fused_level_1_rd5
    // fused_level_1_rd6
    // fused_level_1_rd7
    // fused_level_1_rd8
    // fused_level_1_rd9
    // fused_level_1_rd10
    // fused_level_1_rd11
    // fused_level_1_rd12
    // fused_level_1_rd13
    // fused_level_1_rd14
    // fused_level_1_rd15

	hw_uint<256> result;
	hw_uint<16> fused_level_1_rd0_res = fused_level_1_rd0_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<0, 256>(result, fused_level_1_rd0_res);
	hw_uint<16> fused_level_1_rd1_res = fused_level_1_rd1_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<16, 256>(result, fused_level_1_rd1_res);
	hw_uint<16> fused_level_1_rd2_res = fused_level_1_rd2_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<32, 256>(result, fused_level_1_rd2_res);
	hw_uint<16> fused_level_1_rd3_res = fused_level_1_rd3_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<48, 256>(result, fused_level_1_rd3_res);
	hw_uint<16> fused_level_1_rd4_res = fused_level_1_rd4_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<64, 256>(result, fused_level_1_rd4_res);
	hw_uint<16> fused_level_1_rd5_res = fused_level_1_rd5_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<80, 256>(result, fused_level_1_rd5_res);
	hw_uint<16> fused_level_1_rd6_res = fused_level_1_rd6_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<96, 256>(result, fused_level_1_rd6_res);
	hw_uint<16> fused_level_1_rd7_res = fused_level_1_rd7_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<112, 256>(result, fused_level_1_rd7_res);
	hw_uint<16> fused_level_1_rd8_res = fused_level_1_rd8_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<128, 256>(result, fused_level_1_rd8_res);
	hw_uint<16> fused_level_1_rd9_res = fused_level_1_rd9_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<144, 256>(result, fused_level_1_rd9_res);
	hw_uint<16> fused_level_1_rd10_res = fused_level_1_rd10_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<160, 256>(result, fused_level_1_rd10_res);
	hw_uint<16> fused_level_1_rd11_res = fused_level_1_rd11_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<176, 256>(result, fused_level_1_rd11_res);
	hw_uint<16> fused_level_1_rd12_res = fused_level_1_rd12_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<192, 256>(result, fused_level_1_rd12_res);
	hw_uint<16> fused_level_1_rd13_res = fused_level_1_rd13_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<208, 256>(result, fused_level_1_rd13_res);
	hw_uint<16> fused_level_1_rd14_res = fused_level_1_rd14_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<224, 256>(result, fused_level_1_rd14_res);
	hw_uint<16> fused_level_1_rd15_res = fused_level_1_rd15_select(dark_gauss_ds_1, d0, d1, dynamic_address);
	set_at<240, 256>(result, fused_level_1_rd15_res);
	return result;
}

#include "hw_classes.h"

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_to_fused_level_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_to_fused_level_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_to_fused_level_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_to_fused_level_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_to_fused_level_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_to_fused_level_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_to_fused_level_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_to_fused_level_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_to_fused_level_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_to_fused_level_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_to_fused_level_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_to_fused_level_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_to_fused_level_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_to_fused_level_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_to_fused_level_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_to_fused_level_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_to_fused_level_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_to_fused_level_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_to_fused_level_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_to_fused_level_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_to_fused_level_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_to_fused_level_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_to_fused_level_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_to_fused_level_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_to_fused_level_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_to_fused_level_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_to_fused_level_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_to_fused_level_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_to_fused_level_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_to_fused_level_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_to_fused_level_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_to_fused_level_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_diff_0_cache {
  // # of banks: 32
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_to_fused_level_0_rd0_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_to_fused_level_0_rd0;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_to_fused_level_0_rd1_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_to_fused_level_0_rd1;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_to_fused_level_0_rd10_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_to_fused_level_0_rd10;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_to_fused_level_0_rd11_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_to_fused_level_0_rd11;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_to_fused_level_0_rd12_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_to_fused_level_0_rd12;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_to_fused_level_0_rd13_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_to_fused_level_0_rd13;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_to_fused_level_0_rd14_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_to_fused_level_0_rd14;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_to_fused_level_0_rd15_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_to_fused_level_0_rd15;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_to_fused_level_0_rd16_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_to_fused_level_0_rd16;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_to_fused_level_0_rd17_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_to_fused_level_0_rd17;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_to_fused_level_0_rd18_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_to_fused_level_0_rd18;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_to_fused_level_0_rd19_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_to_fused_level_0_rd19;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_to_fused_level_0_rd2_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_to_fused_level_0_rd2;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_to_fused_level_0_rd20_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_to_fused_level_0_rd20;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_to_fused_level_0_rd21_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_to_fused_level_0_rd21;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_to_fused_level_0_rd22_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_to_fused_level_0_rd22;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_to_fused_level_0_rd23_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_to_fused_level_0_rd23;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_to_fused_level_0_rd24_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_to_fused_level_0_rd24;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_to_fused_level_0_rd25_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_to_fused_level_0_rd25;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_to_fused_level_0_rd26_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_to_fused_level_0_rd26;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_to_fused_level_0_rd27_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_to_fused_level_0_rd27;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_to_fused_level_0_rd28_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_to_fused_level_0_rd28;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_to_fused_level_0_rd29_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_to_fused_level_0_rd29;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_to_fused_level_0_rd3_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_to_fused_level_0_rd3;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_to_fused_level_0_rd30_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_to_fused_level_0_rd30;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_to_fused_level_0_rd31_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_to_fused_level_0_rd31;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_to_fused_level_0_rd4_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_to_fused_level_0_rd4;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_to_fused_level_0_rd5_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_to_fused_level_0_rd5;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_to_fused_level_0_rd6_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_to_fused_level_0_rd6;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_to_fused_level_0_rd7_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_to_fused_level_0_rd7;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_to_fused_level_0_rd8_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_to_fused_level_0_rd8;
  dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_to_fused_level_0_rd9_cache dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_to_fused_level_0_rd9;
};



inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_to_fused_level_0_rd0.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_to_fused_level_0_rd1.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_to_fused_level_0_rd10.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_to_fused_level_0_rd11.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_to_fused_level_0_rd12.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_to_fused_level_0_rd13.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_to_fused_level_0_rd14.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_to_fused_level_0_rd15.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_to_fused_level_0_rd16.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_to_fused_level_0_rd17.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_to_fused_level_0_rd18.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_to_fused_level_0_rd19.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_to_fused_level_0_rd2.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_to_fused_level_0_rd20.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_to_fused_level_0_rd21.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_to_fused_level_0_rd22.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_to_fused_level_0_rd23.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_to_fused_level_0_rd24.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_to_fused_level_0_rd25.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_to_fused_level_0_rd26.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_to_fused_level_0_rd27.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_to_fused_level_0_rd28.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_to_fused_level_0_rd29.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_to_fused_level_0_rd3.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_to_fused_level_0_rd30.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_to_fused_level_0_rd31.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_to_fused_level_0_rd4.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_to_fused_level_0_rd5.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_to_fused_level_0_rd6.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_to_fused_level_0_rd7.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_to_fused_level_0_rd8.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8);
}

inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_write(hw_uint<16>& dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_to_fused_level_0_rd9.push(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9);
}

inline hw_uint<16> fused_level_0_rd0_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_to_fused_level_0_rd0.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_to_fused_level_0_rd1.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_to_fused_level_0_rd10.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_to_fused_level_0_rd11.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_to_fused_level_0_rd12.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_to_fused_level_0_rd13.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_to_fused_level_0_rd14.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_to_fused_level_0_rd15.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_to_fused_level_0_rd16.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_to_fused_level_0_rd17.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_to_fused_level_0_rd18.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_to_fused_level_0_rd19.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_to_fused_level_0_rd2.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_to_fused_level_0_rd20.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_to_fused_level_0_rd21.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_to_fused_level_0_rd22.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_to_fused_level_0_rd23.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_to_fused_level_0_rd24.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_to_fused_level_0_rd25.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_to_fused_level_0_rd26.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_to_fused_level_0_rd27.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_to_fused_level_0_rd28.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_to_fused_level_0_rd29.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_to_fused_level_0_rd3.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_to_fused_level_0_rd30.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_to_fused_level_0_rd31.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_to_fused_level_0_rd4.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_to_fused_level_0_rd5.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_to_fused_level_0_rd6.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_to_fused_level_0_rd7.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_to_fused_level_0_rd8.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> dark_laplace_diff_0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9 = dark_laplace_diff_0.dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_to_fused_level_0_rd9.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// dark_laplace_diff_0_update_0_write
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30
//	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31
inline void dark_laplace_diff_0_dark_laplace_diff_0_update_0_write_bundle_write(hw_uint<512>& dark_laplace_diff_0_update_0_write, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_res = dark_laplace_diff_0_update_0_write.extract<0, 15>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write0_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_res = dark_laplace_diff_0_update_0_write.extract<16, 31>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write1_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_res = dark_laplace_diff_0_update_0_write.extract<32, 47>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write2_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_res = dark_laplace_diff_0_update_0_write.extract<48, 63>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write3_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_res = dark_laplace_diff_0_update_0_write.extract<64, 79>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write4_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_res = dark_laplace_diff_0_update_0_write.extract<80, 95>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write5_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_res = dark_laplace_diff_0_update_0_write.extract<96, 111>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write6_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_res = dark_laplace_diff_0_update_0_write.extract<112, 127>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write7_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_res = dark_laplace_diff_0_update_0_write.extract<128, 143>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write8_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_res = dark_laplace_diff_0_update_0_write.extract<144, 159>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write9_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_res = dark_laplace_diff_0_update_0_write.extract<160, 175>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write10_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_res = dark_laplace_diff_0_update_0_write.extract<176, 191>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write11_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_res = dark_laplace_diff_0_update_0_write.extract<192, 207>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write12_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_res = dark_laplace_diff_0_update_0_write.extract<208, 223>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write13_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_res = dark_laplace_diff_0_update_0_write.extract<224, 239>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write14_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_res = dark_laplace_diff_0_update_0_write.extract<240, 255>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write15_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_res = dark_laplace_diff_0_update_0_write.extract<256, 271>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write16_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_res = dark_laplace_diff_0_update_0_write.extract<272, 287>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write17_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_res = dark_laplace_diff_0_update_0_write.extract<288, 303>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write18_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_res = dark_laplace_diff_0_update_0_write.extract<304, 319>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write19_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_res = dark_laplace_diff_0_update_0_write.extract<320, 335>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write20_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_res = dark_laplace_diff_0_update_0_write.extract<336, 351>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write21_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_res = dark_laplace_diff_0_update_0_write.extract<352, 367>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write22_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_res = dark_laplace_diff_0_update_0_write.extract<368, 383>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write23_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_res = dark_laplace_diff_0_update_0_write.extract<384, 399>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write24_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_res = dark_laplace_diff_0_update_0_write.extract<400, 415>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write25_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_res = dark_laplace_diff_0_update_0_write.extract<416, 431>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write26_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_res = dark_laplace_diff_0_update_0_write.extract<432, 447>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write27_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_res = dark_laplace_diff_0_update_0_write.extract<448, 463>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write28_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_res = dark_laplace_diff_0_update_0_write.extract<464, 479>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write29_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_res = dark_laplace_diff_0_update_0_write.extract<480, 495>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write30_res, dark_laplace_diff_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_res = dark_laplace_diff_0_update_0_write.extract<496, 511>();
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_write(dark_laplace_diff_0_dark_laplace_diff_0_update_0_write31_res, dark_laplace_diff_0, d0, d1, dynamic_address);
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
inline hw_uint<512> dark_laplace_diff_0_fused_level_0_update_0_read_bundle_read(dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31

	hw_uint<512> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<0, 512>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<16, 512>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<32, 512>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<48, 512>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<64, 512>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<80, 512>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<96, 512>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<112, 512>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<128, 512>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<144, 512>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<160, 512>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<176, 512>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<192, 512>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<208, 512>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<224, 512>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<240, 512>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<256, 512>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<272, 512>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<288, 512>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<304, 512>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<320, 512>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<336, 512>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<352, 512>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<368, 512>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<384, 512>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<400, 512>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<416, 512>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<432, 512>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<448, 512>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<464, 512>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<480, 512>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(dark_laplace_diff_0, d0, d1, dynamic_address);
	set_at<496, 512>(result, fused_level_0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write0_to_dark_laplace_diff_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write1_to_dark_laplace_diff_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write10_to_dark_laplace_diff_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write11_to_dark_laplace_diff_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write12_to_dark_laplace_diff_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write13_to_dark_laplace_diff_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write14_to_dark_laplace_diff_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write15_to_dark_laplace_diff_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write16_to_dark_laplace_diff_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write17_to_dark_laplace_diff_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write18_to_dark_laplace_diff_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write19_to_dark_laplace_diff_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write2_to_dark_laplace_diff_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write20_to_dark_laplace_diff_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write21_to_dark_laplace_diff_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write22_to_dark_laplace_diff_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write23_to_dark_laplace_diff_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write24_to_dark_laplace_diff_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write25_to_dark_laplace_diff_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write26_to_dark_laplace_diff_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write27_to_dark_laplace_diff_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write28_to_dark_laplace_diff_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write29_to_dark_laplace_diff_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write3_to_dark_laplace_diff_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write30_to_dark_laplace_diff_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write31_to_dark_laplace_diff_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write4_to_dark_laplace_diff_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write5_to_dark_laplace_diff_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write6_to_dark_laplace_diff_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write7_to_dark_laplace_diff_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write8_to_dark_laplace_diff_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_dark_laplace_us_0_update_0_write9_to_dark_laplace_diff_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_laplace_us_0_cache {
  // # of banks: 32
  dark_laplace_us_0_dark_laplace_us_0_update_0_write0_to_dark_laplace_diff_0_rd0_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write0_to_dark_laplace_diff_0_rd0;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write1_to_dark_laplace_diff_0_rd1_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write1_to_dark_laplace_diff_0_rd1;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write10_to_dark_laplace_diff_0_rd10_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write10_to_dark_laplace_diff_0_rd10;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write11_to_dark_laplace_diff_0_rd11_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write11_to_dark_laplace_diff_0_rd11;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write12_to_dark_laplace_diff_0_rd12_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write12_to_dark_laplace_diff_0_rd12;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write13_to_dark_laplace_diff_0_rd13_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write13_to_dark_laplace_diff_0_rd13;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write14_to_dark_laplace_diff_0_rd14_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write14_to_dark_laplace_diff_0_rd14;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write15_to_dark_laplace_diff_0_rd15_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write15_to_dark_laplace_diff_0_rd15;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write16_to_dark_laplace_diff_0_rd16_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write16_to_dark_laplace_diff_0_rd16;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write17_to_dark_laplace_diff_0_rd17_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write17_to_dark_laplace_diff_0_rd17;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write18_to_dark_laplace_diff_0_rd18_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write18_to_dark_laplace_diff_0_rd18;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write19_to_dark_laplace_diff_0_rd19_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write19_to_dark_laplace_diff_0_rd19;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write2_to_dark_laplace_diff_0_rd2_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write2_to_dark_laplace_diff_0_rd2;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write20_to_dark_laplace_diff_0_rd20_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write20_to_dark_laplace_diff_0_rd20;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write21_to_dark_laplace_diff_0_rd21_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write21_to_dark_laplace_diff_0_rd21;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write22_to_dark_laplace_diff_0_rd22_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write22_to_dark_laplace_diff_0_rd22;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write23_to_dark_laplace_diff_0_rd23_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write23_to_dark_laplace_diff_0_rd23;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write24_to_dark_laplace_diff_0_rd24_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write24_to_dark_laplace_diff_0_rd24;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write25_to_dark_laplace_diff_0_rd25_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write25_to_dark_laplace_diff_0_rd25;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write26_to_dark_laplace_diff_0_rd26_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write26_to_dark_laplace_diff_0_rd26;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write27_to_dark_laplace_diff_0_rd27_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write27_to_dark_laplace_diff_0_rd27;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write28_to_dark_laplace_diff_0_rd28_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write28_to_dark_laplace_diff_0_rd28;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write29_to_dark_laplace_diff_0_rd29_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write29_to_dark_laplace_diff_0_rd29;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write3_to_dark_laplace_diff_0_rd3_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write3_to_dark_laplace_diff_0_rd3;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write30_to_dark_laplace_diff_0_rd30_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write30_to_dark_laplace_diff_0_rd30;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write31_to_dark_laplace_diff_0_rd31_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write31_to_dark_laplace_diff_0_rd31;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write4_to_dark_laplace_diff_0_rd4_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write4_to_dark_laplace_diff_0_rd4;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write5_to_dark_laplace_diff_0_rd5_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write5_to_dark_laplace_diff_0_rd5;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write6_to_dark_laplace_diff_0_rd6_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write6_to_dark_laplace_diff_0_rd6;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write7_to_dark_laplace_diff_0_rd7_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write7_to_dark_laplace_diff_0_rd7;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write8_to_dark_laplace_diff_0_rd8_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write8_to_dark_laplace_diff_0_rd8;
  dark_laplace_us_0_dark_laplace_us_0_update_0_write9_to_dark_laplace_diff_0_rd9_cache dark_laplace_us_0_dark_laplace_us_0_update_0_write9_to_dark_laplace_diff_0_rd9;
};



inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write0_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write0, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write0_to_dark_laplace_diff_0_rd0.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write0);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write1_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write1, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write1_to_dark_laplace_diff_0_rd1.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write1);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write10_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write10, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write10_to_dark_laplace_diff_0_rd10.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write10);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write11_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write11, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write11_to_dark_laplace_diff_0_rd11.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write11);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write12_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write12, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write12_to_dark_laplace_diff_0_rd12.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write12);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write13_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write13, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write13_to_dark_laplace_diff_0_rd13.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write13);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write14_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write14, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write14_to_dark_laplace_diff_0_rd14.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write14);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write15_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write15, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write15_to_dark_laplace_diff_0_rd15.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write15);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write16_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write16, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write16_to_dark_laplace_diff_0_rd16.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write16);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write17_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write17, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write17_to_dark_laplace_diff_0_rd17.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write17);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write18_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write18, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write18_to_dark_laplace_diff_0_rd18.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write18);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write19_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write19, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write19_to_dark_laplace_diff_0_rd19.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write19);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write2_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write2, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write2_to_dark_laplace_diff_0_rd2.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write2);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write20_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write20, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write20_to_dark_laplace_diff_0_rd20.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write20);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write21_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write21, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write21_to_dark_laplace_diff_0_rd21.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write21);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write22_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write22, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write22_to_dark_laplace_diff_0_rd22.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write22);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write23_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write23, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write23_to_dark_laplace_diff_0_rd23.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write23);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write24_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write24, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write24_to_dark_laplace_diff_0_rd24.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write24);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write25_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write25, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write25_to_dark_laplace_diff_0_rd25.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write25);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write26_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write26, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write26_to_dark_laplace_diff_0_rd26.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write26);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write27_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write27, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write27_to_dark_laplace_diff_0_rd27.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write27);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write28_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write28, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write28_to_dark_laplace_diff_0_rd28.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write28);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write29_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write29, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write29_to_dark_laplace_diff_0_rd29.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write29);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write3_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write3, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write3_to_dark_laplace_diff_0_rd3.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write3);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write30_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write30, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write30_to_dark_laplace_diff_0_rd30.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write30);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write31_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write31, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write31_to_dark_laplace_diff_0_rd31.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write31);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write4_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write4, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write4_to_dark_laplace_diff_0_rd4.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write4);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write5_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write5, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write5_to_dark_laplace_diff_0_rd5.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write5);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write6_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write6, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write6_to_dark_laplace_diff_0_rd6.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write6);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write7_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write7, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write7_to_dark_laplace_diff_0_rd7.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write7);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write8_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write8, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write8_to_dark_laplace_diff_0_rd8.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write8);
}

inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write9_write(hw_uint<16>& dark_laplace_us_0_dark_laplace_us_0_update_0_write9, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write9_to_dark_laplace_diff_0_rd9.push(dark_laplace_us_0_dark_laplace_us_0_update_0_write9);
}

inline hw_uint<16> dark_laplace_diff_0_rd0_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd0 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write0 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write0_to_dark_laplace_diff_0_rd0.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd1_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd1 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write1 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write1_to_dark_laplace_diff_0_rd1.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd10_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd10 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write10 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write10_to_dark_laplace_diff_0_rd10.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd11_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd11 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write11 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write11_to_dark_laplace_diff_0_rd11.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd12_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd12 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write12 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write12_to_dark_laplace_diff_0_rd12.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd13_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd13 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write13 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write13_to_dark_laplace_diff_0_rd13.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd14_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd14 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write14 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write14_to_dark_laplace_diff_0_rd14.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd15_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd15 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write15 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write15_to_dark_laplace_diff_0_rd15.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd16_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd16 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write16 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write16_to_dark_laplace_diff_0_rd16.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd17_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd17 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write17 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write17_to_dark_laplace_diff_0_rd17.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd18_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd18 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write18 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write18_to_dark_laplace_diff_0_rd18.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd19_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd19 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write19 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write19_to_dark_laplace_diff_0_rd19.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd2_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd2 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write2 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write2_to_dark_laplace_diff_0_rd2.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd20_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd20 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write20 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write20_to_dark_laplace_diff_0_rd20.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd21_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd21 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write21 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write21_to_dark_laplace_diff_0_rd21.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd22_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd22 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write22 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write22_to_dark_laplace_diff_0_rd22.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd23_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd23 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write23 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write23_to_dark_laplace_diff_0_rd23.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd24_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd24 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write24 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write24_to_dark_laplace_diff_0_rd24.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd25_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd25 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write25 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write25_to_dark_laplace_diff_0_rd25.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd26_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd26 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write26 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write26_to_dark_laplace_diff_0_rd26.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd27_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd27 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write27 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write27_to_dark_laplace_diff_0_rd27.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd28_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd28 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write28 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write28_to_dark_laplace_diff_0_rd28.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd29_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd29 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write29 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write29_to_dark_laplace_diff_0_rd29.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd3_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd3 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write3 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write3_to_dark_laplace_diff_0_rd3.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd30_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd30 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write30 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write30_to_dark_laplace_diff_0_rd30.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd31_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd31 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write31 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write31_to_dark_laplace_diff_0_rd31.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd4_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd4 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write4 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write4_to_dark_laplace_diff_0_rd4.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd5_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd5 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write5 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write5_to_dark_laplace_diff_0_rd5.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd6_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd6 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write6 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write6_to_dark_laplace_diff_0_rd6.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd7_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd7 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write7 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write7_to_dark_laplace_diff_0_rd7.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd8_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd8 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write8 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write8_to_dark_laplace_diff_0_rd8.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_laplace_diff_0_rd9_select(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_laplace_diff_0_rd9 read pattern: { dark_laplace_diff_0_update_0[d0, d1] -> dark_laplace_us_0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_laplace_us_0_dark_laplace_us_0_update_0_write9 = dark_laplace_us_0.dark_laplace_us_0_dark_laplace_us_0_update_0_write9_to_dark_laplace_diff_0_rd9.peek(/* one reader or all rams */ 0);
  return value_dark_laplace_us_0_dark_laplace_us_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// dark_laplace_diff_0_update_0_read
//	dark_laplace_diff_0_rd0
//	dark_laplace_diff_0_rd1
//	dark_laplace_diff_0_rd2
//	dark_laplace_diff_0_rd3
//	dark_laplace_diff_0_rd4
//	dark_laplace_diff_0_rd5
//	dark_laplace_diff_0_rd6
//	dark_laplace_diff_0_rd7
//	dark_laplace_diff_0_rd8
//	dark_laplace_diff_0_rd9
//	dark_laplace_diff_0_rd10
//	dark_laplace_diff_0_rd11
//	dark_laplace_diff_0_rd12
//	dark_laplace_diff_0_rd13
//	dark_laplace_diff_0_rd14
//	dark_laplace_diff_0_rd15
//	dark_laplace_diff_0_rd16
//	dark_laplace_diff_0_rd17
//	dark_laplace_diff_0_rd18
//	dark_laplace_diff_0_rd19
//	dark_laplace_diff_0_rd20
//	dark_laplace_diff_0_rd21
//	dark_laplace_diff_0_rd22
//	dark_laplace_diff_0_rd23
//	dark_laplace_diff_0_rd24
//	dark_laplace_diff_0_rd25
//	dark_laplace_diff_0_rd26
//	dark_laplace_diff_0_rd27
//	dark_laplace_diff_0_rd28
//	dark_laplace_diff_0_rd29
//	dark_laplace_diff_0_rd30
//	dark_laplace_diff_0_rd31
inline hw_uint<512> dark_laplace_us_0_dark_laplace_diff_0_update_0_read_bundle_read(dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_laplace_diff_0_rd0
    // dark_laplace_diff_0_rd1
    // dark_laplace_diff_0_rd2
    // dark_laplace_diff_0_rd3
    // dark_laplace_diff_0_rd4
    // dark_laplace_diff_0_rd5
    // dark_laplace_diff_0_rd6
    // dark_laplace_diff_0_rd7
    // dark_laplace_diff_0_rd8
    // dark_laplace_diff_0_rd9
    // dark_laplace_diff_0_rd10
    // dark_laplace_diff_0_rd11
    // dark_laplace_diff_0_rd12
    // dark_laplace_diff_0_rd13
    // dark_laplace_diff_0_rd14
    // dark_laplace_diff_0_rd15
    // dark_laplace_diff_0_rd16
    // dark_laplace_diff_0_rd17
    // dark_laplace_diff_0_rd18
    // dark_laplace_diff_0_rd19
    // dark_laplace_diff_0_rd20
    // dark_laplace_diff_0_rd21
    // dark_laplace_diff_0_rd22
    // dark_laplace_diff_0_rd23
    // dark_laplace_diff_0_rd24
    // dark_laplace_diff_0_rd25
    // dark_laplace_diff_0_rd26
    // dark_laplace_diff_0_rd27
    // dark_laplace_diff_0_rd28
    // dark_laplace_diff_0_rd29
    // dark_laplace_diff_0_rd30
    // dark_laplace_diff_0_rd31

	hw_uint<512> result;
	hw_uint<16> dark_laplace_diff_0_rd0_res = dark_laplace_diff_0_rd0_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_laplace_diff_0_rd0_res);
	hw_uint<16> dark_laplace_diff_0_rd1_res = dark_laplace_diff_0_rd1_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_laplace_diff_0_rd1_res);
	hw_uint<16> dark_laplace_diff_0_rd2_res = dark_laplace_diff_0_rd2_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_laplace_diff_0_rd2_res);
	hw_uint<16> dark_laplace_diff_0_rd3_res = dark_laplace_diff_0_rd3_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_laplace_diff_0_rd3_res);
	hw_uint<16> dark_laplace_diff_0_rd4_res = dark_laplace_diff_0_rd4_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_laplace_diff_0_rd4_res);
	hw_uint<16> dark_laplace_diff_0_rd5_res = dark_laplace_diff_0_rd5_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_laplace_diff_0_rd5_res);
	hw_uint<16> dark_laplace_diff_0_rd6_res = dark_laplace_diff_0_rd6_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_laplace_diff_0_rd6_res);
	hw_uint<16> dark_laplace_diff_0_rd7_res = dark_laplace_diff_0_rd7_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_laplace_diff_0_rd7_res);
	hw_uint<16> dark_laplace_diff_0_rd8_res = dark_laplace_diff_0_rd8_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_laplace_diff_0_rd8_res);
	hw_uint<16> dark_laplace_diff_0_rd9_res = dark_laplace_diff_0_rd9_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_laplace_diff_0_rd9_res);
	hw_uint<16> dark_laplace_diff_0_rd10_res = dark_laplace_diff_0_rd10_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_laplace_diff_0_rd10_res);
	hw_uint<16> dark_laplace_diff_0_rd11_res = dark_laplace_diff_0_rd11_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_laplace_diff_0_rd11_res);
	hw_uint<16> dark_laplace_diff_0_rd12_res = dark_laplace_diff_0_rd12_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_laplace_diff_0_rd12_res);
	hw_uint<16> dark_laplace_diff_0_rd13_res = dark_laplace_diff_0_rd13_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_laplace_diff_0_rd13_res);
	hw_uint<16> dark_laplace_diff_0_rd14_res = dark_laplace_diff_0_rd14_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_laplace_diff_0_rd14_res);
	hw_uint<16> dark_laplace_diff_0_rd15_res = dark_laplace_diff_0_rd15_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_laplace_diff_0_rd15_res);
	hw_uint<16> dark_laplace_diff_0_rd16_res = dark_laplace_diff_0_rd16_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_laplace_diff_0_rd16_res);
	hw_uint<16> dark_laplace_diff_0_rd17_res = dark_laplace_diff_0_rd17_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_laplace_diff_0_rd17_res);
	hw_uint<16> dark_laplace_diff_0_rd18_res = dark_laplace_diff_0_rd18_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_laplace_diff_0_rd18_res);
	hw_uint<16> dark_laplace_diff_0_rd19_res = dark_laplace_diff_0_rd19_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_laplace_diff_0_rd19_res);
	hw_uint<16> dark_laplace_diff_0_rd20_res = dark_laplace_diff_0_rd20_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_laplace_diff_0_rd20_res);
	hw_uint<16> dark_laplace_diff_0_rd21_res = dark_laplace_diff_0_rd21_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_laplace_diff_0_rd21_res);
	hw_uint<16> dark_laplace_diff_0_rd22_res = dark_laplace_diff_0_rd22_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_laplace_diff_0_rd22_res);
	hw_uint<16> dark_laplace_diff_0_rd23_res = dark_laplace_diff_0_rd23_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_laplace_diff_0_rd23_res);
	hw_uint<16> dark_laplace_diff_0_rd24_res = dark_laplace_diff_0_rd24_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_laplace_diff_0_rd24_res);
	hw_uint<16> dark_laplace_diff_0_rd25_res = dark_laplace_diff_0_rd25_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_laplace_diff_0_rd25_res);
	hw_uint<16> dark_laplace_diff_0_rd26_res = dark_laplace_diff_0_rd26_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_laplace_diff_0_rd26_res);
	hw_uint<16> dark_laplace_diff_0_rd27_res = dark_laplace_diff_0_rd27_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_laplace_diff_0_rd27_res);
	hw_uint<16> dark_laplace_diff_0_rd28_res = dark_laplace_diff_0_rd28_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_laplace_diff_0_rd28_res);
	hw_uint<16> dark_laplace_diff_0_rd29_res = dark_laplace_diff_0_rd29_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_laplace_diff_0_rd29_res);
	hw_uint<16> dark_laplace_diff_0_rd30_res = dark_laplace_diff_0_rd30_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_laplace_diff_0_rd30_res);
	hw_uint<16> dark_laplace_diff_0_rd31_res = dark_laplace_diff_0_rd31_select(dark_laplace_us_0, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_laplace_diff_0_rd31_res);
	return result;
}

// dark_laplace_us_0_update_0_write
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write0
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write1
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write2
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write3
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write4
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write5
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write6
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write7
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write8
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write9
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write10
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write11
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write12
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write13
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write14
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write15
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write16
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write17
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write18
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write19
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write20
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write21
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write22
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write23
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write24
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write25
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write26
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write27
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write28
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write29
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write30
//	dark_laplace_us_0_dark_laplace_us_0_update_0_write31
inline void dark_laplace_us_0_dark_laplace_us_0_update_0_write_bundle_write(hw_uint<512>& dark_laplace_us_0_update_0_write, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write0_res = dark_laplace_us_0_update_0_write.extract<0, 15>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write0_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write0_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write1_res = dark_laplace_us_0_update_0_write.extract<16, 31>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write1_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write1_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write2_res = dark_laplace_us_0_update_0_write.extract<32, 47>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write2_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write2_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write3_res = dark_laplace_us_0_update_0_write.extract<48, 63>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write3_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write3_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write4_res = dark_laplace_us_0_update_0_write.extract<64, 79>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write4_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write4_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write5_res = dark_laplace_us_0_update_0_write.extract<80, 95>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write5_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write5_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write6_res = dark_laplace_us_0_update_0_write.extract<96, 111>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write6_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write6_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write7_res = dark_laplace_us_0_update_0_write.extract<112, 127>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write7_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write7_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write8_res = dark_laplace_us_0_update_0_write.extract<128, 143>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write8_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write8_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write9_res = dark_laplace_us_0_update_0_write.extract<144, 159>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write9_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write9_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write10_res = dark_laplace_us_0_update_0_write.extract<160, 175>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write10_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write10_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write11_res = dark_laplace_us_0_update_0_write.extract<176, 191>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write11_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write11_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write12_res = dark_laplace_us_0_update_0_write.extract<192, 207>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write12_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write12_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write13_res = dark_laplace_us_0_update_0_write.extract<208, 223>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write13_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write13_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write14_res = dark_laplace_us_0_update_0_write.extract<224, 239>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write14_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write14_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write15_res = dark_laplace_us_0_update_0_write.extract<240, 255>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write15_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write15_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write16_res = dark_laplace_us_0_update_0_write.extract<256, 271>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write16_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write16_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write17_res = dark_laplace_us_0_update_0_write.extract<272, 287>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write17_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write17_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write18_res = dark_laplace_us_0_update_0_write.extract<288, 303>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write18_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write18_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write19_res = dark_laplace_us_0_update_0_write.extract<304, 319>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write19_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write19_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write20_res = dark_laplace_us_0_update_0_write.extract<320, 335>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write20_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write20_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write21_res = dark_laplace_us_0_update_0_write.extract<336, 351>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write21_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write21_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write22_res = dark_laplace_us_0_update_0_write.extract<352, 367>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write22_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write22_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write23_res = dark_laplace_us_0_update_0_write.extract<368, 383>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write23_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write23_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write24_res = dark_laplace_us_0_update_0_write.extract<384, 399>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write24_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write24_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write25_res = dark_laplace_us_0_update_0_write.extract<400, 415>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write25_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write25_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write26_res = dark_laplace_us_0_update_0_write.extract<416, 431>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write26_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write26_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write27_res = dark_laplace_us_0_update_0_write.extract<432, 447>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write27_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write27_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write28_res = dark_laplace_us_0_update_0_write.extract<448, 463>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write28_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write28_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write29_res = dark_laplace_us_0_update_0_write.extract<464, 479>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write29_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write29_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write30_res = dark_laplace_us_0_update_0_write.extract<480, 495>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write30_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write30_res, dark_laplace_us_0, d0, d1, dynamic_address);
	hw_uint<16> dark_laplace_us_0_dark_laplace_us_0_update_0_write31_res = dark_laplace_us_0_update_0_write.extract<496, 511>();
	dark_laplace_us_0_dark_laplace_us_0_update_0_write31_write(dark_laplace_us_0_dark_laplace_us_0_update_0_write31_res, dark_laplace_us_0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct dark_weights_dark_weights_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[-32, 1920], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[-31, 1921], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[-22, 1930], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[-21, 1931], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[-20, 1932], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[-19, 1933], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[-18, 1934], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[-17, 1935], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[-16, 1936], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[-15, 1937], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[-14, 1938], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[-13, 1939], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[-30, 1922], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[-12, 1940], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[-11, 1941], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[-10, 1942], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[-9, 1943], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[-8, 1944], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[-7, 1945], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[-6, 1946], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[-5, 1947], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[-4, 1948], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[-3, 1949], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[-29, 1923], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[-2, 1950], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[-1, 1951], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[-28, 1924], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[-27, 1925], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[-26, 1926], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[-25, 1927], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[-24, 1928], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[-23, 1929], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_cache {
  // # of banks: 32
  dark_weights_dark_weights_update_0_write0_merged_banks_2_cache dark_weights_dark_weights_update_0_write0_merged_banks_2;
  dark_weights_dark_weights_update_0_write1_merged_banks_2_cache dark_weights_dark_weights_update_0_write1_merged_banks_2;
  dark_weights_dark_weights_update_0_write10_merged_banks_2_cache dark_weights_dark_weights_update_0_write10_merged_banks_2;
  dark_weights_dark_weights_update_0_write11_merged_banks_2_cache dark_weights_dark_weights_update_0_write11_merged_banks_2;
  dark_weights_dark_weights_update_0_write12_merged_banks_2_cache dark_weights_dark_weights_update_0_write12_merged_banks_2;
  dark_weights_dark_weights_update_0_write13_merged_banks_2_cache dark_weights_dark_weights_update_0_write13_merged_banks_2;
  dark_weights_dark_weights_update_0_write14_merged_banks_2_cache dark_weights_dark_weights_update_0_write14_merged_banks_2;
  dark_weights_dark_weights_update_0_write15_merged_banks_2_cache dark_weights_dark_weights_update_0_write15_merged_banks_2;
  dark_weights_dark_weights_update_0_write16_merged_banks_2_cache dark_weights_dark_weights_update_0_write16_merged_banks_2;
  dark_weights_dark_weights_update_0_write17_merged_banks_2_cache dark_weights_dark_weights_update_0_write17_merged_banks_2;
  dark_weights_dark_weights_update_0_write18_merged_banks_2_cache dark_weights_dark_weights_update_0_write18_merged_banks_2;
  dark_weights_dark_weights_update_0_write19_merged_banks_2_cache dark_weights_dark_weights_update_0_write19_merged_banks_2;
  dark_weights_dark_weights_update_0_write2_merged_banks_2_cache dark_weights_dark_weights_update_0_write2_merged_banks_2;
  dark_weights_dark_weights_update_0_write20_merged_banks_2_cache dark_weights_dark_weights_update_0_write20_merged_banks_2;
  dark_weights_dark_weights_update_0_write21_merged_banks_2_cache dark_weights_dark_weights_update_0_write21_merged_banks_2;
  dark_weights_dark_weights_update_0_write22_merged_banks_2_cache dark_weights_dark_weights_update_0_write22_merged_banks_2;
  dark_weights_dark_weights_update_0_write23_merged_banks_2_cache dark_weights_dark_weights_update_0_write23_merged_banks_2;
  dark_weights_dark_weights_update_0_write24_merged_banks_2_cache dark_weights_dark_weights_update_0_write24_merged_banks_2;
  dark_weights_dark_weights_update_0_write25_merged_banks_2_cache dark_weights_dark_weights_update_0_write25_merged_banks_2;
  dark_weights_dark_weights_update_0_write26_merged_banks_2_cache dark_weights_dark_weights_update_0_write26_merged_banks_2;
  dark_weights_dark_weights_update_0_write27_merged_banks_2_cache dark_weights_dark_weights_update_0_write27_merged_banks_2;
  dark_weights_dark_weights_update_0_write28_merged_banks_2_cache dark_weights_dark_weights_update_0_write28_merged_banks_2;
  dark_weights_dark_weights_update_0_write29_merged_banks_2_cache dark_weights_dark_weights_update_0_write29_merged_banks_2;
  dark_weights_dark_weights_update_0_write3_merged_banks_2_cache dark_weights_dark_weights_update_0_write3_merged_banks_2;
  dark_weights_dark_weights_update_0_write30_merged_banks_2_cache dark_weights_dark_weights_update_0_write30_merged_banks_2;
  dark_weights_dark_weights_update_0_write31_merged_banks_2_cache dark_weights_dark_weights_update_0_write31_merged_banks_2;
  dark_weights_dark_weights_update_0_write4_merged_banks_2_cache dark_weights_dark_weights_update_0_write4_merged_banks_2;
  dark_weights_dark_weights_update_0_write5_merged_banks_2_cache dark_weights_dark_weights_update_0_write5_merged_banks_2;
  dark_weights_dark_weights_update_0_write6_merged_banks_2_cache dark_weights_dark_weights_update_0_write6_merged_banks_2;
  dark_weights_dark_weights_update_0_write7_merged_banks_2_cache dark_weights_dark_weights_update_0_write7_merged_banks_2;
  dark_weights_dark_weights_update_0_write8_merged_banks_2_cache dark_weights_dark_weights_update_0_write8_merged_banks_2;
  dark_weights_dark_weights_update_0_write9_merged_banks_2_cache dark_weights_dark_weights_update_0_write9_merged_banks_2;
};



inline void dark_weights_dark_weights_update_0_write0_write(hw_uint<16>& dark_weights_dark_weights_update_0_write0, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.push(dark_weights_dark_weights_update_0_write0);
}

inline void dark_weights_dark_weights_update_0_write1_write(hw_uint<16>& dark_weights_dark_weights_update_0_write1, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.push(dark_weights_dark_weights_update_0_write1);
}

inline void dark_weights_dark_weights_update_0_write10_write(hw_uint<16>& dark_weights_dark_weights_update_0_write10, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.push(dark_weights_dark_weights_update_0_write10);
}

inline void dark_weights_dark_weights_update_0_write11_write(hw_uint<16>& dark_weights_dark_weights_update_0_write11, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.push(dark_weights_dark_weights_update_0_write11);
}

inline void dark_weights_dark_weights_update_0_write12_write(hw_uint<16>& dark_weights_dark_weights_update_0_write12, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.push(dark_weights_dark_weights_update_0_write12);
}

inline void dark_weights_dark_weights_update_0_write13_write(hw_uint<16>& dark_weights_dark_weights_update_0_write13, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.push(dark_weights_dark_weights_update_0_write13);
}

inline void dark_weights_dark_weights_update_0_write14_write(hw_uint<16>& dark_weights_dark_weights_update_0_write14, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.push(dark_weights_dark_weights_update_0_write14);
}

inline void dark_weights_dark_weights_update_0_write15_write(hw_uint<16>& dark_weights_dark_weights_update_0_write15, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.push(dark_weights_dark_weights_update_0_write15);
}

inline void dark_weights_dark_weights_update_0_write16_write(hw_uint<16>& dark_weights_dark_weights_update_0_write16, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.push(dark_weights_dark_weights_update_0_write16);
}

inline void dark_weights_dark_weights_update_0_write17_write(hw_uint<16>& dark_weights_dark_weights_update_0_write17, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.push(dark_weights_dark_weights_update_0_write17);
}

inline void dark_weights_dark_weights_update_0_write18_write(hw_uint<16>& dark_weights_dark_weights_update_0_write18, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.push(dark_weights_dark_weights_update_0_write18);
}

inline void dark_weights_dark_weights_update_0_write19_write(hw_uint<16>& dark_weights_dark_weights_update_0_write19, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.push(dark_weights_dark_weights_update_0_write19);
}

inline void dark_weights_dark_weights_update_0_write2_write(hw_uint<16>& dark_weights_dark_weights_update_0_write2, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.push(dark_weights_dark_weights_update_0_write2);
}

inline void dark_weights_dark_weights_update_0_write20_write(hw_uint<16>& dark_weights_dark_weights_update_0_write20, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.push(dark_weights_dark_weights_update_0_write20);
}

inline void dark_weights_dark_weights_update_0_write21_write(hw_uint<16>& dark_weights_dark_weights_update_0_write21, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.push(dark_weights_dark_weights_update_0_write21);
}

inline void dark_weights_dark_weights_update_0_write22_write(hw_uint<16>& dark_weights_dark_weights_update_0_write22, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.push(dark_weights_dark_weights_update_0_write22);
}

inline void dark_weights_dark_weights_update_0_write23_write(hw_uint<16>& dark_weights_dark_weights_update_0_write23, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.push(dark_weights_dark_weights_update_0_write23);
}

inline void dark_weights_dark_weights_update_0_write24_write(hw_uint<16>& dark_weights_dark_weights_update_0_write24, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.push(dark_weights_dark_weights_update_0_write24);
}

inline void dark_weights_dark_weights_update_0_write25_write(hw_uint<16>& dark_weights_dark_weights_update_0_write25, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.push(dark_weights_dark_weights_update_0_write25);
}

inline void dark_weights_dark_weights_update_0_write26_write(hw_uint<16>& dark_weights_dark_weights_update_0_write26, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.push(dark_weights_dark_weights_update_0_write26);
}

inline void dark_weights_dark_weights_update_0_write27_write(hw_uint<16>& dark_weights_dark_weights_update_0_write27, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.push(dark_weights_dark_weights_update_0_write27);
}

inline void dark_weights_dark_weights_update_0_write28_write(hw_uint<16>& dark_weights_dark_weights_update_0_write28, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.push(dark_weights_dark_weights_update_0_write28);
}

inline void dark_weights_dark_weights_update_0_write29_write(hw_uint<16>& dark_weights_dark_weights_update_0_write29, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.push(dark_weights_dark_weights_update_0_write29);
}

inline void dark_weights_dark_weights_update_0_write3_write(hw_uint<16>& dark_weights_dark_weights_update_0_write3, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.push(dark_weights_dark_weights_update_0_write3);
}

inline void dark_weights_dark_weights_update_0_write30_write(hw_uint<16>& dark_weights_dark_weights_update_0_write30, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.push(dark_weights_dark_weights_update_0_write30);
}

inline void dark_weights_dark_weights_update_0_write31_write(hw_uint<16>& dark_weights_dark_weights_update_0_write31, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.push(dark_weights_dark_weights_update_0_write31);
}

inline void dark_weights_dark_weights_update_0_write4_write(hw_uint<16>& dark_weights_dark_weights_update_0_write4, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.push(dark_weights_dark_weights_update_0_write4);
}

inline void dark_weights_dark_weights_update_0_write5_write(hw_uint<16>& dark_weights_dark_weights_update_0_write5, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.push(dark_weights_dark_weights_update_0_write5);
}

inline void dark_weights_dark_weights_update_0_write6_write(hw_uint<16>& dark_weights_dark_weights_update_0_write6, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.push(dark_weights_dark_weights_update_0_write6);
}

inline void dark_weights_dark_weights_update_0_write7_write(hw_uint<16>& dark_weights_dark_weights_update_0_write7, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.push(dark_weights_dark_weights_update_0_write7);
}

inline void dark_weights_dark_weights_update_0_write8_write(hw_uint<16>& dark_weights_dark_weights_update_0_write8, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.push(dark_weights_dark_weights_update_0_write8);
}

inline void dark_weights_dark_weights_update_0_write9_write(hw_uint<16>& dark_weights_dark_weights_update_0_write9, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.push(dark_weights_dark_weights_update_0_write9);
}

inline hw_uint<16> dark_weights_normed_rd0_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd0 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write0 = dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd1_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd1 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write1 = dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd10_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd10 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write10 = dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd11_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd11 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write11 = dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd12_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd12 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write12 = dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd13_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd13 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write13 = dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd14_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd14 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write14 = dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd15_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd15 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write15 = dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd16_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd16 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write16 = dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd17_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd17 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write17 = dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd18_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd18 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write18 = dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd19_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd19 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write19 = dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd2_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd2 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write2 = dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd20_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd20 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write20 = dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd21_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd21 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write21 = dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd22_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd22 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write22 = dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd23_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd23 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write23 = dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd24_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd24 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write24 = dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd25_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd25 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write25 = dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd26_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd26 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write26 = dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd27_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd27 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write27 = dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd28_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd28 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write28 = dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd29_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd29 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write29 = dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd3_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd3 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write3 = dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd30_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd30 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write30 = dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd31_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd31 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write31 = dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd4_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd4 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write4 = dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd5_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd5 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write5 = dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd6_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd6 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write6 = dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd7_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd7 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write7 = dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd8_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd8 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write8 = dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd9_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd9 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write9 = dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write9;
  return 0;
}

inline hw_uint<16> weight_sums_rd0_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd0 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write0 = dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> weight_sums_rd1_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd1 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write1 = dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> weight_sums_rd10_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd10 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write10 = dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> weight_sums_rd11_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd11 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write11 = dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> weight_sums_rd12_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd12 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write12 = dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> weight_sums_rd13_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd13 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write13 = dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> weight_sums_rd14_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd14 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write14 = dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> weight_sums_rd15_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd15 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write15 = dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> weight_sums_rd16_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd16 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write16 = dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> weight_sums_rd17_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd17 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write17 = dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> weight_sums_rd18_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd18 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write18 = dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> weight_sums_rd19_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd19 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write19 = dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> weight_sums_rd2_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd2 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write2 = dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> weight_sums_rd20_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd20 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write20 = dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> weight_sums_rd21_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd21 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write21 = dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> weight_sums_rd22_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd22 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write22 = dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> weight_sums_rd23_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd23 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write23 = dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> weight_sums_rd24_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd24 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write24 = dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> weight_sums_rd25_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd25 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write25 = dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> weight_sums_rd26_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd26 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write26 = dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> weight_sums_rd27_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd27 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write27 = dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> weight_sums_rd28_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd28 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write28 = dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> weight_sums_rd29_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd29 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write29 = dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> weight_sums_rd3_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd3 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write3 = dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> weight_sums_rd30_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd30 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write30 = dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> weight_sums_rd31_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd31 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write31 = dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> weight_sums_rd4_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd4 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write4 = dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> weight_sums_rd5_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd5 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write5 = dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> weight_sums_rd6_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd6 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write6 = dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> weight_sums_rd7_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd7 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write7 = dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> weight_sums_rd8_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd8 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write8 = dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> weight_sums_rd9_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd9 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write9 = dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write9;
  return 0;
}

// # of bundles = 3
// dark_weights_normed_update_0_read
//	dark_weights_normed_rd0
//	dark_weights_normed_rd1
//	dark_weights_normed_rd2
//	dark_weights_normed_rd3
//	dark_weights_normed_rd4
//	dark_weights_normed_rd5
//	dark_weights_normed_rd6
//	dark_weights_normed_rd7
//	dark_weights_normed_rd8
//	dark_weights_normed_rd9
//	dark_weights_normed_rd10
//	dark_weights_normed_rd11
//	dark_weights_normed_rd12
//	dark_weights_normed_rd13
//	dark_weights_normed_rd14
//	dark_weights_normed_rd15
//	dark_weights_normed_rd16
//	dark_weights_normed_rd17
//	dark_weights_normed_rd18
//	dark_weights_normed_rd19
//	dark_weights_normed_rd20
//	dark_weights_normed_rd21
//	dark_weights_normed_rd22
//	dark_weights_normed_rd23
//	dark_weights_normed_rd24
//	dark_weights_normed_rd25
//	dark_weights_normed_rd26
//	dark_weights_normed_rd27
//	dark_weights_normed_rd28
//	dark_weights_normed_rd29
//	dark_weights_normed_rd30
//	dark_weights_normed_rd31
inline hw_uint<512> dark_weights_dark_weights_normed_update_0_read_bundle_read(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_weights_normed_rd0
    // dark_weights_normed_rd1
    // dark_weights_normed_rd2
    // dark_weights_normed_rd3
    // dark_weights_normed_rd4
    // dark_weights_normed_rd5
    // dark_weights_normed_rd6
    // dark_weights_normed_rd7
    // dark_weights_normed_rd8
    // dark_weights_normed_rd9
    // dark_weights_normed_rd10
    // dark_weights_normed_rd11
    // dark_weights_normed_rd12
    // dark_weights_normed_rd13
    // dark_weights_normed_rd14
    // dark_weights_normed_rd15
    // dark_weights_normed_rd16
    // dark_weights_normed_rd17
    // dark_weights_normed_rd18
    // dark_weights_normed_rd19
    // dark_weights_normed_rd20
    // dark_weights_normed_rd21
    // dark_weights_normed_rd22
    // dark_weights_normed_rd23
    // dark_weights_normed_rd24
    // dark_weights_normed_rd25
    // dark_weights_normed_rd26
    // dark_weights_normed_rd27
    // dark_weights_normed_rd28
    // dark_weights_normed_rd29
    // dark_weights_normed_rd30
    // dark_weights_normed_rd31

	hw_uint<512> result;
	hw_uint<16> dark_weights_normed_rd0_res = dark_weights_normed_rd0_select(dark_weights, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_weights_normed_rd0_res);
	hw_uint<16> dark_weights_normed_rd1_res = dark_weights_normed_rd1_select(dark_weights, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_weights_normed_rd1_res);
	hw_uint<16> dark_weights_normed_rd2_res = dark_weights_normed_rd2_select(dark_weights, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_weights_normed_rd2_res);
	hw_uint<16> dark_weights_normed_rd3_res = dark_weights_normed_rd3_select(dark_weights, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_weights_normed_rd3_res);
	hw_uint<16> dark_weights_normed_rd4_res = dark_weights_normed_rd4_select(dark_weights, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_weights_normed_rd4_res);
	hw_uint<16> dark_weights_normed_rd5_res = dark_weights_normed_rd5_select(dark_weights, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_weights_normed_rd5_res);
	hw_uint<16> dark_weights_normed_rd6_res = dark_weights_normed_rd6_select(dark_weights, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_weights_normed_rd6_res);
	hw_uint<16> dark_weights_normed_rd7_res = dark_weights_normed_rd7_select(dark_weights, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_weights_normed_rd7_res);
	hw_uint<16> dark_weights_normed_rd8_res = dark_weights_normed_rd8_select(dark_weights, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_weights_normed_rd8_res);
	hw_uint<16> dark_weights_normed_rd9_res = dark_weights_normed_rd9_select(dark_weights, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_weights_normed_rd9_res);
	hw_uint<16> dark_weights_normed_rd10_res = dark_weights_normed_rd10_select(dark_weights, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_weights_normed_rd10_res);
	hw_uint<16> dark_weights_normed_rd11_res = dark_weights_normed_rd11_select(dark_weights, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_weights_normed_rd11_res);
	hw_uint<16> dark_weights_normed_rd12_res = dark_weights_normed_rd12_select(dark_weights, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_weights_normed_rd12_res);
	hw_uint<16> dark_weights_normed_rd13_res = dark_weights_normed_rd13_select(dark_weights, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_weights_normed_rd13_res);
	hw_uint<16> dark_weights_normed_rd14_res = dark_weights_normed_rd14_select(dark_weights, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_weights_normed_rd14_res);
	hw_uint<16> dark_weights_normed_rd15_res = dark_weights_normed_rd15_select(dark_weights, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_weights_normed_rd15_res);
	hw_uint<16> dark_weights_normed_rd16_res = dark_weights_normed_rd16_select(dark_weights, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_weights_normed_rd16_res);
	hw_uint<16> dark_weights_normed_rd17_res = dark_weights_normed_rd17_select(dark_weights, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_weights_normed_rd17_res);
	hw_uint<16> dark_weights_normed_rd18_res = dark_weights_normed_rd18_select(dark_weights, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_weights_normed_rd18_res);
	hw_uint<16> dark_weights_normed_rd19_res = dark_weights_normed_rd19_select(dark_weights, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_weights_normed_rd19_res);
	hw_uint<16> dark_weights_normed_rd20_res = dark_weights_normed_rd20_select(dark_weights, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_weights_normed_rd20_res);
	hw_uint<16> dark_weights_normed_rd21_res = dark_weights_normed_rd21_select(dark_weights, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_weights_normed_rd21_res);
	hw_uint<16> dark_weights_normed_rd22_res = dark_weights_normed_rd22_select(dark_weights, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_weights_normed_rd22_res);
	hw_uint<16> dark_weights_normed_rd23_res = dark_weights_normed_rd23_select(dark_weights, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_weights_normed_rd23_res);
	hw_uint<16> dark_weights_normed_rd24_res = dark_weights_normed_rd24_select(dark_weights, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_weights_normed_rd24_res);
	hw_uint<16> dark_weights_normed_rd25_res = dark_weights_normed_rd25_select(dark_weights, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_weights_normed_rd25_res);
	hw_uint<16> dark_weights_normed_rd26_res = dark_weights_normed_rd26_select(dark_weights, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_weights_normed_rd26_res);
	hw_uint<16> dark_weights_normed_rd27_res = dark_weights_normed_rd27_select(dark_weights, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_weights_normed_rd27_res);
	hw_uint<16> dark_weights_normed_rd28_res = dark_weights_normed_rd28_select(dark_weights, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_weights_normed_rd28_res);
	hw_uint<16> dark_weights_normed_rd29_res = dark_weights_normed_rd29_select(dark_weights, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_weights_normed_rd29_res);
	hw_uint<16> dark_weights_normed_rd30_res = dark_weights_normed_rd30_select(dark_weights, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_weights_normed_rd30_res);
	hw_uint<16> dark_weights_normed_rd31_res = dark_weights_normed_rd31_select(dark_weights, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_weights_normed_rd31_res);
	return result;
}

// dark_weights_update_0_write
//	dark_weights_dark_weights_update_0_write0
//	dark_weights_dark_weights_update_0_write1
//	dark_weights_dark_weights_update_0_write2
//	dark_weights_dark_weights_update_0_write3
//	dark_weights_dark_weights_update_0_write4
//	dark_weights_dark_weights_update_0_write5
//	dark_weights_dark_weights_update_0_write6
//	dark_weights_dark_weights_update_0_write7
//	dark_weights_dark_weights_update_0_write8
//	dark_weights_dark_weights_update_0_write9
//	dark_weights_dark_weights_update_0_write10
//	dark_weights_dark_weights_update_0_write11
//	dark_weights_dark_weights_update_0_write12
//	dark_weights_dark_weights_update_0_write13
//	dark_weights_dark_weights_update_0_write14
//	dark_weights_dark_weights_update_0_write15
//	dark_weights_dark_weights_update_0_write16
//	dark_weights_dark_weights_update_0_write17
//	dark_weights_dark_weights_update_0_write18
//	dark_weights_dark_weights_update_0_write19
//	dark_weights_dark_weights_update_0_write20
//	dark_weights_dark_weights_update_0_write21
//	dark_weights_dark_weights_update_0_write22
//	dark_weights_dark_weights_update_0_write23
//	dark_weights_dark_weights_update_0_write24
//	dark_weights_dark_weights_update_0_write25
//	dark_weights_dark_weights_update_0_write26
//	dark_weights_dark_weights_update_0_write27
//	dark_weights_dark_weights_update_0_write28
//	dark_weights_dark_weights_update_0_write29
//	dark_weights_dark_weights_update_0_write30
//	dark_weights_dark_weights_update_0_write31
inline void dark_weights_dark_weights_update_0_write_bundle_write(hw_uint<512>& dark_weights_update_0_write, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_weights_dark_weights_update_0_write0_res = dark_weights_update_0_write.extract<0, 15>();
	dark_weights_dark_weights_update_0_write0_write(dark_weights_dark_weights_update_0_write0_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write1_res = dark_weights_update_0_write.extract<16, 31>();
	dark_weights_dark_weights_update_0_write1_write(dark_weights_dark_weights_update_0_write1_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write2_res = dark_weights_update_0_write.extract<32, 47>();
	dark_weights_dark_weights_update_0_write2_write(dark_weights_dark_weights_update_0_write2_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write3_res = dark_weights_update_0_write.extract<48, 63>();
	dark_weights_dark_weights_update_0_write3_write(dark_weights_dark_weights_update_0_write3_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write4_res = dark_weights_update_0_write.extract<64, 79>();
	dark_weights_dark_weights_update_0_write4_write(dark_weights_dark_weights_update_0_write4_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write5_res = dark_weights_update_0_write.extract<80, 95>();
	dark_weights_dark_weights_update_0_write5_write(dark_weights_dark_weights_update_0_write5_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write6_res = dark_weights_update_0_write.extract<96, 111>();
	dark_weights_dark_weights_update_0_write6_write(dark_weights_dark_weights_update_0_write6_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write7_res = dark_weights_update_0_write.extract<112, 127>();
	dark_weights_dark_weights_update_0_write7_write(dark_weights_dark_weights_update_0_write7_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write8_res = dark_weights_update_0_write.extract<128, 143>();
	dark_weights_dark_weights_update_0_write8_write(dark_weights_dark_weights_update_0_write8_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write9_res = dark_weights_update_0_write.extract<144, 159>();
	dark_weights_dark_weights_update_0_write9_write(dark_weights_dark_weights_update_0_write9_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write10_res = dark_weights_update_0_write.extract<160, 175>();
	dark_weights_dark_weights_update_0_write10_write(dark_weights_dark_weights_update_0_write10_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write11_res = dark_weights_update_0_write.extract<176, 191>();
	dark_weights_dark_weights_update_0_write11_write(dark_weights_dark_weights_update_0_write11_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write12_res = dark_weights_update_0_write.extract<192, 207>();
	dark_weights_dark_weights_update_0_write12_write(dark_weights_dark_weights_update_0_write12_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write13_res = dark_weights_update_0_write.extract<208, 223>();
	dark_weights_dark_weights_update_0_write13_write(dark_weights_dark_weights_update_0_write13_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write14_res = dark_weights_update_0_write.extract<224, 239>();
	dark_weights_dark_weights_update_0_write14_write(dark_weights_dark_weights_update_0_write14_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write15_res = dark_weights_update_0_write.extract<240, 255>();
	dark_weights_dark_weights_update_0_write15_write(dark_weights_dark_weights_update_0_write15_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write16_res = dark_weights_update_0_write.extract<256, 271>();
	dark_weights_dark_weights_update_0_write16_write(dark_weights_dark_weights_update_0_write16_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write17_res = dark_weights_update_0_write.extract<272, 287>();
	dark_weights_dark_weights_update_0_write17_write(dark_weights_dark_weights_update_0_write17_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write18_res = dark_weights_update_0_write.extract<288, 303>();
	dark_weights_dark_weights_update_0_write18_write(dark_weights_dark_weights_update_0_write18_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write19_res = dark_weights_update_0_write.extract<304, 319>();
	dark_weights_dark_weights_update_0_write19_write(dark_weights_dark_weights_update_0_write19_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write20_res = dark_weights_update_0_write.extract<320, 335>();
	dark_weights_dark_weights_update_0_write20_write(dark_weights_dark_weights_update_0_write20_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write21_res = dark_weights_update_0_write.extract<336, 351>();
	dark_weights_dark_weights_update_0_write21_write(dark_weights_dark_weights_update_0_write21_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write22_res = dark_weights_update_0_write.extract<352, 367>();
	dark_weights_dark_weights_update_0_write22_write(dark_weights_dark_weights_update_0_write22_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write23_res = dark_weights_update_0_write.extract<368, 383>();
	dark_weights_dark_weights_update_0_write23_write(dark_weights_dark_weights_update_0_write23_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write24_res = dark_weights_update_0_write.extract<384, 399>();
	dark_weights_dark_weights_update_0_write24_write(dark_weights_dark_weights_update_0_write24_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write25_res = dark_weights_update_0_write.extract<400, 415>();
	dark_weights_dark_weights_update_0_write25_write(dark_weights_dark_weights_update_0_write25_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write26_res = dark_weights_update_0_write.extract<416, 431>();
	dark_weights_dark_weights_update_0_write26_write(dark_weights_dark_weights_update_0_write26_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write27_res = dark_weights_update_0_write.extract<432, 447>();
	dark_weights_dark_weights_update_0_write27_write(dark_weights_dark_weights_update_0_write27_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write28_res = dark_weights_update_0_write.extract<448, 463>();
	dark_weights_dark_weights_update_0_write28_write(dark_weights_dark_weights_update_0_write28_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write29_res = dark_weights_update_0_write.extract<464, 479>();
	dark_weights_dark_weights_update_0_write29_write(dark_weights_dark_weights_update_0_write29_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write30_res = dark_weights_update_0_write.extract<480, 495>();
	dark_weights_dark_weights_update_0_write30_write(dark_weights_dark_weights_update_0_write30_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write31_res = dark_weights_update_0_write.extract<496, 511>();
	dark_weights_dark_weights_update_0_write31_write(dark_weights_dark_weights_update_0_write31_res, dark_weights, d0, d1, dynamic_address);
}

// weight_sums_update_0_read
//	weight_sums_rd0
//	weight_sums_rd1
//	weight_sums_rd2
//	weight_sums_rd3
//	weight_sums_rd4
//	weight_sums_rd5
//	weight_sums_rd6
//	weight_sums_rd7
//	weight_sums_rd8
//	weight_sums_rd9
//	weight_sums_rd10
//	weight_sums_rd11
//	weight_sums_rd12
//	weight_sums_rd13
//	weight_sums_rd14
//	weight_sums_rd15
//	weight_sums_rd16
//	weight_sums_rd17
//	weight_sums_rd18
//	weight_sums_rd19
//	weight_sums_rd20
//	weight_sums_rd21
//	weight_sums_rd22
//	weight_sums_rd23
//	weight_sums_rd24
//	weight_sums_rd25
//	weight_sums_rd26
//	weight_sums_rd27
//	weight_sums_rd28
//	weight_sums_rd29
//	weight_sums_rd30
//	weight_sums_rd31
inline hw_uint<512> dark_weights_weight_sums_update_0_read_bundle_read(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // weight_sums_rd0
    // weight_sums_rd1
    // weight_sums_rd2
    // weight_sums_rd3
    // weight_sums_rd4
    // weight_sums_rd5
    // weight_sums_rd6
    // weight_sums_rd7
    // weight_sums_rd8
    // weight_sums_rd9
    // weight_sums_rd10
    // weight_sums_rd11
    // weight_sums_rd12
    // weight_sums_rd13
    // weight_sums_rd14
    // weight_sums_rd15
    // weight_sums_rd16
    // weight_sums_rd17
    // weight_sums_rd18
    // weight_sums_rd19
    // weight_sums_rd20
    // weight_sums_rd21
    // weight_sums_rd22
    // weight_sums_rd23
    // weight_sums_rd24
    // weight_sums_rd25
    // weight_sums_rd26
    // weight_sums_rd27
    // weight_sums_rd28
    // weight_sums_rd29
    // weight_sums_rd30
    // weight_sums_rd31

	hw_uint<512> result;
	hw_uint<16> weight_sums_rd0_res = weight_sums_rd0_select(dark_weights, d0, d1, dynamic_address);
	set_at<0, 512>(result, weight_sums_rd0_res);
	hw_uint<16> weight_sums_rd1_res = weight_sums_rd1_select(dark_weights, d0, d1, dynamic_address);
	set_at<16, 512>(result, weight_sums_rd1_res);
	hw_uint<16> weight_sums_rd2_res = weight_sums_rd2_select(dark_weights, d0, d1, dynamic_address);
	set_at<32, 512>(result, weight_sums_rd2_res);
	hw_uint<16> weight_sums_rd3_res = weight_sums_rd3_select(dark_weights, d0, d1, dynamic_address);
	set_at<48, 512>(result, weight_sums_rd3_res);
	hw_uint<16> weight_sums_rd4_res = weight_sums_rd4_select(dark_weights, d0, d1, dynamic_address);
	set_at<64, 512>(result, weight_sums_rd4_res);
	hw_uint<16> weight_sums_rd5_res = weight_sums_rd5_select(dark_weights, d0, d1, dynamic_address);
	set_at<80, 512>(result, weight_sums_rd5_res);
	hw_uint<16> weight_sums_rd6_res = weight_sums_rd6_select(dark_weights, d0, d1, dynamic_address);
	set_at<96, 512>(result, weight_sums_rd6_res);
	hw_uint<16> weight_sums_rd7_res = weight_sums_rd7_select(dark_weights, d0, d1, dynamic_address);
	set_at<112, 512>(result, weight_sums_rd7_res);
	hw_uint<16> weight_sums_rd8_res = weight_sums_rd8_select(dark_weights, d0, d1, dynamic_address);
	set_at<128, 512>(result, weight_sums_rd8_res);
	hw_uint<16> weight_sums_rd9_res = weight_sums_rd9_select(dark_weights, d0, d1, dynamic_address);
	set_at<144, 512>(result, weight_sums_rd9_res);
	hw_uint<16> weight_sums_rd10_res = weight_sums_rd10_select(dark_weights, d0, d1, dynamic_address);
	set_at<160, 512>(result, weight_sums_rd10_res);
	hw_uint<16> weight_sums_rd11_res = weight_sums_rd11_select(dark_weights, d0, d1, dynamic_address);
	set_at<176, 512>(result, weight_sums_rd11_res);
	hw_uint<16> weight_sums_rd12_res = weight_sums_rd12_select(dark_weights, d0, d1, dynamic_address);
	set_at<192, 512>(result, weight_sums_rd12_res);
	hw_uint<16> weight_sums_rd13_res = weight_sums_rd13_select(dark_weights, d0, d1, dynamic_address);
	set_at<208, 512>(result, weight_sums_rd13_res);
	hw_uint<16> weight_sums_rd14_res = weight_sums_rd14_select(dark_weights, d0, d1, dynamic_address);
	set_at<224, 512>(result, weight_sums_rd14_res);
	hw_uint<16> weight_sums_rd15_res = weight_sums_rd15_select(dark_weights, d0, d1, dynamic_address);
	set_at<240, 512>(result, weight_sums_rd15_res);
	hw_uint<16> weight_sums_rd16_res = weight_sums_rd16_select(dark_weights, d0, d1, dynamic_address);
	set_at<256, 512>(result, weight_sums_rd16_res);
	hw_uint<16> weight_sums_rd17_res = weight_sums_rd17_select(dark_weights, d0, d1, dynamic_address);
	set_at<272, 512>(result, weight_sums_rd17_res);
	hw_uint<16> weight_sums_rd18_res = weight_sums_rd18_select(dark_weights, d0, d1, dynamic_address);
	set_at<288, 512>(result, weight_sums_rd18_res);
	hw_uint<16> weight_sums_rd19_res = weight_sums_rd19_select(dark_weights, d0, d1, dynamic_address);
	set_at<304, 512>(result, weight_sums_rd19_res);
	hw_uint<16> weight_sums_rd20_res = weight_sums_rd20_select(dark_weights, d0, d1, dynamic_address);
	set_at<320, 512>(result, weight_sums_rd20_res);
	hw_uint<16> weight_sums_rd21_res = weight_sums_rd21_select(dark_weights, d0, d1, dynamic_address);
	set_at<336, 512>(result, weight_sums_rd21_res);
	hw_uint<16> weight_sums_rd22_res = weight_sums_rd22_select(dark_weights, d0, d1, dynamic_address);
	set_at<352, 512>(result, weight_sums_rd22_res);
	hw_uint<16> weight_sums_rd23_res = weight_sums_rd23_select(dark_weights, d0, d1, dynamic_address);
	set_at<368, 512>(result, weight_sums_rd23_res);
	hw_uint<16> weight_sums_rd24_res = weight_sums_rd24_select(dark_weights, d0, d1, dynamic_address);
	set_at<384, 512>(result, weight_sums_rd24_res);
	hw_uint<16> weight_sums_rd25_res = weight_sums_rd25_select(dark_weights, d0, d1, dynamic_address);
	set_at<400, 512>(result, weight_sums_rd25_res);
	hw_uint<16> weight_sums_rd26_res = weight_sums_rd26_select(dark_weights, d0, d1, dynamic_address);
	set_at<416, 512>(result, weight_sums_rd26_res);
	hw_uint<16> weight_sums_rd27_res = weight_sums_rd27_select(dark_weights, d0, d1, dynamic_address);
	set_at<432, 512>(result, weight_sums_rd27_res);
	hw_uint<16> weight_sums_rd28_res = weight_sums_rd28_select(dark_weights, d0, d1, dynamic_address);
	set_at<448, 512>(result, weight_sums_rd28_res);
	hw_uint<16> weight_sums_rd29_res = weight_sums_rd29_select(dark_weights, d0, d1, dynamic_address);
	set_at<464, 512>(result, weight_sums_rd29_res);
	hw_uint<16> weight_sums_rd30_res = weight_sums_rd30_select(dark_weights, d0, d1, dynamic_address);
	set_at<480, 512>(result, weight_sums_rd30_res);
	hw_uint<16> weight_sums_rd31_res = weight_sums_rd31_select(dark_weights, d0, d1, dynamic_address);
	set_at<496, 512>(result, weight_sums_rd31_res);
	return result;
}

#include "hw_classes.h"

struct dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 64
	// # of read delays: 64
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	fifo<hw_uint<16>, 64> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(63 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9_cache {
	// RAM Box: {[0, 1920], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 6
  // 0, 1, 62, 63, 124, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 60> f7;
	hw_uint<16> f8;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_124() {
		return f8;
	}

	inline hw_uint<16> peek_125() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9_cache {
	// RAM Box: {[1, 1889], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9_cache {
	// RAM Box: {[10, 1898], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9_cache {
	// RAM Box: {[11, 1899], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9_cache {
	// RAM Box: {[12, 1900], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9_cache {
	// RAM Box: {[13, 1901], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9_cache {
	// RAM Box: {[14, 1902], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9_cache {
	// RAM Box: {[15, 1903], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9_cache {
	// RAM Box: {[16, 1904], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9_cache {
	// RAM Box: {[17, 1905], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9_cache {
	// RAM Box: {[18, 1906], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9_cache {
	// RAM Box: {[19, 1907], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9_cache {
	// RAM Box: {[2, 1890], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9_cache {
	// RAM Box: {[20, 1908], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9_cache {
	// RAM Box: {[21, 1909], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9_cache {
	// RAM Box: {[22, 1910], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9_cache {
	// RAM Box: {[23, 1911], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9_cache {
	// RAM Box: {[24, 1912], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9_cache {
	// RAM Box: {[25, 1913], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9_cache {
	// RAM Box: {[26, 1914], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9_cache {
	// RAM Box: {[27, 1915], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9_cache {
	// RAM Box: {[28, 1916], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9_cache {
	// RAM Box: {[29, 1917], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9_cache {
	// RAM Box: {[3, 1891], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9_cache {
	// RAM Box: {[30, 1918], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9_cache {
	// RAM Box: {[-1, 1919], [-1, 1079]}
	// Capacity: 127
	// # of read delays: 7
  // 0, 1, 2, 63, 64, 125, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 60> f5;
	hw_uint<16> f6;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 60> f9;
	hw_uint<16> f10;
	hw_uint<16> f12;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_2() {
		return f4;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_64() {
		return f8;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<16> peek_125() {
		return f10;
	}

	inline hw_uint<16> peek_126() {
		return f12;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f12 = f10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9_cache {
	// RAM Box: {[4, 1892], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9_cache {
	// RAM Box: {[5, 1893], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9_cache {
	// RAM Box: {[6, 1894], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9_cache {
	// RAM Box: {[7, 1895], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9_cache {
	// RAM Box: {[8, 1896], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9_cache {
	// RAM Box: {[9, 1897], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct dark_weights_normed_cache {
  // # of banks: 64
  dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0_cache dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0;
  dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1_cache dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1;
  dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10_cache dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10;
  dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11_cache dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11;
  dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12_cache dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12;
  dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13_cache dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13;
  dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14_cache dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14;
  dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15_cache dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15;
  dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16_cache dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16;
  dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17_cache dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17;
  dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18_cache dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18;
  dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19_cache dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19;
  dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2_cache dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2;
  dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20_cache dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20;
  dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21_cache dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21;
  dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22_cache dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22;
  dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23_cache dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23;
  dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24_cache dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24;
  dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25_cache dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25;
  dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26_cache dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26;
  dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27_cache dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27;
  dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28_cache dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28;
  dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29_cache dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29;
  dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3_cache dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3;
  dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30_cache dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30;
  dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31_cache dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31;
  dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4_cache dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4;
  dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5_cache dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5;
  dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6_cache dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6;
  dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7_cache dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7;
  dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8_cache dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8;
  dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9_cache dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9;
  dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9;
  dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9_cache dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9;
};



inline void dark_weights_normed_dark_weights_normed_update_0_write0_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write0, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0.push(dark_weights_normed_dark_weights_normed_update_0_write0);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write0);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write1_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write1, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1.push(dark_weights_normed_dark_weights_normed_update_0_write1);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write1);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write10_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write10, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10.push(dark_weights_normed_dark_weights_normed_update_0_write10);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write10);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write11_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write11, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11.push(dark_weights_normed_dark_weights_normed_update_0_write11);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write11);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write12_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write12, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12.push(dark_weights_normed_dark_weights_normed_update_0_write12);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write12);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write13_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write13, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13.push(dark_weights_normed_dark_weights_normed_update_0_write13);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write13);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write14_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write14, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14.push(dark_weights_normed_dark_weights_normed_update_0_write14);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write14);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write15_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write15, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15.push(dark_weights_normed_dark_weights_normed_update_0_write15);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write15);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write16_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write16, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16.push(dark_weights_normed_dark_weights_normed_update_0_write16);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write16);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write17_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write17, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17.push(dark_weights_normed_dark_weights_normed_update_0_write17);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write17);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write18_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write18, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18.push(dark_weights_normed_dark_weights_normed_update_0_write18);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write18);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write19_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write19, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19.push(dark_weights_normed_dark_weights_normed_update_0_write19);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write19);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write2_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write2, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2.push(dark_weights_normed_dark_weights_normed_update_0_write2);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write2);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write20_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write20, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20.push(dark_weights_normed_dark_weights_normed_update_0_write20);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write20);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write21_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write21, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21.push(dark_weights_normed_dark_weights_normed_update_0_write21);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write21);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write22_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write22, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22.push(dark_weights_normed_dark_weights_normed_update_0_write22);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write22);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write23_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write23, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23.push(dark_weights_normed_dark_weights_normed_update_0_write23);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write23);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write24_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write24, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24.push(dark_weights_normed_dark_weights_normed_update_0_write24);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write24);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write25_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write25, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25.push(dark_weights_normed_dark_weights_normed_update_0_write25);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write25);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write26_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write26, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26.push(dark_weights_normed_dark_weights_normed_update_0_write26);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write26);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write27_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write27, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27.push(dark_weights_normed_dark_weights_normed_update_0_write27);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write27);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write28_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write28, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28.push(dark_weights_normed_dark_weights_normed_update_0_write28);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write28);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write29_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write29, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29.push(dark_weights_normed_dark_weights_normed_update_0_write29);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write29);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write3_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write3, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3.push(dark_weights_normed_dark_weights_normed_update_0_write3);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write3);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write30_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write30, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30.push(dark_weights_normed_dark_weights_normed_update_0_write30);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write30);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write31_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write31, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31.push(dark_weights_normed_dark_weights_normed_update_0_write31);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write31);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write4_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write4, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4.push(dark_weights_normed_dark_weights_normed_update_0_write4);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write4);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write5_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write5, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5.push(dark_weights_normed_dark_weights_normed_update_0_write5);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write5);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write6_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write6, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6.push(dark_weights_normed_dark_weights_normed_update_0_write6);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write6);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write7_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write7, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7.push(dark_weights_normed_dark_weights_normed_update_0_write7);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write7);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write8_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write8, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8.push(dark_weights_normed_dark_weights_normed_update_0_write8);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write8);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write9_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write9, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9.push(dark_weights_normed_dark_weights_normed_update_0_write9);
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.push(dark_weights_normed_dark_weights_normed_update_0_write9);
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd0_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd0 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[-1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_126();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd1_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd1 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[-1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_64();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd10_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd10 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd100_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd100 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd101_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd101 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd102_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd102 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd103_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd103 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd104_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd104 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd105_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd105 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd106_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd106 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd107_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd107 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd108_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd108 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd109_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd109 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd11_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd11 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd110_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd110 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd111_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd111 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd112_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd112 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd113_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd113 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd114_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd114 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd115_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd115 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd116_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd116 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd117_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd117 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd118_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd118 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd119_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd119 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd12_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd12 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd120_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd120 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd121_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd121 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd122_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd122 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd123_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd123 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd124_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd124 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd125_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd125 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd126_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd126 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd127_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd127 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd128_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd128 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd129_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd129 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd13_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd13 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd130_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd130 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd131_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd131 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd132_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd132 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd133_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd133 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd134_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd134 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd135_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd135 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd136_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd136 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd137_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd137 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd138_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd138 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd139_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd139 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd14_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd14 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd140_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd140 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd141_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd141 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd142_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd142 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd143_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd143 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd144_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd144 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd145_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd145 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd146_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd146 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd147_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd147 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd148_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd148 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd149_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd149 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd15_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd15 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd150_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd150 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd151_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd151 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd152_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd152 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd153_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd153 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd154_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd154 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd155_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd155 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd156_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd156 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd157_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd157 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd158_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd158 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd159_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd159 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd16_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd16 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd160_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd160 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd161_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd161 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd162_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd162 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd163_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd163 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd164_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd164 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd165_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd165 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd166_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd166 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd167_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd167 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd168_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd168 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd169_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd169 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd17_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd17 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd170_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd170 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd171_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd171 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd172_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd172 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd173_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd173 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd174_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd174 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd175_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd175 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd176_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd176 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd177_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd177 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd178_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd178 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd179_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd179 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd18_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd18 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd180_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd180 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd181_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd181 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd182_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd182 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd183_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd183 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd184_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd184 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd185_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd185 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd186_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd186 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd187_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd187 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd188_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd188 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd189_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd189 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd19_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd19 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd190_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd190 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd191_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd191 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd192_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd192 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd193_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd193 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd194_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd194 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd195_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd195 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd196_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd196 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd197_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd197 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd198_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd198 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd199_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd199 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd2_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd2 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[-1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_2();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd20_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd20 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd200_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd200 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd201_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd201 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd202_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd202 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd203_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd203 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd204_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd204 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd205_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd205 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd206_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd206 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd207_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd207 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd208_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd208 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd209_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd209 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd21_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd21 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd210_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd210 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd211_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd211 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd212_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd212 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd213_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd213 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd214_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd214 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd215_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd215 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd216_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd216 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd217_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd217 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd218_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd218 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd219_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd219 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd22_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd22 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd220_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd220 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd221_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd221 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd222_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd222 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd223_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd223 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd224_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd224 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd225_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd225 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd226_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd226 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd227_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd227 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd228_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd228 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd229_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd229 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd23_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd23 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd230_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd230 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd231_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd231 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd232_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd232 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd233_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd233 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd234_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd234 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd235_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd235 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd236_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd236 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd237_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd237 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd238_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd238 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd239_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd239 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd24_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd24 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd240_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd240 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd241_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd241 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd242_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd242 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd243_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd243 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd244_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd244 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd245_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd245 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd246_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd246 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd247_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd247 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd248_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd248 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd249_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd249 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd25_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd25 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd250_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd250 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd251_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd251 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd252_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd252 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd253_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd253 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd254_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd254 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd255_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd255 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd256_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd256 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd257_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd257 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd258_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd258 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd259_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd259 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd26_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd26 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd260_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd260 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd261_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd261 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd262_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd262 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd263_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd263 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd264_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd264 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd265_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd265 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd266_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd266 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd267_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd267 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd268_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd268 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd269_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd269 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd27_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd27 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd270_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd270 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd271_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd271 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd272_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd272 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd273_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd273 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd274_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd274 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd275_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd275 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd276_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd276 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd277_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd277 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd278_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd278 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd279_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd279 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd28_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd28 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd280_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd280 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd281_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd281 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd282_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd282 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd283_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd283 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd284_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd284 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd285_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd285 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_124();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd286_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd286 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_62();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd287_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd287 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_0();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd29_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd29 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd3_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd3 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd30_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd30 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd31_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd31 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd32_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd32 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd33_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd33 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd34_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd34 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd35_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd35 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd36_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd36 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd37_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd37 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd38_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd38 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd39_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd39 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd4_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd4 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd40_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd40 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd41_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd41 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd42_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd42 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd43_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd43 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd44_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd44 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd45_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd45 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd46_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd46 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd47_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd47 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd48_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd48 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd49_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd49 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd5_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd5 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd50_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd50 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd51_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd51 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd52_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd52 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd53_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd53 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd54_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd54 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd55_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd55 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd56_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd56 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd57_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd57 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd58_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd58 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd59_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd59 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd6_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd6 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd60_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd60 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd61_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd61 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd62_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd62 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd63_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd63 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd64_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd64 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd65_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd65 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd66_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd66 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd67_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd67 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd68_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd68 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd69_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd69 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd7_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd7 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd70_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd70 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd71_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd71 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd72_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd72 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd73_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd73 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd74_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd74 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd75_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd75 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd76_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd76 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd77_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd77 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd78_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd78 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd79_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd79 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd8_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd8 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd80_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd80 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd81_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd81 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd82_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd82 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd83_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd83 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd84_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd84 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd85_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd85 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd86_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd86 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd87_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd87 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd88_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd88 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd89_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd89 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd9_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd9 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd90_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd90 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd91_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd91 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd92_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd92 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd93_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd93 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd94_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd94 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd95_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd95 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd96_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd96 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd97_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd97 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_63();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd98_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd98 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_merged_banks_9.peek_1();
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_blur_1_rd99_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_blur_1_rd99 read pattern: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Read schedule : { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_merged_banks_9.peek_125();
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd0_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9.peek(/* one reader or all rams */ (1078 - d1 >= 0) ? (63) : (-1079 + d1 == 0) ? ((60 - d0)) : 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

// # of bundles = 3
// dark_weights_normed_gauss_blur_1_update_0_read
//	dark_weights_normed_gauss_blur_1_rd0
//	dark_weights_normed_gauss_blur_1_rd1
//	dark_weights_normed_gauss_blur_1_rd2
//	dark_weights_normed_gauss_blur_1_rd3
//	dark_weights_normed_gauss_blur_1_rd4
//	dark_weights_normed_gauss_blur_1_rd5
//	dark_weights_normed_gauss_blur_1_rd6
//	dark_weights_normed_gauss_blur_1_rd7
//	dark_weights_normed_gauss_blur_1_rd8
//	dark_weights_normed_gauss_blur_1_rd9
//	dark_weights_normed_gauss_blur_1_rd10
//	dark_weights_normed_gauss_blur_1_rd11
//	dark_weights_normed_gauss_blur_1_rd12
//	dark_weights_normed_gauss_blur_1_rd13
//	dark_weights_normed_gauss_blur_1_rd14
//	dark_weights_normed_gauss_blur_1_rd15
//	dark_weights_normed_gauss_blur_1_rd16
//	dark_weights_normed_gauss_blur_1_rd17
//	dark_weights_normed_gauss_blur_1_rd18
//	dark_weights_normed_gauss_blur_1_rd19
//	dark_weights_normed_gauss_blur_1_rd20
//	dark_weights_normed_gauss_blur_1_rd21
//	dark_weights_normed_gauss_blur_1_rd22
//	dark_weights_normed_gauss_blur_1_rd23
//	dark_weights_normed_gauss_blur_1_rd24
//	dark_weights_normed_gauss_blur_1_rd25
//	dark_weights_normed_gauss_blur_1_rd26
//	dark_weights_normed_gauss_blur_1_rd27
//	dark_weights_normed_gauss_blur_1_rd28
//	dark_weights_normed_gauss_blur_1_rd29
//	dark_weights_normed_gauss_blur_1_rd30
//	dark_weights_normed_gauss_blur_1_rd31
//	dark_weights_normed_gauss_blur_1_rd32
//	dark_weights_normed_gauss_blur_1_rd33
//	dark_weights_normed_gauss_blur_1_rd34
//	dark_weights_normed_gauss_blur_1_rd35
//	dark_weights_normed_gauss_blur_1_rd36
//	dark_weights_normed_gauss_blur_1_rd37
//	dark_weights_normed_gauss_blur_1_rd38
//	dark_weights_normed_gauss_blur_1_rd39
//	dark_weights_normed_gauss_blur_1_rd40
//	dark_weights_normed_gauss_blur_1_rd41
//	dark_weights_normed_gauss_blur_1_rd42
//	dark_weights_normed_gauss_blur_1_rd43
//	dark_weights_normed_gauss_blur_1_rd44
//	dark_weights_normed_gauss_blur_1_rd45
//	dark_weights_normed_gauss_blur_1_rd46
//	dark_weights_normed_gauss_blur_1_rd47
//	dark_weights_normed_gauss_blur_1_rd48
//	dark_weights_normed_gauss_blur_1_rd49
//	dark_weights_normed_gauss_blur_1_rd50
//	dark_weights_normed_gauss_blur_1_rd51
//	dark_weights_normed_gauss_blur_1_rd52
//	dark_weights_normed_gauss_blur_1_rd53
//	dark_weights_normed_gauss_blur_1_rd54
//	dark_weights_normed_gauss_blur_1_rd55
//	dark_weights_normed_gauss_blur_1_rd56
//	dark_weights_normed_gauss_blur_1_rd57
//	dark_weights_normed_gauss_blur_1_rd58
//	dark_weights_normed_gauss_blur_1_rd59
//	dark_weights_normed_gauss_blur_1_rd60
//	dark_weights_normed_gauss_blur_1_rd61
//	dark_weights_normed_gauss_blur_1_rd62
//	dark_weights_normed_gauss_blur_1_rd63
//	dark_weights_normed_gauss_blur_1_rd64
//	dark_weights_normed_gauss_blur_1_rd65
//	dark_weights_normed_gauss_blur_1_rd66
//	dark_weights_normed_gauss_blur_1_rd67
//	dark_weights_normed_gauss_blur_1_rd68
//	dark_weights_normed_gauss_blur_1_rd69
//	dark_weights_normed_gauss_blur_1_rd70
//	dark_weights_normed_gauss_blur_1_rd71
//	dark_weights_normed_gauss_blur_1_rd72
//	dark_weights_normed_gauss_blur_1_rd73
//	dark_weights_normed_gauss_blur_1_rd74
//	dark_weights_normed_gauss_blur_1_rd75
//	dark_weights_normed_gauss_blur_1_rd76
//	dark_weights_normed_gauss_blur_1_rd77
//	dark_weights_normed_gauss_blur_1_rd78
//	dark_weights_normed_gauss_blur_1_rd79
//	dark_weights_normed_gauss_blur_1_rd80
//	dark_weights_normed_gauss_blur_1_rd81
//	dark_weights_normed_gauss_blur_1_rd82
//	dark_weights_normed_gauss_blur_1_rd83
//	dark_weights_normed_gauss_blur_1_rd84
//	dark_weights_normed_gauss_blur_1_rd85
//	dark_weights_normed_gauss_blur_1_rd86
//	dark_weights_normed_gauss_blur_1_rd87
//	dark_weights_normed_gauss_blur_1_rd88
//	dark_weights_normed_gauss_blur_1_rd89
//	dark_weights_normed_gauss_blur_1_rd90
//	dark_weights_normed_gauss_blur_1_rd91
//	dark_weights_normed_gauss_blur_1_rd92
//	dark_weights_normed_gauss_blur_1_rd93
//	dark_weights_normed_gauss_blur_1_rd94
//	dark_weights_normed_gauss_blur_1_rd95
//	dark_weights_normed_gauss_blur_1_rd96
//	dark_weights_normed_gauss_blur_1_rd97
//	dark_weights_normed_gauss_blur_1_rd98
//	dark_weights_normed_gauss_blur_1_rd99
//	dark_weights_normed_gauss_blur_1_rd100
//	dark_weights_normed_gauss_blur_1_rd101
//	dark_weights_normed_gauss_blur_1_rd102
//	dark_weights_normed_gauss_blur_1_rd103
//	dark_weights_normed_gauss_blur_1_rd104
//	dark_weights_normed_gauss_blur_1_rd105
//	dark_weights_normed_gauss_blur_1_rd106
//	dark_weights_normed_gauss_blur_1_rd107
//	dark_weights_normed_gauss_blur_1_rd108
//	dark_weights_normed_gauss_blur_1_rd109
//	dark_weights_normed_gauss_blur_1_rd110
//	dark_weights_normed_gauss_blur_1_rd111
//	dark_weights_normed_gauss_blur_1_rd112
//	dark_weights_normed_gauss_blur_1_rd113
//	dark_weights_normed_gauss_blur_1_rd114
//	dark_weights_normed_gauss_blur_1_rd115
//	dark_weights_normed_gauss_blur_1_rd116
//	dark_weights_normed_gauss_blur_1_rd117
//	dark_weights_normed_gauss_blur_1_rd118
//	dark_weights_normed_gauss_blur_1_rd119
//	dark_weights_normed_gauss_blur_1_rd120
//	dark_weights_normed_gauss_blur_1_rd121
//	dark_weights_normed_gauss_blur_1_rd122
//	dark_weights_normed_gauss_blur_1_rd123
//	dark_weights_normed_gauss_blur_1_rd124
//	dark_weights_normed_gauss_blur_1_rd125
//	dark_weights_normed_gauss_blur_1_rd126
//	dark_weights_normed_gauss_blur_1_rd127
//	dark_weights_normed_gauss_blur_1_rd128
//	dark_weights_normed_gauss_blur_1_rd129
//	dark_weights_normed_gauss_blur_1_rd130
//	dark_weights_normed_gauss_blur_1_rd131
//	dark_weights_normed_gauss_blur_1_rd132
//	dark_weights_normed_gauss_blur_1_rd133
//	dark_weights_normed_gauss_blur_1_rd134
//	dark_weights_normed_gauss_blur_1_rd135
//	dark_weights_normed_gauss_blur_1_rd136
//	dark_weights_normed_gauss_blur_1_rd137
//	dark_weights_normed_gauss_blur_1_rd138
//	dark_weights_normed_gauss_blur_1_rd139
//	dark_weights_normed_gauss_blur_1_rd140
//	dark_weights_normed_gauss_blur_1_rd141
//	dark_weights_normed_gauss_blur_1_rd142
//	dark_weights_normed_gauss_blur_1_rd143
//	dark_weights_normed_gauss_blur_1_rd144
//	dark_weights_normed_gauss_blur_1_rd145
//	dark_weights_normed_gauss_blur_1_rd146
//	dark_weights_normed_gauss_blur_1_rd147
//	dark_weights_normed_gauss_blur_1_rd148
//	dark_weights_normed_gauss_blur_1_rd149
//	dark_weights_normed_gauss_blur_1_rd150
//	dark_weights_normed_gauss_blur_1_rd151
//	dark_weights_normed_gauss_blur_1_rd152
//	dark_weights_normed_gauss_blur_1_rd153
//	dark_weights_normed_gauss_blur_1_rd154
//	dark_weights_normed_gauss_blur_1_rd155
//	dark_weights_normed_gauss_blur_1_rd156
//	dark_weights_normed_gauss_blur_1_rd157
//	dark_weights_normed_gauss_blur_1_rd158
//	dark_weights_normed_gauss_blur_1_rd159
//	dark_weights_normed_gauss_blur_1_rd160
//	dark_weights_normed_gauss_blur_1_rd161
//	dark_weights_normed_gauss_blur_1_rd162
//	dark_weights_normed_gauss_blur_1_rd163
//	dark_weights_normed_gauss_blur_1_rd164
//	dark_weights_normed_gauss_blur_1_rd165
//	dark_weights_normed_gauss_blur_1_rd166
//	dark_weights_normed_gauss_blur_1_rd167
//	dark_weights_normed_gauss_blur_1_rd168
//	dark_weights_normed_gauss_blur_1_rd169
//	dark_weights_normed_gauss_blur_1_rd170
//	dark_weights_normed_gauss_blur_1_rd171
//	dark_weights_normed_gauss_blur_1_rd172
//	dark_weights_normed_gauss_blur_1_rd173
//	dark_weights_normed_gauss_blur_1_rd174
//	dark_weights_normed_gauss_blur_1_rd175
//	dark_weights_normed_gauss_blur_1_rd176
//	dark_weights_normed_gauss_blur_1_rd177
//	dark_weights_normed_gauss_blur_1_rd178
//	dark_weights_normed_gauss_blur_1_rd179
//	dark_weights_normed_gauss_blur_1_rd180
//	dark_weights_normed_gauss_blur_1_rd181
//	dark_weights_normed_gauss_blur_1_rd182
//	dark_weights_normed_gauss_blur_1_rd183
//	dark_weights_normed_gauss_blur_1_rd184
//	dark_weights_normed_gauss_blur_1_rd185
//	dark_weights_normed_gauss_blur_1_rd186
//	dark_weights_normed_gauss_blur_1_rd187
//	dark_weights_normed_gauss_blur_1_rd188
//	dark_weights_normed_gauss_blur_1_rd189
//	dark_weights_normed_gauss_blur_1_rd190
//	dark_weights_normed_gauss_blur_1_rd191
//	dark_weights_normed_gauss_blur_1_rd192
//	dark_weights_normed_gauss_blur_1_rd193
//	dark_weights_normed_gauss_blur_1_rd194
//	dark_weights_normed_gauss_blur_1_rd195
//	dark_weights_normed_gauss_blur_1_rd196
//	dark_weights_normed_gauss_blur_1_rd197
//	dark_weights_normed_gauss_blur_1_rd198
//	dark_weights_normed_gauss_blur_1_rd199
//	dark_weights_normed_gauss_blur_1_rd200
//	dark_weights_normed_gauss_blur_1_rd201
//	dark_weights_normed_gauss_blur_1_rd202
//	dark_weights_normed_gauss_blur_1_rd203
//	dark_weights_normed_gauss_blur_1_rd204
//	dark_weights_normed_gauss_blur_1_rd205
//	dark_weights_normed_gauss_blur_1_rd206
//	dark_weights_normed_gauss_blur_1_rd207
//	dark_weights_normed_gauss_blur_1_rd208
//	dark_weights_normed_gauss_blur_1_rd209
//	dark_weights_normed_gauss_blur_1_rd210
//	dark_weights_normed_gauss_blur_1_rd211
//	dark_weights_normed_gauss_blur_1_rd212
//	dark_weights_normed_gauss_blur_1_rd213
//	dark_weights_normed_gauss_blur_1_rd214
//	dark_weights_normed_gauss_blur_1_rd215
//	dark_weights_normed_gauss_blur_1_rd216
//	dark_weights_normed_gauss_blur_1_rd217
//	dark_weights_normed_gauss_blur_1_rd218
//	dark_weights_normed_gauss_blur_1_rd219
//	dark_weights_normed_gauss_blur_1_rd220
//	dark_weights_normed_gauss_blur_1_rd221
//	dark_weights_normed_gauss_blur_1_rd222
//	dark_weights_normed_gauss_blur_1_rd223
//	dark_weights_normed_gauss_blur_1_rd224
//	dark_weights_normed_gauss_blur_1_rd225
//	dark_weights_normed_gauss_blur_1_rd226
//	dark_weights_normed_gauss_blur_1_rd227
//	dark_weights_normed_gauss_blur_1_rd228
//	dark_weights_normed_gauss_blur_1_rd229
//	dark_weights_normed_gauss_blur_1_rd230
//	dark_weights_normed_gauss_blur_1_rd231
//	dark_weights_normed_gauss_blur_1_rd232
//	dark_weights_normed_gauss_blur_1_rd233
//	dark_weights_normed_gauss_blur_1_rd234
//	dark_weights_normed_gauss_blur_1_rd235
//	dark_weights_normed_gauss_blur_1_rd236
//	dark_weights_normed_gauss_blur_1_rd237
//	dark_weights_normed_gauss_blur_1_rd238
//	dark_weights_normed_gauss_blur_1_rd239
//	dark_weights_normed_gauss_blur_1_rd240
//	dark_weights_normed_gauss_blur_1_rd241
//	dark_weights_normed_gauss_blur_1_rd242
//	dark_weights_normed_gauss_blur_1_rd243
//	dark_weights_normed_gauss_blur_1_rd244
//	dark_weights_normed_gauss_blur_1_rd245
//	dark_weights_normed_gauss_blur_1_rd246
//	dark_weights_normed_gauss_blur_1_rd247
//	dark_weights_normed_gauss_blur_1_rd248
//	dark_weights_normed_gauss_blur_1_rd249
//	dark_weights_normed_gauss_blur_1_rd250
//	dark_weights_normed_gauss_blur_1_rd251
//	dark_weights_normed_gauss_blur_1_rd252
//	dark_weights_normed_gauss_blur_1_rd253
//	dark_weights_normed_gauss_blur_1_rd254
//	dark_weights_normed_gauss_blur_1_rd255
//	dark_weights_normed_gauss_blur_1_rd256
//	dark_weights_normed_gauss_blur_1_rd257
//	dark_weights_normed_gauss_blur_1_rd258
//	dark_weights_normed_gauss_blur_1_rd259
//	dark_weights_normed_gauss_blur_1_rd260
//	dark_weights_normed_gauss_blur_1_rd261
//	dark_weights_normed_gauss_blur_1_rd262
//	dark_weights_normed_gauss_blur_1_rd263
//	dark_weights_normed_gauss_blur_1_rd264
//	dark_weights_normed_gauss_blur_1_rd265
//	dark_weights_normed_gauss_blur_1_rd266
//	dark_weights_normed_gauss_blur_1_rd267
//	dark_weights_normed_gauss_blur_1_rd268
//	dark_weights_normed_gauss_blur_1_rd269
//	dark_weights_normed_gauss_blur_1_rd270
//	dark_weights_normed_gauss_blur_1_rd271
//	dark_weights_normed_gauss_blur_1_rd272
//	dark_weights_normed_gauss_blur_1_rd273
//	dark_weights_normed_gauss_blur_1_rd274
//	dark_weights_normed_gauss_blur_1_rd275
//	dark_weights_normed_gauss_blur_1_rd276
//	dark_weights_normed_gauss_blur_1_rd277
//	dark_weights_normed_gauss_blur_1_rd278
//	dark_weights_normed_gauss_blur_1_rd279
//	dark_weights_normed_gauss_blur_1_rd280
//	dark_weights_normed_gauss_blur_1_rd281
//	dark_weights_normed_gauss_blur_1_rd282
//	dark_weights_normed_gauss_blur_1_rd283
//	dark_weights_normed_gauss_blur_1_rd284
//	dark_weights_normed_gauss_blur_1_rd285
//	dark_weights_normed_gauss_blur_1_rd286
//	dark_weights_normed_gauss_blur_1_rd287
inline hw_uint<4608> dark_weights_normed_dark_weights_normed_gauss_blur_1_update_0_read_bundle_read(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 288
    // dark_weights_normed_gauss_blur_1_rd0
    // dark_weights_normed_gauss_blur_1_rd1
    // dark_weights_normed_gauss_blur_1_rd2
    // dark_weights_normed_gauss_blur_1_rd3
    // dark_weights_normed_gauss_blur_1_rd4
    // dark_weights_normed_gauss_blur_1_rd5
    // dark_weights_normed_gauss_blur_1_rd6
    // dark_weights_normed_gauss_blur_1_rd7
    // dark_weights_normed_gauss_blur_1_rd8
    // dark_weights_normed_gauss_blur_1_rd9
    // dark_weights_normed_gauss_blur_1_rd10
    // dark_weights_normed_gauss_blur_1_rd11
    // dark_weights_normed_gauss_blur_1_rd12
    // dark_weights_normed_gauss_blur_1_rd13
    // dark_weights_normed_gauss_blur_1_rd14
    // dark_weights_normed_gauss_blur_1_rd15
    // dark_weights_normed_gauss_blur_1_rd16
    // dark_weights_normed_gauss_blur_1_rd17
    // dark_weights_normed_gauss_blur_1_rd18
    // dark_weights_normed_gauss_blur_1_rd19
    // dark_weights_normed_gauss_blur_1_rd20
    // dark_weights_normed_gauss_blur_1_rd21
    // dark_weights_normed_gauss_blur_1_rd22
    // dark_weights_normed_gauss_blur_1_rd23
    // dark_weights_normed_gauss_blur_1_rd24
    // dark_weights_normed_gauss_blur_1_rd25
    // dark_weights_normed_gauss_blur_1_rd26
    // dark_weights_normed_gauss_blur_1_rd27
    // dark_weights_normed_gauss_blur_1_rd28
    // dark_weights_normed_gauss_blur_1_rd29
    // dark_weights_normed_gauss_blur_1_rd30
    // dark_weights_normed_gauss_blur_1_rd31
    // dark_weights_normed_gauss_blur_1_rd32
    // dark_weights_normed_gauss_blur_1_rd33
    // dark_weights_normed_gauss_blur_1_rd34
    // dark_weights_normed_gauss_blur_1_rd35
    // dark_weights_normed_gauss_blur_1_rd36
    // dark_weights_normed_gauss_blur_1_rd37
    // dark_weights_normed_gauss_blur_1_rd38
    // dark_weights_normed_gauss_blur_1_rd39
    // dark_weights_normed_gauss_blur_1_rd40
    // dark_weights_normed_gauss_blur_1_rd41
    // dark_weights_normed_gauss_blur_1_rd42
    // dark_weights_normed_gauss_blur_1_rd43
    // dark_weights_normed_gauss_blur_1_rd44
    // dark_weights_normed_gauss_blur_1_rd45
    // dark_weights_normed_gauss_blur_1_rd46
    // dark_weights_normed_gauss_blur_1_rd47
    // dark_weights_normed_gauss_blur_1_rd48
    // dark_weights_normed_gauss_blur_1_rd49
    // dark_weights_normed_gauss_blur_1_rd50
    // dark_weights_normed_gauss_blur_1_rd51
    // dark_weights_normed_gauss_blur_1_rd52
    // dark_weights_normed_gauss_blur_1_rd53
    // dark_weights_normed_gauss_blur_1_rd54
    // dark_weights_normed_gauss_blur_1_rd55
    // dark_weights_normed_gauss_blur_1_rd56
    // dark_weights_normed_gauss_blur_1_rd57
    // dark_weights_normed_gauss_blur_1_rd58
    // dark_weights_normed_gauss_blur_1_rd59
    // dark_weights_normed_gauss_blur_1_rd60
    // dark_weights_normed_gauss_blur_1_rd61
    // dark_weights_normed_gauss_blur_1_rd62
    // dark_weights_normed_gauss_blur_1_rd63
    // dark_weights_normed_gauss_blur_1_rd64
    // dark_weights_normed_gauss_blur_1_rd65
    // dark_weights_normed_gauss_blur_1_rd66
    // dark_weights_normed_gauss_blur_1_rd67
    // dark_weights_normed_gauss_blur_1_rd68
    // dark_weights_normed_gauss_blur_1_rd69
    // dark_weights_normed_gauss_blur_1_rd70
    // dark_weights_normed_gauss_blur_1_rd71
    // dark_weights_normed_gauss_blur_1_rd72
    // dark_weights_normed_gauss_blur_1_rd73
    // dark_weights_normed_gauss_blur_1_rd74
    // dark_weights_normed_gauss_blur_1_rd75
    // dark_weights_normed_gauss_blur_1_rd76
    // dark_weights_normed_gauss_blur_1_rd77
    // dark_weights_normed_gauss_blur_1_rd78
    // dark_weights_normed_gauss_blur_1_rd79
    // dark_weights_normed_gauss_blur_1_rd80
    // dark_weights_normed_gauss_blur_1_rd81
    // dark_weights_normed_gauss_blur_1_rd82
    // dark_weights_normed_gauss_blur_1_rd83
    // dark_weights_normed_gauss_blur_1_rd84
    // dark_weights_normed_gauss_blur_1_rd85
    // dark_weights_normed_gauss_blur_1_rd86
    // dark_weights_normed_gauss_blur_1_rd87
    // dark_weights_normed_gauss_blur_1_rd88
    // dark_weights_normed_gauss_blur_1_rd89
    // dark_weights_normed_gauss_blur_1_rd90
    // dark_weights_normed_gauss_blur_1_rd91
    // dark_weights_normed_gauss_blur_1_rd92
    // dark_weights_normed_gauss_blur_1_rd93
    // dark_weights_normed_gauss_blur_1_rd94
    // dark_weights_normed_gauss_blur_1_rd95
    // dark_weights_normed_gauss_blur_1_rd96
    // dark_weights_normed_gauss_blur_1_rd97
    // dark_weights_normed_gauss_blur_1_rd98
    // dark_weights_normed_gauss_blur_1_rd99
    // dark_weights_normed_gauss_blur_1_rd100
    // dark_weights_normed_gauss_blur_1_rd101
    // dark_weights_normed_gauss_blur_1_rd102
    // dark_weights_normed_gauss_blur_1_rd103
    // dark_weights_normed_gauss_blur_1_rd104
    // dark_weights_normed_gauss_blur_1_rd105
    // dark_weights_normed_gauss_blur_1_rd106
    // dark_weights_normed_gauss_blur_1_rd107
    // dark_weights_normed_gauss_blur_1_rd108
    // dark_weights_normed_gauss_blur_1_rd109
    // dark_weights_normed_gauss_blur_1_rd110
    // dark_weights_normed_gauss_blur_1_rd111
    // dark_weights_normed_gauss_blur_1_rd112
    // dark_weights_normed_gauss_blur_1_rd113
    // dark_weights_normed_gauss_blur_1_rd114
    // dark_weights_normed_gauss_blur_1_rd115
    // dark_weights_normed_gauss_blur_1_rd116
    // dark_weights_normed_gauss_blur_1_rd117
    // dark_weights_normed_gauss_blur_1_rd118
    // dark_weights_normed_gauss_blur_1_rd119
    // dark_weights_normed_gauss_blur_1_rd120
    // dark_weights_normed_gauss_blur_1_rd121
    // dark_weights_normed_gauss_blur_1_rd122
    // dark_weights_normed_gauss_blur_1_rd123
    // dark_weights_normed_gauss_blur_1_rd124
    // dark_weights_normed_gauss_blur_1_rd125
    // dark_weights_normed_gauss_blur_1_rd126
    // dark_weights_normed_gauss_blur_1_rd127
    // dark_weights_normed_gauss_blur_1_rd128
    // dark_weights_normed_gauss_blur_1_rd129
    // dark_weights_normed_gauss_blur_1_rd130
    // dark_weights_normed_gauss_blur_1_rd131
    // dark_weights_normed_gauss_blur_1_rd132
    // dark_weights_normed_gauss_blur_1_rd133
    // dark_weights_normed_gauss_blur_1_rd134
    // dark_weights_normed_gauss_blur_1_rd135
    // dark_weights_normed_gauss_blur_1_rd136
    // dark_weights_normed_gauss_blur_1_rd137
    // dark_weights_normed_gauss_blur_1_rd138
    // dark_weights_normed_gauss_blur_1_rd139
    // dark_weights_normed_gauss_blur_1_rd140
    // dark_weights_normed_gauss_blur_1_rd141
    // dark_weights_normed_gauss_blur_1_rd142
    // dark_weights_normed_gauss_blur_1_rd143
    // dark_weights_normed_gauss_blur_1_rd144
    // dark_weights_normed_gauss_blur_1_rd145
    // dark_weights_normed_gauss_blur_1_rd146
    // dark_weights_normed_gauss_blur_1_rd147
    // dark_weights_normed_gauss_blur_1_rd148
    // dark_weights_normed_gauss_blur_1_rd149
    // dark_weights_normed_gauss_blur_1_rd150
    // dark_weights_normed_gauss_blur_1_rd151
    // dark_weights_normed_gauss_blur_1_rd152
    // dark_weights_normed_gauss_blur_1_rd153
    // dark_weights_normed_gauss_blur_1_rd154
    // dark_weights_normed_gauss_blur_1_rd155
    // dark_weights_normed_gauss_blur_1_rd156
    // dark_weights_normed_gauss_blur_1_rd157
    // dark_weights_normed_gauss_blur_1_rd158
    // dark_weights_normed_gauss_blur_1_rd159
    // dark_weights_normed_gauss_blur_1_rd160
    // dark_weights_normed_gauss_blur_1_rd161
    // dark_weights_normed_gauss_blur_1_rd162
    // dark_weights_normed_gauss_blur_1_rd163
    // dark_weights_normed_gauss_blur_1_rd164
    // dark_weights_normed_gauss_blur_1_rd165
    // dark_weights_normed_gauss_blur_1_rd166
    // dark_weights_normed_gauss_blur_1_rd167
    // dark_weights_normed_gauss_blur_1_rd168
    // dark_weights_normed_gauss_blur_1_rd169
    // dark_weights_normed_gauss_blur_1_rd170
    // dark_weights_normed_gauss_blur_1_rd171
    // dark_weights_normed_gauss_blur_1_rd172
    // dark_weights_normed_gauss_blur_1_rd173
    // dark_weights_normed_gauss_blur_1_rd174
    // dark_weights_normed_gauss_blur_1_rd175
    // dark_weights_normed_gauss_blur_1_rd176
    // dark_weights_normed_gauss_blur_1_rd177
    // dark_weights_normed_gauss_blur_1_rd178
    // dark_weights_normed_gauss_blur_1_rd179
    // dark_weights_normed_gauss_blur_1_rd180
    // dark_weights_normed_gauss_blur_1_rd181
    // dark_weights_normed_gauss_blur_1_rd182
    // dark_weights_normed_gauss_blur_1_rd183
    // dark_weights_normed_gauss_blur_1_rd184
    // dark_weights_normed_gauss_blur_1_rd185
    // dark_weights_normed_gauss_blur_1_rd186
    // dark_weights_normed_gauss_blur_1_rd187
    // dark_weights_normed_gauss_blur_1_rd188
    // dark_weights_normed_gauss_blur_1_rd189
    // dark_weights_normed_gauss_blur_1_rd190
    // dark_weights_normed_gauss_blur_1_rd191
    // dark_weights_normed_gauss_blur_1_rd192
    // dark_weights_normed_gauss_blur_1_rd193
    // dark_weights_normed_gauss_blur_1_rd194
    // dark_weights_normed_gauss_blur_1_rd195
    // dark_weights_normed_gauss_blur_1_rd196
    // dark_weights_normed_gauss_blur_1_rd197
    // dark_weights_normed_gauss_blur_1_rd198
    // dark_weights_normed_gauss_blur_1_rd199
    // dark_weights_normed_gauss_blur_1_rd200
    // dark_weights_normed_gauss_blur_1_rd201
    // dark_weights_normed_gauss_blur_1_rd202
    // dark_weights_normed_gauss_blur_1_rd203
    // dark_weights_normed_gauss_blur_1_rd204
    // dark_weights_normed_gauss_blur_1_rd205
    // dark_weights_normed_gauss_blur_1_rd206
    // dark_weights_normed_gauss_blur_1_rd207
    // dark_weights_normed_gauss_blur_1_rd208
    // dark_weights_normed_gauss_blur_1_rd209
    // dark_weights_normed_gauss_blur_1_rd210
    // dark_weights_normed_gauss_blur_1_rd211
    // dark_weights_normed_gauss_blur_1_rd212
    // dark_weights_normed_gauss_blur_1_rd213
    // dark_weights_normed_gauss_blur_1_rd214
    // dark_weights_normed_gauss_blur_1_rd215
    // dark_weights_normed_gauss_blur_1_rd216
    // dark_weights_normed_gauss_blur_1_rd217
    // dark_weights_normed_gauss_blur_1_rd218
    // dark_weights_normed_gauss_blur_1_rd219
    // dark_weights_normed_gauss_blur_1_rd220
    // dark_weights_normed_gauss_blur_1_rd221
    // dark_weights_normed_gauss_blur_1_rd222
    // dark_weights_normed_gauss_blur_1_rd223
    // dark_weights_normed_gauss_blur_1_rd224
    // dark_weights_normed_gauss_blur_1_rd225
    // dark_weights_normed_gauss_blur_1_rd226
    // dark_weights_normed_gauss_blur_1_rd227
    // dark_weights_normed_gauss_blur_1_rd228
    // dark_weights_normed_gauss_blur_1_rd229
    // dark_weights_normed_gauss_blur_1_rd230
    // dark_weights_normed_gauss_blur_1_rd231
    // dark_weights_normed_gauss_blur_1_rd232
    // dark_weights_normed_gauss_blur_1_rd233
    // dark_weights_normed_gauss_blur_1_rd234
    // dark_weights_normed_gauss_blur_1_rd235
    // dark_weights_normed_gauss_blur_1_rd236
    // dark_weights_normed_gauss_blur_1_rd237
    // dark_weights_normed_gauss_blur_1_rd238
    // dark_weights_normed_gauss_blur_1_rd239
    // dark_weights_normed_gauss_blur_1_rd240
    // dark_weights_normed_gauss_blur_1_rd241
    // dark_weights_normed_gauss_blur_1_rd242
    // dark_weights_normed_gauss_blur_1_rd243
    // dark_weights_normed_gauss_blur_1_rd244
    // dark_weights_normed_gauss_blur_1_rd245
    // dark_weights_normed_gauss_blur_1_rd246
    // dark_weights_normed_gauss_blur_1_rd247
    // dark_weights_normed_gauss_blur_1_rd248
    // dark_weights_normed_gauss_blur_1_rd249
    // dark_weights_normed_gauss_blur_1_rd250
    // dark_weights_normed_gauss_blur_1_rd251
    // dark_weights_normed_gauss_blur_1_rd252
    // dark_weights_normed_gauss_blur_1_rd253
    // dark_weights_normed_gauss_blur_1_rd254
    // dark_weights_normed_gauss_blur_1_rd255
    // dark_weights_normed_gauss_blur_1_rd256
    // dark_weights_normed_gauss_blur_1_rd257
    // dark_weights_normed_gauss_blur_1_rd258
    // dark_weights_normed_gauss_blur_1_rd259
    // dark_weights_normed_gauss_blur_1_rd260
    // dark_weights_normed_gauss_blur_1_rd261
    // dark_weights_normed_gauss_blur_1_rd262
    // dark_weights_normed_gauss_blur_1_rd263
    // dark_weights_normed_gauss_blur_1_rd264
    // dark_weights_normed_gauss_blur_1_rd265
    // dark_weights_normed_gauss_blur_1_rd266
    // dark_weights_normed_gauss_blur_1_rd267
    // dark_weights_normed_gauss_blur_1_rd268
    // dark_weights_normed_gauss_blur_1_rd269
    // dark_weights_normed_gauss_blur_1_rd270
    // dark_weights_normed_gauss_blur_1_rd271
    // dark_weights_normed_gauss_blur_1_rd272
    // dark_weights_normed_gauss_blur_1_rd273
    // dark_weights_normed_gauss_blur_1_rd274
    // dark_weights_normed_gauss_blur_1_rd275
    // dark_weights_normed_gauss_blur_1_rd276
    // dark_weights_normed_gauss_blur_1_rd277
    // dark_weights_normed_gauss_blur_1_rd278
    // dark_weights_normed_gauss_blur_1_rd279
    // dark_weights_normed_gauss_blur_1_rd280
    // dark_weights_normed_gauss_blur_1_rd281
    // dark_weights_normed_gauss_blur_1_rd282
    // dark_weights_normed_gauss_blur_1_rd283
    // dark_weights_normed_gauss_blur_1_rd284
    // dark_weights_normed_gauss_blur_1_rd285
    // dark_weights_normed_gauss_blur_1_rd286
    // dark_weights_normed_gauss_blur_1_rd287

	hw_uint<4608> result;
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd0_res = dark_weights_normed_gauss_blur_1_rd0_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<0, 4608>(result, dark_weights_normed_gauss_blur_1_rd0_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd1_res = dark_weights_normed_gauss_blur_1_rd1_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<16, 4608>(result, dark_weights_normed_gauss_blur_1_rd1_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd2_res = dark_weights_normed_gauss_blur_1_rd2_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<32, 4608>(result, dark_weights_normed_gauss_blur_1_rd2_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd3_res = dark_weights_normed_gauss_blur_1_rd3_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<48, 4608>(result, dark_weights_normed_gauss_blur_1_rd3_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd4_res = dark_weights_normed_gauss_blur_1_rd4_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<64, 4608>(result, dark_weights_normed_gauss_blur_1_rd4_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd5_res = dark_weights_normed_gauss_blur_1_rd5_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<80, 4608>(result, dark_weights_normed_gauss_blur_1_rd5_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd6_res = dark_weights_normed_gauss_blur_1_rd6_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<96, 4608>(result, dark_weights_normed_gauss_blur_1_rd6_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd7_res = dark_weights_normed_gauss_blur_1_rd7_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<112, 4608>(result, dark_weights_normed_gauss_blur_1_rd7_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd8_res = dark_weights_normed_gauss_blur_1_rd8_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<128, 4608>(result, dark_weights_normed_gauss_blur_1_rd8_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd9_res = dark_weights_normed_gauss_blur_1_rd9_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<144, 4608>(result, dark_weights_normed_gauss_blur_1_rd9_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd10_res = dark_weights_normed_gauss_blur_1_rd10_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<160, 4608>(result, dark_weights_normed_gauss_blur_1_rd10_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd11_res = dark_weights_normed_gauss_blur_1_rd11_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<176, 4608>(result, dark_weights_normed_gauss_blur_1_rd11_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd12_res = dark_weights_normed_gauss_blur_1_rd12_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<192, 4608>(result, dark_weights_normed_gauss_blur_1_rd12_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd13_res = dark_weights_normed_gauss_blur_1_rd13_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<208, 4608>(result, dark_weights_normed_gauss_blur_1_rd13_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd14_res = dark_weights_normed_gauss_blur_1_rd14_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<224, 4608>(result, dark_weights_normed_gauss_blur_1_rd14_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd15_res = dark_weights_normed_gauss_blur_1_rd15_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<240, 4608>(result, dark_weights_normed_gauss_blur_1_rd15_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd16_res = dark_weights_normed_gauss_blur_1_rd16_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<256, 4608>(result, dark_weights_normed_gauss_blur_1_rd16_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd17_res = dark_weights_normed_gauss_blur_1_rd17_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<272, 4608>(result, dark_weights_normed_gauss_blur_1_rd17_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd18_res = dark_weights_normed_gauss_blur_1_rd18_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<288, 4608>(result, dark_weights_normed_gauss_blur_1_rd18_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd19_res = dark_weights_normed_gauss_blur_1_rd19_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<304, 4608>(result, dark_weights_normed_gauss_blur_1_rd19_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd20_res = dark_weights_normed_gauss_blur_1_rd20_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<320, 4608>(result, dark_weights_normed_gauss_blur_1_rd20_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd21_res = dark_weights_normed_gauss_blur_1_rd21_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<336, 4608>(result, dark_weights_normed_gauss_blur_1_rd21_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd22_res = dark_weights_normed_gauss_blur_1_rd22_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<352, 4608>(result, dark_weights_normed_gauss_blur_1_rd22_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd23_res = dark_weights_normed_gauss_blur_1_rd23_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<368, 4608>(result, dark_weights_normed_gauss_blur_1_rd23_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd24_res = dark_weights_normed_gauss_blur_1_rd24_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<384, 4608>(result, dark_weights_normed_gauss_blur_1_rd24_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd25_res = dark_weights_normed_gauss_blur_1_rd25_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<400, 4608>(result, dark_weights_normed_gauss_blur_1_rd25_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd26_res = dark_weights_normed_gauss_blur_1_rd26_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<416, 4608>(result, dark_weights_normed_gauss_blur_1_rd26_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd27_res = dark_weights_normed_gauss_blur_1_rd27_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<432, 4608>(result, dark_weights_normed_gauss_blur_1_rd27_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd28_res = dark_weights_normed_gauss_blur_1_rd28_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<448, 4608>(result, dark_weights_normed_gauss_blur_1_rd28_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd29_res = dark_weights_normed_gauss_blur_1_rd29_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<464, 4608>(result, dark_weights_normed_gauss_blur_1_rd29_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd30_res = dark_weights_normed_gauss_blur_1_rd30_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<480, 4608>(result, dark_weights_normed_gauss_blur_1_rd30_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd31_res = dark_weights_normed_gauss_blur_1_rd31_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<496, 4608>(result, dark_weights_normed_gauss_blur_1_rd31_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd32_res = dark_weights_normed_gauss_blur_1_rd32_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<512, 4608>(result, dark_weights_normed_gauss_blur_1_rd32_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd33_res = dark_weights_normed_gauss_blur_1_rd33_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<528, 4608>(result, dark_weights_normed_gauss_blur_1_rd33_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd34_res = dark_weights_normed_gauss_blur_1_rd34_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<544, 4608>(result, dark_weights_normed_gauss_blur_1_rd34_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd35_res = dark_weights_normed_gauss_blur_1_rd35_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<560, 4608>(result, dark_weights_normed_gauss_blur_1_rd35_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd36_res = dark_weights_normed_gauss_blur_1_rd36_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<576, 4608>(result, dark_weights_normed_gauss_blur_1_rd36_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd37_res = dark_weights_normed_gauss_blur_1_rd37_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<592, 4608>(result, dark_weights_normed_gauss_blur_1_rd37_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd38_res = dark_weights_normed_gauss_blur_1_rd38_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<608, 4608>(result, dark_weights_normed_gauss_blur_1_rd38_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd39_res = dark_weights_normed_gauss_blur_1_rd39_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<624, 4608>(result, dark_weights_normed_gauss_blur_1_rd39_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd40_res = dark_weights_normed_gauss_blur_1_rd40_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<640, 4608>(result, dark_weights_normed_gauss_blur_1_rd40_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd41_res = dark_weights_normed_gauss_blur_1_rd41_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<656, 4608>(result, dark_weights_normed_gauss_blur_1_rd41_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd42_res = dark_weights_normed_gauss_blur_1_rd42_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<672, 4608>(result, dark_weights_normed_gauss_blur_1_rd42_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd43_res = dark_weights_normed_gauss_blur_1_rd43_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<688, 4608>(result, dark_weights_normed_gauss_blur_1_rd43_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd44_res = dark_weights_normed_gauss_blur_1_rd44_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<704, 4608>(result, dark_weights_normed_gauss_blur_1_rd44_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd45_res = dark_weights_normed_gauss_blur_1_rd45_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<720, 4608>(result, dark_weights_normed_gauss_blur_1_rd45_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd46_res = dark_weights_normed_gauss_blur_1_rd46_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<736, 4608>(result, dark_weights_normed_gauss_blur_1_rd46_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd47_res = dark_weights_normed_gauss_blur_1_rd47_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<752, 4608>(result, dark_weights_normed_gauss_blur_1_rd47_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd48_res = dark_weights_normed_gauss_blur_1_rd48_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<768, 4608>(result, dark_weights_normed_gauss_blur_1_rd48_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd49_res = dark_weights_normed_gauss_blur_1_rd49_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<784, 4608>(result, dark_weights_normed_gauss_blur_1_rd49_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd50_res = dark_weights_normed_gauss_blur_1_rd50_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<800, 4608>(result, dark_weights_normed_gauss_blur_1_rd50_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd51_res = dark_weights_normed_gauss_blur_1_rd51_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<816, 4608>(result, dark_weights_normed_gauss_blur_1_rd51_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd52_res = dark_weights_normed_gauss_blur_1_rd52_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<832, 4608>(result, dark_weights_normed_gauss_blur_1_rd52_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd53_res = dark_weights_normed_gauss_blur_1_rd53_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<848, 4608>(result, dark_weights_normed_gauss_blur_1_rd53_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd54_res = dark_weights_normed_gauss_blur_1_rd54_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<864, 4608>(result, dark_weights_normed_gauss_blur_1_rd54_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd55_res = dark_weights_normed_gauss_blur_1_rd55_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<880, 4608>(result, dark_weights_normed_gauss_blur_1_rd55_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd56_res = dark_weights_normed_gauss_blur_1_rd56_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<896, 4608>(result, dark_weights_normed_gauss_blur_1_rd56_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd57_res = dark_weights_normed_gauss_blur_1_rd57_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<912, 4608>(result, dark_weights_normed_gauss_blur_1_rd57_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd58_res = dark_weights_normed_gauss_blur_1_rd58_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<928, 4608>(result, dark_weights_normed_gauss_blur_1_rd58_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd59_res = dark_weights_normed_gauss_blur_1_rd59_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<944, 4608>(result, dark_weights_normed_gauss_blur_1_rd59_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd60_res = dark_weights_normed_gauss_blur_1_rd60_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<960, 4608>(result, dark_weights_normed_gauss_blur_1_rd60_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd61_res = dark_weights_normed_gauss_blur_1_rd61_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<976, 4608>(result, dark_weights_normed_gauss_blur_1_rd61_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd62_res = dark_weights_normed_gauss_blur_1_rd62_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<992, 4608>(result, dark_weights_normed_gauss_blur_1_rd62_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd63_res = dark_weights_normed_gauss_blur_1_rd63_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1008, 4608>(result, dark_weights_normed_gauss_blur_1_rd63_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd64_res = dark_weights_normed_gauss_blur_1_rd64_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1024, 4608>(result, dark_weights_normed_gauss_blur_1_rd64_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd65_res = dark_weights_normed_gauss_blur_1_rd65_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1040, 4608>(result, dark_weights_normed_gauss_blur_1_rd65_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd66_res = dark_weights_normed_gauss_blur_1_rd66_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1056, 4608>(result, dark_weights_normed_gauss_blur_1_rd66_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd67_res = dark_weights_normed_gauss_blur_1_rd67_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1072, 4608>(result, dark_weights_normed_gauss_blur_1_rd67_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd68_res = dark_weights_normed_gauss_blur_1_rd68_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1088, 4608>(result, dark_weights_normed_gauss_blur_1_rd68_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd69_res = dark_weights_normed_gauss_blur_1_rd69_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1104, 4608>(result, dark_weights_normed_gauss_blur_1_rd69_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd70_res = dark_weights_normed_gauss_blur_1_rd70_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1120, 4608>(result, dark_weights_normed_gauss_blur_1_rd70_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd71_res = dark_weights_normed_gauss_blur_1_rd71_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1136, 4608>(result, dark_weights_normed_gauss_blur_1_rd71_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd72_res = dark_weights_normed_gauss_blur_1_rd72_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1152, 4608>(result, dark_weights_normed_gauss_blur_1_rd72_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd73_res = dark_weights_normed_gauss_blur_1_rd73_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1168, 4608>(result, dark_weights_normed_gauss_blur_1_rd73_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd74_res = dark_weights_normed_gauss_blur_1_rd74_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1184, 4608>(result, dark_weights_normed_gauss_blur_1_rd74_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd75_res = dark_weights_normed_gauss_blur_1_rd75_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1200, 4608>(result, dark_weights_normed_gauss_blur_1_rd75_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd76_res = dark_weights_normed_gauss_blur_1_rd76_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1216, 4608>(result, dark_weights_normed_gauss_blur_1_rd76_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd77_res = dark_weights_normed_gauss_blur_1_rd77_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1232, 4608>(result, dark_weights_normed_gauss_blur_1_rd77_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd78_res = dark_weights_normed_gauss_blur_1_rd78_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1248, 4608>(result, dark_weights_normed_gauss_blur_1_rd78_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd79_res = dark_weights_normed_gauss_blur_1_rd79_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1264, 4608>(result, dark_weights_normed_gauss_blur_1_rd79_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd80_res = dark_weights_normed_gauss_blur_1_rd80_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1280, 4608>(result, dark_weights_normed_gauss_blur_1_rd80_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd81_res = dark_weights_normed_gauss_blur_1_rd81_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1296, 4608>(result, dark_weights_normed_gauss_blur_1_rd81_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd82_res = dark_weights_normed_gauss_blur_1_rd82_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1312, 4608>(result, dark_weights_normed_gauss_blur_1_rd82_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd83_res = dark_weights_normed_gauss_blur_1_rd83_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1328, 4608>(result, dark_weights_normed_gauss_blur_1_rd83_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd84_res = dark_weights_normed_gauss_blur_1_rd84_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1344, 4608>(result, dark_weights_normed_gauss_blur_1_rd84_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd85_res = dark_weights_normed_gauss_blur_1_rd85_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1360, 4608>(result, dark_weights_normed_gauss_blur_1_rd85_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd86_res = dark_weights_normed_gauss_blur_1_rd86_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1376, 4608>(result, dark_weights_normed_gauss_blur_1_rd86_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd87_res = dark_weights_normed_gauss_blur_1_rd87_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1392, 4608>(result, dark_weights_normed_gauss_blur_1_rd87_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd88_res = dark_weights_normed_gauss_blur_1_rd88_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1408, 4608>(result, dark_weights_normed_gauss_blur_1_rd88_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd89_res = dark_weights_normed_gauss_blur_1_rd89_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1424, 4608>(result, dark_weights_normed_gauss_blur_1_rd89_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd90_res = dark_weights_normed_gauss_blur_1_rd90_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1440, 4608>(result, dark_weights_normed_gauss_blur_1_rd90_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd91_res = dark_weights_normed_gauss_blur_1_rd91_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1456, 4608>(result, dark_weights_normed_gauss_blur_1_rd91_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd92_res = dark_weights_normed_gauss_blur_1_rd92_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1472, 4608>(result, dark_weights_normed_gauss_blur_1_rd92_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd93_res = dark_weights_normed_gauss_blur_1_rd93_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1488, 4608>(result, dark_weights_normed_gauss_blur_1_rd93_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd94_res = dark_weights_normed_gauss_blur_1_rd94_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1504, 4608>(result, dark_weights_normed_gauss_blur_1_rd94_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd95_res = dark_weights_normed_gauss_blur_1_rd95_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1520, 4608>(result, dark_weights_normed_gauss_blur_1_rd95_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd96_res = dark_weights_normed_gauss_blur_1_rd96_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1536, 4608>(result, dark_weights_normed_gauss_blur_1_rd96_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd97_res = dark_weights_normed_gauss_blur_1_rd97_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1552, 4608>(result, dark_weights_normed_gauss_blur_1_rd97_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd98_res = dark_weights_normed_gauss_blur_1_rd98_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1568, 4608>(result, dark_weights_normed_gauss_blur_1_rd98_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd99_res = dark_weights_normed_gauss_blur_1_rd99_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1584, 4608>(result, dark_weights_normed_gauss_blur_1_rd99_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd100_res = dark_weights_normed_gauss_blur_1_rd100_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1600, 4608>(result, dark_weights_normed_gauss_blur_1_rd100_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd101_res = dark_weights_normed_gauss_blur_1_rd101_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1616, 4608>(result, dark_weights_normed_gauss_blur_1_rd101_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd102_res = dark_weights_normed_gauss_blur_1_rd102_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1632, 4608>(result, dark_weights_normed_gauss_blur_1_rd102_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd103_res = dark_weights_normed_gauss_blur_1_rd103_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1648, 4608>(result, dark_weights_normed_gauss_blur_1_rd103_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd104_res = dark_weights_normed_gauss_blur_1_rd104_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1664, 4608>(result, dark_weights_normed_gauss_blur_1_rd104_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd105_res = dark_weights_normed_gauss_blur_1_rd105_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1680, 4608>(result, dark_weights_normed_gauss_blur_1_rd105_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd106_res = dark_weights_normed_gauss_blur_1_rd106_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1696, 4608>(result, dark_weights_normed_gauss_blur_1_rd106_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd107_res = dark_weights_normed_gauss_blur_1_rd107_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1712, 4608>(result, dark_weights_normed_gauss_blur_1_rd107_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd108_res = dark_weights_normed_gauss_blur_1_rd108_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1728, 4608>(result, dark_weights_normed_gauss_blur_1_rd108_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd109_res = dark_weights_normed_gauss_blur_1_rd109_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1744, 4608>(result, dark_weights_normed_gauss_blur_1_rd109_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd110_res = dark_weights_normed_gauss_blur_1_rd110_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1760, 4608>(result, dark_weights_normed_gauss_blur_1_rd110_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd111_res = dark_weights_normed_gauss_blur_1_rd111_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1776, 4608>(result, dark_weights_normed_gauss_blur_1_rd111_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd112_res = dark_weights_normed_gauss_blur_1_rd112_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1792, 4608>(result, dark_weights_normed_gauss_blur_1_rd112_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd113_res = dark_weights_normed_gauss_blur_1_rd113_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1808, 4608>(result, dark_weights_normed_gauss_blur_1_rd113_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd114_res = dark_weights_normed_gauss_blur_1_rd114_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1824, 4608>(result, dark_weights_normed_gauss_blur_1_rd114_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd115_res = dark_weights_normed_gauss_blur_1_rd115_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1840, 4608>(result, dark_weights_normed_gauss_blur_1_rd115_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd116_res = dark_weights_normed_gauss_blur_1_rd116_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1856, 4608>(result, dark_weights_normed_gauss_blur_1_rd116_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd117_res = dark_weights_normed_gauss_blur_1_rd117_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1872, 4608>(result, dark_weights_normed_gauss_blur_1_rd117_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd118_res = dark_weights_normed_gauss_blur_1_rd118_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1888, 4608>(result, dark_weights_normed_gauss_blur_1_rd118_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd119_res = dark_weights_normed_gauss_blur_1_rd119_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1904, 4608>(result, dark_weights_normed_gauss_blur_1_rd119_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd120_res = dark_weights_normed_gauss_blur_1_rd120_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1920, 4608>(result, dark_weights_normed_gauss_blur_1_rd120_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd121_res = dark_weights_normed_gauss_blur_1_rd121_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1936, 4608>(result, dark_weights_normed_gauss_blur_1_rd121_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd122_res = dark_weights_normed_gauss_blur_1_rd122_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1952, 4608>(result, dark_weights_normed_gauss_blur_1_rd122_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd123_res = dark_weights_normed_gauss_blur_1_rd123_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1968, 4608>(result, dark_weights_normed_gauss_blur_1_rd123_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd124_res = dark_weights_normed_gauss_blur_1_rd124_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1984, 4608>(result, dark_weights_normed_gauss_blur_1_rd124_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd125_res = dark_weights_normed_gauss_blur_1_rd125_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2000, 4608>(result, dark_weights_normed_gauss_blur_1_rd125_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd126_res = dark_weights_normed_gauss_blur_1_rd126_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2016, 4608>(result, dark_weights_normed_gauss_blur_1_rd126_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd127_res = dark_weights_normed_gauss_blur_1_rd127_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2032, 4608>(result, dark_weights_normed_gauss_blur_1_rd127_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd128_res = dark_weights_normed_gauss_blur_1_rd128_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2048, 4608>(result, dark_weights_normed_gauss_blur_1_rd128_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd129_res = dark_weights_normed_gauss_blur_1_rd129_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2064, 4608>(result, dark_weights_normed_gauss_blur_1_rd129_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd130_res = dark_weights_normed_gauss_blur_1_rd130_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2080, 4608>(result, dark_weights_normed_gauss_blur_1_rd130_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd131_res = dark_weights_normed_gauss_blur_1_rd131_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2096, 4608>(result, dark_weights_normed_gauss_blur_1_rd131_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd132_res = dark_weights_normed_gauss_blur_1_rd132_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2112, 4608>(result, dark_weights_normed_gauss_blur_1_rd132_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd133_res = dark_weights_normed_gauss_blur_1_rd133_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2128, 4608>(result, dark_weights_normed_gauss_blur_1_rd133_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd134_res = dark_weights_normed_gauss_blur_1_rd134_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2144, 4608>(result, dark_weights_normed_gauss_blur_1_rd134_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd135_res = dark_weights_normed_gauss_blur_1_rd135_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2160, 4608>(result, dark_weights_normed_gauss_blur_1_rd135_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd136_res = dark_weights_normed_gauss_blur_1_rd136_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2176, 4608>(result, dark_weights_normed_gauss_blur_1_rd136_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd137_res = dark_weights_normed_gauss_blur_1_rd137_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2192, 4608>(result, dark_weights_normed_gauss_blur_1_rd137_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd138_res = dark_weights_normed_gauss_blur_1_rd138_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2208, 4608>(result, dark_weights_normed_gauss_blur_1_rd138_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd139_res = dark_weights_normed_gauss_blur_1_rd139_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2224, 4608>(result, dark_weights_normed_gauss_blur_1_rd139_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd140_res = dark_weights_normed_gauss_blur_1_rd140_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2240, 4608>(result, dark_weights_normed_gauss_blur_1_rd140_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd141_res = dark_weights_normed_gauss_blur_1_rd141_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2256, 4608>(result, dark_weights_normed_gauss_blur_1_rd141_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd142_res = dark_weights_normed_gauss_blur_1_rd142_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2272, 4608>(result, dark_weights_normed_gauss_blur_1_rd142_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd143_res = dark_weights_normed_gauss_blur_1_rd143_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2288, 4608>(result, dark_weights_normed_gauss_blur_1_rd143_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd144_res = dark_weights_normed_gauss_blur_1_rd144_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2304, 4608>(result, dark_weights_normed_gauss_blur_1_rd144_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd145_res = dark_weights_normed_gauss_blur_1_rd145_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2320, 4608>(result, dark_weights_normed_gauss_blur_1_rd145_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd146_res = dark_weights_normed_gauss_blur_1_rd146_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2336, 4608>(result, dark_weights_normed_gauss_blur_1_rd146_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd147_res = dark_weights_normed_gauss_blur_1_rd147_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2352, 4608>(result, dark_weights_normed_gauss_blur_1_rd147_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd148_res = dark_weights_normed_gauss_blur_1_rd148_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2368, 4608>(result, dark_weights_normed_gauss_blur_1_rd148_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd149_res = dark_weights_normed_gauss_blur_1_rd149_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2384, 4608>(result, dark_weights_normed_gauss_blur_1_rd149_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd150_res = dark_weights_normed_gauss_blur_1_rd150_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2400, 4608>(result, dark_weights_normed_gauss_blur_1_rd150_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd151_res = dark_weights_normed_gauss_blur_1_rd151_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2416, 4608>(result, dark_weights_normed_gauss_blur_1_rd151_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd152_res = dark_weights_normed_gauss_blur_1_rd152_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2432, 4608>(result, dark_weights_normed_gauss_blur_1_rd152_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd153_res = dark_weights_normed_gauss_blur_1_rd153_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2448, 4608>(result, dark_weights_normed_gauss_blur_1_rd153_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd154_res = dark_weights_normed_gauss_blur_1_rd154_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2464, 4608>(result, dark_weights_normed_gauss_blur_1_rd154_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd155_res = dark_weights_normed_gauss_blur_1_rd155_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2480, 4608>(result, dark_weights_normed_gauss_blur_1_rd155_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd156_res = dark_weights_normed_gauss_blur_1_rd156_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2496, 4608>(result, dark_weights_normed_gauss_blur_1_rd156_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd157_res = dark_weights_normed_gauss_blur_1_rd157_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2512, 4608>(result, dark_weights_normed_gauss_blur_1_rd157_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd158_res = dark_weights_normed_gauss_blur_1_rd158_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2528, 4608>(result, dark_weights_normed_gauss_blur_1_rd158_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd159_res = dark_weights_normed_gauss_blur_1_rd159_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2544, 4608>(result, dark_weights_normed_gauss_blur_1_rd159_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd160_res = dark_weights_normed_gauss_blur_1_rd160_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2560, 4608>(result, dark_weights_normed_gauss_blur_1_rd160_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd161_res = dark_weights_normed_gauss_blur_1_rd161_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2576, 4608>(result, dark_weights_normed_gauss_blur_1_rd161_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd162_res = dark_weights_normed_gauss_blur_1_rd162_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2592, 4608>(result, dark_weights_normed_gauss_blur_1_rd162_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd163_res = dark_weights_normed_gauss_blur_1_rd163_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2608, 4608>(result, dark_weights_normed_gauss_blur_1_rd163_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd164_res = dark_weights_normed_gauss_blur_1_rd164_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2624, 4608>(result, dark_weights_normed_gauss_blur_1_rd164_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd165_res = dark_weights_normed_gauss_blur_1_rd165_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2640, 4608>(result, dark_weights_normed_gauss_blur_1_rd165_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd166_res = dark_weights_normed_gauss_blur_1_rd166_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2656, 4608>(result, dark_weights_normed_gauss_blur_1_rd166_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd167_res = dark_weights_normed_gauss_blur_1_rd167_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2672, 4608>(result, dark_weights_normed_gauss_blur_1_rd167_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd168_res = dark_weights_normed_gauss_blur_1_rd168_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2688, 4608>(result, dark_weights_normed_gauss_blur_1_rd168_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd169_res = dark_weights_normed_gauss_blur_1_rd169_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2704, 4608>(result, dark_weights_normed_gauss_blur_1_rd169_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd170_res = dark_weights_normed_gauss_blur_1_rd170_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2720, 4608>(result, dark_weights_normed_gauss_blur_1_rd170_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd171_res = dark_weights_normed_gauss_blur_1_rd171_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2736, 4608>(result, dark_weights_normed_gauss_blur_1_rd171_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd172_res = dark_weights_normed_gauss_blur_1_rd172_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2752, 4608>(result, dark_weights_normed_gauss_blur_1_rd172_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd173_res = dark_weights_normed_gauss_blur_1_rd173_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2768, 4608>(result, dark_weights_normed_gauss_blur_1_rd173_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd174_res = dark_weights_normed_gauss_blur_1_rd174_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2784, 4608>(result, dark_weights_normed_gauss_blur_1_rd174_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd175_res = dark_weights_normed_gauss_blur_1_rd175_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2800, 4608>(result, dark_weights_normed_gauss_blur_1_rd175_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd176_res = dark_weights_normed_gauss_blur_1_rd176_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2816, 4608>(result, dark_weights_normed_gauss_blur_1_rd176_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd177_res = dark_weights_normed_gauss_blur_1_rd177_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2832, 4608>(result, dark_weights_normed_gauss_blur_1_rd177_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd178_res = dark_weights_normed_gauss_blur_1_rd178_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2848, 4608>(result, dark_weights_normed_gauss_blur_1_rd178_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd179_res = dark_weights_normed_gauss_blur_1_rd179_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2864, 4608>(result, dark_weights_normed_gauss_blur_1_rd179_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd180_res = dark_weights_normed_gauss_blur_1_rd180_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2880, 4608>(result, dark_weights_normed_gauss_blur_1_rd180_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd181_res = dark_weights_normed_gauss_blur_1_rd181_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2896, 4608>(result, dark_weights_normed_gauss_blur_1_rd181_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd182_res = dark_weights_normed_gauss_blur_1_rd182_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2912, 4608>(result, dark_weights_normed_gauss_blur_1_rd182_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd183_res = dark_weights_normed_gauss_blur_1_rd183_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2928, 4608>(result, dark_weights_normed_gauss_blur_1_rd183_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd184_res = dark_weights_normed_gauss_blur_1_rd184_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2944, 4608>(result, dark_weights_normed_gauss_blur_1_rd184_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd185_res = dark_weights_normed_gauss_blur_1_rd185_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2960, 4608>(result, dark_weights_normed_gauss_blur_1_rd185_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd186_res = dark_weights_normed_gauss_blur_1_rd186_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2976, 4608>(result, dark_weights_normed_gauss_blur_1_rd186_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd187_res = dark_weights_normed_gauss_blur_1_rd187_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<2992, 4608>(result, dark_weights_normed_gauss_blur_1_rd187_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd188_res = dark_weights_normed_gauss_blur_1_rd188_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3008, 4608>(result, dark_weights_normed_gauss_blur_1_rd188_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd189_res = dark_weights_normed_gauss_blur_1_rd189_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3024, 4608>(result, dark_weights_normed_gauss_blur_1_rd189_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd190_res = dark_weights_normed_gauss_blur_1_rd190_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3040, 4608>(result, dark_weights_normed_gauss_blur_1_rd190_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd191_res = dark_weights_normed_gauss_blur_1_rd191_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3056, 4608>(result, dark_weights_normed_gauss_blur_1_rd191_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd192_res = dark_weights_normed_gauss_blur_1_rd192_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3072, 4608>(result, dark_weights_normed_gauss_blur_1_rd192_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd193_res = dark_weights_normed_gauss_blur_1_rd193_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3088, 4608>(result, dark_weights_normed_gauss_blur_1_rd193_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd194_res = dark_weights_normed_gauss_blur_1_rd194_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3104, 4608>(result, dark_weights_normed_gauss_blur_1_rd194_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd195_res = dark_weights_normed_gauss_blur_1_rd195_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3120, 4608>(result, dark_weights_normed_gauss_blur_1_rd195_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd196_res = dark_weights_normed_gauss_blur_1_rd196_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3136, 4608>(result, dark_weights_normed_gauss_blur_1_rd196_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd197_res = dark_weights_normed_gauss_blur_1_rd197_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3152, 4608>(result, dark_weights_normed_gauss_blur_1_rd197_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd198_res = dark_weights_normed_gauss_blur_1_rd198_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3168, 4608>(result, dark_weights_normed_gauss_blur_1_rd198_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd199_res = dark_weights_normed_gauss_blur_1_rd199_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3184, 4608>(result, dark_weights_normed_gauss_blur_1_rd199_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd200_res = dark_weights_normed_gauss_blur_1_rd200_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3200, 4608>(result, dark_weights_normed_gauss_blur_1_rd200_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd201_res = dark_weights_normed_gauss_blur_1_rd201_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3216, 4608>(result, dark_weights_normed_gauss_blur_1_rd201_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd202_res = dark_weights_normed_gauss_blur_1_rd202_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3232, 4608>(result, dark_weights_normed_gauss_blur_1_rd202_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd203_res = dark_weights_normed_gauss_blur_1_rd203_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3248, 4608>(result, dark_weights_normed_gauss_blur_1_rd203_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd204_res = dark_weights_normed_gauss_blur_1_rd204_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3264, 4608>(result, dark_weights_normed_gauss_blur_1_rd204_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd205_res = dark_weights_normed_gauss_blur_1_rd205_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3280, 4608>(result, dark_weights_normed_gauss_blur_1_rd205_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd206_res = dark_weights_normed_gauss_blur_1_rd206_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3296, 4608>(result, dark_weights_normed_gauss_blur_1_rd206_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd207_res = dark_weights_normed_gauss_blur_1_rd207_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3312, 4608>(result, dark_weights_normed_gauss_blur_1_rd207_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd208_res = dark_weights_normed_gauss_blur_1_rd208_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3328, 4608>(result, dark_weights_normed_gauss_blur_1_rd208_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd209_res = dark_weights_normed_gauss_blur_1_rd209_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3344, 4608>(result, dark_weights_normed_gauss_blur_1_rd209_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd210_res = dark_weights_normed_gauss_blur_1_rd210_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3360, 4608>(result, dark_weights_normed_gauss_blur_1_rd210_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd211_res = dark_weights_normed_gauss_blur_1_rd211_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3376, 4608>(result, dark_weights_normed_gauss_blur_1_rd211_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd212_res = dark_weights_normed_gauss_blur_1_rd212_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3392, 4608>(result, dark_weights_normed_gauss_blur_1_rd212_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd213_res = dark_weights_normed_gauss_blur_1_rd213_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3408, 4608>(result, dark_weights_normed_gauss_blur_1_rd213_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd214_res = dark_weights_normed_gauss_blur_1_rd214_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3424, 4608>(result, dark_weights_normed_gauss_blur_1_rd214_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd215_res = dark_weights_normed_gauss_blur_1_rd215_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3440, 4608>(result, dark_weights_normed_gauss_blur_1_rd215_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd216_res = dark_weights_normed_gauss_blur_1_rd216_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3456, 4608>(result, dark_weights_normed_gauss_blur_1_rd216_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd217_res = dark_weights_normed_gauss_blur_1_rd217_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3472, 4608>(result, dark_weights_normed_gauss_blur_1_rd217_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd218_res = dark_weights_normed_gauss_blur_1_rd218_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3488, 4608>(result, dark_weights_normed_gauss_blur_1_rd218_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd219_res = dark_weights_normed_gauss_blur_1_rd219_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3504, 4608>(result, dark_weights_normed_gauss_blur_1_rd219_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd220_res = dark_weights_normed_gauss_blur_1_rd220_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3520, 4608>(result, dark_weights_normed_gauss_blur_1_rd220_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd221_res = dark_weights_normed_gauss_blur_1_rd221_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3536, 4608>(result, dark_weights_normed_gauss_blur_1_rd221_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd222_res = dark_weights_normed_gauss_blur_1_rd222_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3552, 4608>(result, dark_weights_normed_gauss_blur_1_rd222_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd223_res = dark_weights_normed_gauss_blur_1_rd223_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3568, 4608>(result, dark_weights_normed_gauss_blur_1_rd223_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd224_res = dark_weights_normed_gauss_blur_1_rd224_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3584, 4608>(result, dark_weights_normed_gauss_blur_1_rd224_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd225_res = dark_weights_normed_gauss_blur_1_rd225_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3600, 4608>(result, dark_weights_normed_gauss_blur_1_rd225_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd226_res = dark_weights_normed_gauss_blur_1_rd226_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3616, 4608>(result, dark_weights_normed_gauss_blur_1_rd226_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd227_res = dark_weights_normed_gauss_blur_1_rd227_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3632, 4608>(result, dark_weights_normed_gauss_blur_1_rd227_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd228_res = dark_weights_normed_gauss_blur_1_rd228_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3648, 4608>(result, dark_weights_normed_gauss_blur_1_rd228_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd229_res = dark_weights_normed_gauss_blur_1_rd229_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3664, 4608>(result, dark_weights_normed_gauss_blur_1_rd229_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd230_res = dark_weights_normed_gauss_blur_1_rd230_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3680, 4608>(result, dark_weights_normed_gauss_blur_1_rd230_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd231_res = dark_weights_normed_gauss_blur_1_rd231_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3696, 4608>(result, dark_weights_normed_gauss_blur_1_rd231_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd232_res = dark_weights_normed_gauss_blur_1_rd232_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3712, 4608>(result, dark_weights_normed_gauss_blur_1_rd232_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd233_res = dark_weights_normed_gauss_blur_1_rd233_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3728, 4608>(result, dark_weights_normed_gauss_blur_1_rd233_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd234_res = dark_weights_normed_gauss_blur_1_rd234_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3744, 4608>(result, dark_weights_normed_gauss_blur_1_rd234_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd235_res = dark_weights_normed_gauss_blur_1_rd235_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3760, 4608>(result, dark_weights_normed_gauss_blur_1_rd235_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd236_res = dark_weights_normed_gauss_blur_1_rd236_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3776, 4608>(result, dark_weights_normed_gauss_blur_1_rd236_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd237_res = dark_weights_normed_gauss_blur_1_rd237_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3792, 4608>(result, dark_weights_normed_gauss_blur_1_rd237_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd238_res = dark_weights_normed_gauss_blur_1_rd238_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3808, 4608>(result, dark_weights_normed_gauss_blur_1_rd238_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd239_res = dark_weights_normed_gauss_blur_1_rd239_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3824, 4608>(result, dark_weights_normed_gauss_blur_1_rd239_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd240_res = dark_weights_normed_gauss_blur_1_rd240_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3840, 4608>(result, dark_weights_normed_gauss_blur_1_rd240_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd241_res = dark_weights_normed_gauss_blur_1_rd241_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3856, 4608>(result, dark_weights_normed_gauss_blur_1_rd241_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd242_res = dark_weights_normed_gauss_blur_1_rd242_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3872, 4608>(result, dark_weights_normed_gauss_blur_1_rd242_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd243_res = dark_weights_normed_gauss_blur_1_rd243_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3888, 4608>(result, dark_weights_normed_gauss_blur_1_rd243_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd244_res = dark_weights_normed_gauss_blur_1_rd244_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3904, 4608>(result, dark_weights_normed_gauss_blur_1_rd244_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd245_res = dark_weights_normed_gauss_blur_1_rd245_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3920, 4608>(result, dark_weights_normed_gauss_blur_1_rd245_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd246_res = dark_weights_normed_gauss_blur_1_rd246_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3936, 4608>(result, dark_weights_normed_gauss_blur_1_rd246_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd247_res = dark_weights_normed_gauss_blur_1_rd247_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3952, 4608>(result, dark_weights_normed_gauss_blur_1_rd247_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd248_res = dark_weights_normed_gauss_blur_1_rd248_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3968, 4608>(result, dark_weights_normed_gauss_blur_1_rd248_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd249_res = dark_weights_normed_gauss_blur_1_rd249_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<3984, 4608>(result, dark_weights_normed_gauss_blur_1_rd249_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd250_res = dark_weights_normed_gauss_blur_1_rd250_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4000, 4608>(result, dark_weights_normed_gauss_blur_1_rd250_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd251_res = dark_weights_normed_gauss_blur_1_rd251_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4016, 4608>(result, dark_weights_normed_gauss_blur_1_rd251_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd252_res = dark_weights_normed_gauss_blur_1_rd252_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4032, 4608>(result, dark_weights_normed_gauss_blur_1_rd252_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd253_res = dark_weights_normed_gauss_blur_1_rd253_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4048, 4608>(result, dark_weights_normed_gauss_blur_1_rd253_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd254_res = dark_weights_normed_gauss_blur_1_rd254_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4064, 4608>(result, dark_weights_normed_gauss_blur_1_rd254_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd255_res = dark_weights_normed_gauss_blur_1_rd255_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4080, 4608>(result, dark_weights_normed_gauss_blur_1_rd255_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd256_res = dark_weights_normed_gauss_blur_1_rd256_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4096, 4608>(result, dark_weights_normed_gauss_blur_1_rd256_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd257_res = dark_weights_normed_gauss_blur_1_rd257_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4112, 4608>(result, dark_weights_normed_gauss_blur_1_rd257_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd258_res = dark_weights_normed_gauss_blur_1_rd258_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4128, 4608>(result, dark_weights_normed_gauss_blur_1_rd258_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd259_res = dark_weights_normed_gauss_blur_1_rd259_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4144, 4608>(result, dark_weights_normed_gauss_blur_1_rd259_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd260_res = dark_weights_normed_gauss_blur_1_rd260_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4160, 4608>(result, dark_weights_normed_gauss_blur_1_rd260_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd261_res = dark_weights_normed_gauss_blur_1_rd261_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4176, 4608>(result, dark_weights_normed_gauss_blur_1_rd261_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd262_res = dark_weights_normed_gauss_blur_1_rd262_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4192, 4608>(result, dark_weights_normed_gauss_blur_1_rd262_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd263_res = dark_weights_normed_gauss_blur_1_rd263_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4208, 4608>(result, dark_weights_normed_gauss_blur_1_rd263_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd264_res = dark_weights_normed_gauss_blur_1_rd264_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4224, 4608>(result, dark_weights_normed_gauss_blur_1_rd264_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd265_res = dark_weights_normed_gauss_blur_1_rd265_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4240, 4608>(result, dark_weights_normed_gauss_blur_1_rd265_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd266_res = dark_weights_normed_gauss_blur_1_rd266_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4256, 4608>(result, dark_weights_normed_gauss_blur_1_rd266_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd267_res = dark_weights_normed_gauss_blur_1_rd267_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4272, 4608>(result, dark_weights_normed_gauss_blur_1_rd267_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd268_res = dark_weights_normed_gauss_blur_1_rd268_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4288, 4608>(result, dark_weights_normed_gauss_blur_1_rd268_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd269_res = dark_weights_normed_gauss_blur_1_rd269_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4304, 4608>(result, dark_weights_normed_gauss_blur_1_rd269_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd270_res = dark_weights_normed_gauss_blur_1_rd270_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4320, 4608>(result, dark_weights_normed_gauss_blur_1_rd270_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd271_res = dark_weights_normed_gauss_blur_1_rd271_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4336, 4608>(result, dark_weights_normed_gauss_blur_1_rd271_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd272_res = dark_weights_normed_gauss_blur_1_rd272_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4352, 4608>(result, dark_weights_normed_gauss_blur_1_rd272_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd273_res = dark_weights_normed_gauss_blur_1_rd273_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4368, 4608>(result, dark_weights_normed_gauss_blur_1_rd273_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd274_res = dark_weights_normed_gauss_blur_1_rd274_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4384, 4608>(result, dark_weights_normed_gauss_blur_1_rd274_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd275_res = dark_weights_normed_gauss_blur_1_rd275_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4400, 4608>(result, dark_weights_normed_gauss_blur_1_rd275_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd276_res = dark_weights_normed_gauss_blur_1_rd276_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4416, 4608>(result, dark_weights_normed_gauss_blur_1_rd276_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd277_res = dark_weights_normed_gauss_blur_1_rd277_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4432, 4608>(result, dark_weights_normed_gauss_blur_1_rd277_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd278_res = dark_weights_normed_gauss_blur_1_rd278_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4448, 4608>(result, dark_weights_normed_gauss_blur_1_rd278_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd279_res = dark_weights_normed_gauss_blur_1_rd279_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4464, 4608>(result, dark_weights_normed_gauss_blur_1_rd279_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd280_res = dark_weights_normed_gauss_blur_1_rd280_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4480, 4608>(result, dark_weights_normed_gauss_blur_1_rd280_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd281_res = dark_weights_normed_gauss_blur_1_rd281_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4496, 4608>(result, dark_weights_normed_gauss_blur_1_rd281_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd282_res = dark_weights_normed_gauss_blur_1_rd282_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4512, 4608>(result, dark_weights_normed_gauss_blur_1_rd282_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd283_res = dark_weights_normed_gauss_blur_1_rd283_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4528, 4608>(result, dark_weights_normed_gauss_blur_1_rd283_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd284_res = dark_weights_normed_gauss_blur_1_rd284_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4544, 4608>(result, dark_weights_normed_gauss_blur_1_rd284_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd285_res = dark_weights_normed_gauss_blur_1_rd285_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4560, 4608>(result, dark_weights_normed_gauss_blur_1_rd285_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd286_res = dark_weights_normed_gauss_blur_1_rd286_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4576, 4608>(result, dark_weights_normed_gauss_blur_1_rd286_res);
	hw_uint<16> dark_weights_normed_gauss_blur_1_rd287_res = dark_weights_normed_gauss_blur_1_rd287_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<4592, 4608>(result, dark_weights_normed_gauss_blur_1_rd287_res);
	return result;
}

// dark_weights_normed_update_0_write
//	dark_weights_normed_dark_weights_normed_update_0_write0
//	dark_weights_normed_dark_weights_normed_update_0_write1
//	dark_weights_normed_dark_weights_normed_update_0_write2
//	dark_weights_normed_dark_weights_normed_update_0_write3
//	dark_weights_normed_dark_weights_normed_update_0_write4
//	dark_weights_normed_dark_weights_normed_update_0_write5
//	dark_weights_normed_dark_weights_normed_update_0_write6
//	dark_weights_normed_dark_weights_normed_update_0_write7
//	dark_weights_normed_dark_weights_normed_update_0_write8
//	dark_weights_normed_dark_weights_normed_update_0_write9
//	dark_weights_normed_dark_weights_normed_update_0_write10
//	dark_weights_normed_dark_weights_normed_update_0_write11
//	dark_weights_normed_dark_weights_normed_update_0_write12
//	dark_weights_normed_dark_weights_normed_update_0_write13
//	dark_weights_normed_dark_weights_normed_update_0_write14
//	dark_weights_normed_dark_weights_normed_update_0_write15
//	dark_weights_normed_dark_weights_normed_update_0_write16
//	dark_weights_normed_dark_weights_normed_update_0_write17
//	dark_weights_normed_dark_weights_normed_update_0_write18
//	dark_weights_normed_dark_weights_normed_update_0_write19
//	dark_weights_normed_dark_weights_normed_update_0_write20
//	dark_weights_normed_dark_weights_normed_update_0_write21
//	dark_weights_normed_dark_weights_normed_update_0_write22
//	dark_weights_normed_dark_weights_normed_update_0_write23
//	dark_weights_normed_dark_weights_normed_update_0_write24
//	dark_weights_normed_dark_weights_normed_update_0_write25
//	dark_weights_normed_dark_weights_normed_update_0_write26
//	dark_weights_normed_dark_weights_normed_update_0_write27
//	dark_weights_normed_dark_weights_normed_update_0_write28
//	dark_weights_normed_dark_weights_normed_update_0_write29
//	dark_weights_normed_dark_weights_normed_update_0_write30
//	dark_weights_normed_dark_weights_normed_update_0_write31
inline void dark_weights_normed_dark_weights_normed_update_0_write_bundle_write(hw_uint<512>& dark_weights_normed_update_0_write, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write0_res = dark_weights_normed_update_0_write.extract<0, 15>();
	dark_weights_normed_dark_weights_normed_update_0_write0_write(dark_weights_normed_dark_weights_normed_update_0_write0_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write1_res = dark_weights_normed_update_0_write.extract<16, 31>();
	dark_weights_normed_dark_weights_normed_update_0_write1_write(dark_weights_normed_dark_weights_normed_update_0_write1_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write2_res = dark_weights_normed_update_0_write.extract<32, 47>();
	dark_weights_normed_dark_weights_normed_update_0_write2_write(dark_weights_normed_dark_weights_normed_update_0_write2_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write3_res = dark_weights_normed_update_0_write.extract<48, 63>();
	dark_weights_normed_dark_weights_normed_update_0_write3_write(dark_weights_normed_dark_weights_normed_update_0_write3_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write4_res = dark_weights_normed_update_0_write.extract<64, 79>();
	dark_weights_normed_dark_weights_normed_update_0_write4_write(dark_weights_normed_dark_weights_normed_update_0_write4_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write5_res = dark_weights_normed_update_0_write.extract<80, 95>();
	dark_weights_normed_dark_weights_normed_update_0_write5_write(dark_weights_normed_dark_weights_normed_update_0_write5_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write6_res = dark_weights_normed_update_0_write.extract<96, 111>();
	dark_weights_normed_dark_weights_normed_update_0_write6_write(dark_weights_normed_dark_weights_normed_update_0_write6_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write7_res = dark_weights_normed_update_0_write.extract<112, 127>();
	dark_weights_normed_dark_weights_normed_update_0_write7_write(dark_weights_normed_dark_weights_normed_update_0_write7_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write8_res = dark_weights_normed_update_0_write.extract<128, 143>();
	dark_weights_normed_dark_weights_normed_update_0_write8_write(dark_weights_normed_dark_weights_normed_update_0_write8_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write9_res = dark_weights_normed_update_0_write.extract<144, 159>();
	dark_weights_normed_dark_weights_normed_update_0_write9_write(dark_weights_normed_dark_weights_normed_update_0_write9_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write10_res = dark_weights_normed_update_0_write.extract<160, 175>();
	dark_weights_normed_dark_weights_normed_update_0_write10_write(dark_weights_normed_dark_weights_normed_update_0_write10_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write11_res = dark_weights_normed_update_0_write.extract<176, 191>();
	dark_weights_normed_dark_weights_normed_update_0_write11_write(dark_weights_normed_dark_weights_normed_update_0_write11_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write12_res = dark_weights_normed_update_0_write.extract<192, 207>();
	dark_weights_normed_dark_weights_normed_update_0_write12_write(dark_weights_normed_dark_weights_normed_update_0_write12_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write13_res = dark_weights_normed_update_0_write.extract<208, 223>();
	dark_weights_normed_dark_weights_normed_update_0_write13_write(dark_weights_normed_dark_weights_normed_update_0_write13_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write14_res = dark_weights_normed_update_0_write.extract<224, 239>();
	dark_weights_normed_dark_weights_normed_update_0_write14_write(dark_weights_normed_dark_weights_normed_update_0_write14_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write15_res = dark_weights_normed_update_0_write.extract<240, 255>();
	dark_weights_normed_dark_weights_normed_update_0_write15_write(dark_weights_normed_dark_weights_normed_update_0_write15_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write16_res = dark_weights_normed_update_0_write.extract<256, 271>();
	dark_weights_normed_dark_weights_normed_update_0_write16_write(dark_weights_normed_dark_weights_normed_update_0_write16_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write17_res = dark_weights_normed_update_0_write.extract<272, 287>();
	dark_weights_normed_dark_weights_normed_update_0_write17_write(dark_weights_normed_dark_weights_normed_update_0_write17_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write18_res = dark_weights_normed_update_0_write.extract<288, 303>();
	dark_weights_normed_dark_weights_normed_update_0_write18_write(dark_weights_normed_dark_weights_normed_update_0_write18_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write19_res = dark_weights_normed_update_0_write.extract<304, 319>();
	dark_weights_normed_dark_weights_normed_update_0_write19_write(dark_weights_normed_dark_weights_normed_update_0_write19_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write20_res = dark_weights_normed_update_0_write.extract<320, 335>();
	dark_weights_normed_dark_weights_normed_update_0_write20_write(dark_weights_normed_dark_weights_normed_update_0_write20_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write21_res = dark_weights_normed_update_0_write.extract<336, 351>();
	dark_weights_normed_dark_weights_normed_update_0_write21_write(dark_weights_normed_dark_weights_normed_update_0_write21_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write22_res = dark_weights_normed_update_0_write.extract<352, 367>();
	dark_weights_normed_dark_weights_normed_update_0_write22_write(dark_weights_normed_dark_weights_normed_update_0_write22_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write23_res = dark_weights_normed_update_0_write.extract<368, 383>();
	dark_weights_normed_dark_weights_normed_update_0_write23_write(dark_weights_normed_dark_weights_normed_update_0_write23_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write24_res = dark_weights_normed_update_0_write.extract<384, 399>();
	dark_weights_normed_dark_weights_normed_update_0_write24_write(dark_weights_normed_dark_weights_normed_update_0_write24_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write25_res = dark_weights_normed_update_0_write.extract<400, 415>();
	dark_weights_normed_dark_weights_normed_update_0_write25_write(dark_weights_normed_dark_weights_normed_update_0_write25_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write26_res = dark_weights_normed_update_0_write.extract<416, 431>();
	dark_weights_normed_dark_weights_normed_update_0_write26_write(dark_weights_normed_dark_weights_normed_update_0_write26_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write27_res = dark_weights_normed_update_0_write.extract<432, 447>();
	dark_weights_normed_dark_weights_normed_update_0_write27_write(dark_weights_normed_dark_weights_normed_update_0_write27_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write28_res = dark_weights_normed_update_0_write.extract<448, 463>();
	dark_weights_normed_dark_weights_normed_update_0_write28_write(dark_weights_normed_dark_weights_normed_update_0_write28_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write29_res = dark_weights_normed_update_0_write.extract<464, 479>();
	dark_weights_normed_dark_weights_normed_update_0_write29_write(dark_weights_normed_dark_weights_normed_update_0_write29_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write30_res = dark_weights_normed_update_0_write.extract<480, 495>();
	dark_weights_normed_dark_weights_normed_update_0_write30_write(dark_weights_normed_dark_weights_normed_update_0_write30_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write31_res = dark_weights_normed_update_0_write.extract<496, 511>();
	dark_weights_normed_dark_weights_normed_update_0_write31_write(dark_weights_normed_dark_weights_normed_update_0_write31_res, dark_weights_normed, d0, d1, dynamic_address);
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
inline hw_uint<512> dark_weights_normed_fused_level_0_update_0_read_bundle_read(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31

	hw_uint<512> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<0, 512>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<16, 512>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<32, 512>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<48, 512>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<64, 512>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<80, 512>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<96, 512>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<112, 512>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<128, 512>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<144, 512>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<160, 512>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<176, 512>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<192, 512>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<208, 512>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<224, 512>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<240, 512>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<256, 512>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<272, 512>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<288, 512>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<304, 512>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<320, 512>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<336, 512>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<352, 512>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<368, 512>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<384, 512>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<400, 512>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<416, 512>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<432, 512>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<448, 512>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<464, 512>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<480, 512>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<496, 512>(result, fused_level_0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_to_dark_weights_normed_gauss_ds_1_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_to_dark_weights_normed_gauss_ds_1_rd1_cache {
	// RAM Box: {[2, 1890], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_to_dark_weights_normed_gauss_ds_1_rd10_cache {
	// RAM Box: {[20, 1908], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_to_dark_weights_normed_gauss_ds_1_rd11_cache {
	// RAM Box: {[22, 1910], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_to_dark_weights_normed_gauss_ds_1_rd12_cache {
	// RAM Box: {[24, 1912], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_to_dark_weights_normed_gauss_ds_1_rd13_cache {
	// RAM Box: {[26, 1914], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_to_dark_weights_normed_gauss_ds_1_rd14_cache {
	// RAM Box: {[28, 1916], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_to_dark_weights_normed_gauss_ds_1_rd15_cache {
	// RAM Box: {[30, 1918], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_to_dark_weights_normed_gauss_ds_1_rd2_cache {
	// RAM Box: {[4, 1892], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_to_dark_weights_normed_gauss_ds_1_rd3_cache {
	// RAM Box: {[6, 1894], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_to_dark_weights_normed_gauss_ds_1_rd4_cache {
	// RAM Box: {[8, 1896], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_to_dark_weights_normed_gauss_ds_1_rd5_cache {
	// RAM Box: {[10, 1898], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_to_dark_weights_normed_gauss_ds_1_rd6_cache {
	// RAM Box: {[12, 1900], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_to_dark_weights_normed_gauss_ds_1_rd7_cache {
	// RAM Box: {[14, 1902], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_to_dark_weights_normed_gauss_ds_1_rd8_cache {
	// RAM Box: {[16, 1904], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_to_dark_weights_normed_gauss_ds_1_rd9_cache {
	// RAM Box: {[18, 1906], [0, 1078]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_blur_1_cache {
  // # of banks: 16
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_to_dark_weights_normed_gauss_ds_1_rd0_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_to_dark_weights_normed_gauss_ds_1_rd0;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_to_dark_weights_normed_gauss_ds_1_rd1_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_to_dark_weights_normed_gauss_ds_1_rd1;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_to_dark_weights_normed_gauss_ds_1_rd10_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_to_dark_weights_normed_gauss_ds_1_rd10;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_to_dark_weights_normed_gauss_ds_1_rd11_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_to_dark_weights_normed_gauss_ds_1_rd11;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_to_dark_weights_normed_gauss_ds_1_rd12_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_to_dark_weights_normed_gauss_ds_1_rd12;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_to_dark_weights_normed_gauss_ds_1_rd13_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_to_dark_weights_normed_gauss_ds_1_rd13;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_to_dark_weights_normed_gauss_ds_1_rd14_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_to_dark_weights_normed_gauss_ds_1_rd14;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_to_dark_weights_normed_gauss_ds_1_rd15_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_to_dark_weights_normed_gauss_ds_1_rd15;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_to_dark_weights_normed_gauss_ds_1_rd2_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_to_dark_weights_normed_gauss_ds_1_rd2;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_to_dark_weights_normed_gauss_ds_1_rd3_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_to_dark_weights_normed_gauss_ds_1_rd3;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_to_dark_weights_normed_gauss_ds_1_rd4_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_to_dark_weights_normed_gauss_ds_1_rd4;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_to_dark_weights_normed_gauss_ds_1_rd5_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_to_dark_weights_normed_gauss_ds_1_rd5;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_to_dark_weights_normed_gauss_ds_1_rd6_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_to_dark_weights_normed_gauss_ds_1_rd6;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_to_dark_weights_normed_gauss_ds_1_rd7_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_to_dark_weights_normed_gauss_ds_1_rd7;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_to_dark_weights_normed_gauss_ds_1_rd8_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_to_dark_weights_normed_gauss_ds_1_rd8;
  dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_to_dark_weights_normed_gauss_ds_1_rd9_cache dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_to_dark_weights_normed_gauss_ds_1_rd9;
};



inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_to_dark_weights_normed_gauss_ds_1_rd0.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write1_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write1, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_to_dark_weights_normed_gauss_ds_1_rd5.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write11_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write11, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_to_dark_weights_normed_gauss_ds_1_rd6.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write13_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write13, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_to_dark_weights_normed_gauss_ds_1_rd7.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write15_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write15, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_to_dark_weights_normed_gauss_ds_1_rd8.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write17_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write17, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_to_dark_weights_normed_gauss_ds_1_rd9.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write19_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write19, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_to_dark_weights_normed_gauss_ds_1_rd1.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_to_dark_weights_normed_gauss_ds_1_rd10.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write21_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write21, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_to_dark_weights_normed_gauss_ds_1_rd11.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write23_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write23, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_to_dark_weights_normed_gauss_ds_1_rd12.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write25_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write25, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_to_dark_weights_normed_gauss_ds_1_rd13.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write27_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write27, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_to_dark_weights_normed_gauss_ds_1_rd14.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write29_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write29, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write3_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write3, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_to_dark_weights_normed_gauss_ds_1_rd15.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write31_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write31, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_to_dark_weights_normed_gauss_ds_1_rd2.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write5_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write5, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_to_dark_weights_normed_gauss_ds_1_rd3.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write7_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write7, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_to_dark_weights_normed_gauss_ds_1_rd4.push(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8);
}

inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write9_write(hw_uint<16>& dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write9, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd0_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd0 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_to_dark_weights_normed_gauss_ds_1_rd0.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd1_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd1 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[2 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_to_dark_weights_normed_gauss_ds_1_rd1.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd10_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd10 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[20 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_to_dark_weights_normed_gauss_ds_1_rd10.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd11_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd11 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[22 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_to_dark_weights_normed_gauss_ds_1_rd11.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd12_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd12 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[24 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_to_dark_weights_normed_gauss_ds_1_rd12.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd13_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd13 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[26 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_to_dark_weights_normed_gauss_ds_1_rd13.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd14_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd14 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[28 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_to_dark_weights_normed_gauss_ds_1_rd14.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd15_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd15 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[30 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_to_dark_weights_normed_gauss_ds_1_rd15.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd2_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd2 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[4 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_to_dark_weights_normed_gauss_ds_1_rd2.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd3_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd3 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[6 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_to_dark_weights_normed_gauss_ds_1_rd3.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd4_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd4 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[8 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_to_dark_weights_normed_gauss_ds_1_rd4.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd5_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd5 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[10 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_to_dark_weights_normed_gauss_ds_1_rd5.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd6_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd6 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[12 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_to_dark_weights_normed_gauss_ds_1_rd6.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd7_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd7 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[14 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_to_dark_weights_normed_gauss_ds_1_rd7.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd8_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd8 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[16 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_to_dark_weights_normed_gauss_ds_1_rd8.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_gauss_ds_1_rd9_select(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_gauss_ds_1_rd9 read pattern: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> dark_weights_normed_gauss_blur_1[18 + 32d0, 2d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
  auto value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18 = dark_weights_normed_gauss_blur_1.dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_to_dark_weights_normed_gauss_ds_1_rd9.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18;
  return 0;
}

// # of bundles = 2
// dark_weights_normed_gauss_blur_1_update_0_write
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write1
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write3
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write5
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write7
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write9
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write11
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write13
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write15
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write17
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write19
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write21
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write23
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write25
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write27
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write29
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30
//	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write31
inline void dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write_bundle_write(hw_uint<512>& dark_weights_normed_gauss_blur_1_update_0_write, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<0, 15>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write0_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write1_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<16, 31>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write1_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write1_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<32, 47>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write2_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write3_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<48, 63>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write3_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write3_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<64, 79>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write4_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write5_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<80, 95>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write5_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write5_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<96, 111>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write6_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write7_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<112, 127>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write7_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write7_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<128, 143>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write8_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write9_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<144, 159>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write9_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write9_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<160, 175>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write10_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write11_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<176, 191>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write11_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write11_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<192, 207>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write12_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write13_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<208, 223>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write13_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write13_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<224, 239>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write14_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write15_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<240, 255>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write15_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write15_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<256, 271>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write16_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write17_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<272, 287>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write17_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write17_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<288, 303>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write18_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write19_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<304, 319>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write19_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write19_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<320, 335>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write20_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write21_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<336, 351>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write21_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write21_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<352, 367>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write22_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write23_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<368, 383>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write23_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write23_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<384, 399>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write24_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write25_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<400, 415>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write25_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write25_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<416, 431>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write26_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write27_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<432, 447>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write27_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write27_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<448, 463>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write28_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write29_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<464, 479>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write29_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write29_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<480, 495>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write30_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write31_res = dark_weights_normed_gauss_blur_1_update_0_write.extract<496, 511>();
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write31_write(dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write31_res, dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
}

// dark_weights_normed_gauss_ds_1_update_0_read
//	dark_weights_normed_gauss_ds_1_rd0
//	dark_weights_normed_gauss_ds_1_rd1
//	dark_weights_normed_gauss_ds_1_rd2
//	dark_weights_normed_gauss_ds_1_rd3
//	dark_weights_normed_gauss_ds_1_rd4
//	dark_weights_normed_gauss_ds_1_rd5
//	dark_weights_normed_gauss_ds_1_rd6
//	dark_weights_normed_gauss_ds_1_rd7
//	dark_weights_normed_gauss_ds_1_rd8
//	dark_weights_normed_gauss_ds_1_rd9
//	dark_weights_normed_gauss_ds_1_rd10
//	dark_weights_normed_gauss_ds_1_rd11
//	dark_weights_normed_gauss_ds_1_rd12
//	dark_weights_normed_gauss_ds_1_rd13
//	dark_weights_normed_gauss_ds_1_rd14
//	dark_weights_normed_gauss_ds_1_rd15
inline hw_uint<256> dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_ds_1_update_0_read_bundle_read(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // dark_weights_normed_gauss_ds_1_rd0
    // dark_weights_normed_gauss_ds_1_rd1
    // dark_weights_normed_gauss_ds_1_rd2
    // dark_weights_normed_gauss_ds_1_rd3
    // dark_weights_normed_gauss_ds_1_rd4
    // dark_weights_normed_gauss_ds_1_rd5
    // dark_weights_normed_gauss_ds_1_rd6
    // dark_weights_normed_gauss_ds_1_rd7
    // dark_weights_normed_gauss_ds_1_rd8
    // dark_weights_normed_gauss_ds_1_rd9
    // dark_weights_normed_gauss_ds_1_rd10
    // dark_weights_normed_gauss_ds_1_rd11
    // dark_weights_normed_gauss_ds_1_rd12
    // dark_weights_normed_gauss_ds_1_rd13
    // dark_weights_normed_gauss_ds_1_rd14
    // dark_weights_normed_gauss_ds_1_rd15

	hw_uint<256> result;
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd0_res = dark_weights_normed_gauss_ds_1_rd0_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<0, 256>(result, dark_weights_normed_gauss_ds_1_rd0_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd1_res = dark_weights_normed_gauss_ds_1_rd1_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<16, 256>(result, dark_weights_normed_gauss_ds_1_rd1_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd2_res = dark_weights_normed_gauss_ds_1_rd2_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<32, 256>(result, dark_weights_normed_gauss_ds_1_rd2_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd3_res = dark_weights_normed_gauss_ds_1_rd3_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<48, 256>(result, dark_weights_normed_gauss_ds_1_rd3_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd4_res = dark_weights_normed_gauss_ds_1_rd4_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<64, 256>(result, dark_weights_normed_gauss_ds_1_rd4_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd5_res = dark_weights_normed_gauss_ds_1_rd5_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<80, 256>(result, dark_weights_normed_gauss_ds_1_rd5_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd6_res = dark_weights_normed_gauss_ds_1_rd6_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<96, 256>(result, dark_weights_normed_gauss_ds_1_rd6_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd7_res = dark_weights_normed_gauss_ds_1_rd7_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<112, 256>(result, dark_weights_normed_gauss_ds_1_rd7_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd8_res = dark_weights_normed_gauss_ds_1_rd8_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<128, 256>(result, dark_weights_normed_gauss_ds_1_rd8_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd9_res = dark_weights_normed_gauss_ds_1_rd9_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<144, 256>(result, dark_weights_normed_gauss_ds_1_rd9_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd10_res = dark_weights_normed_gauss_ds_1_rd10_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<160, 256>(result, dark_weights_normed_gauss_ds_1_rd10_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd11_res = dark_weights_normed_gauss_ds_1_rd11_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<176, 256>(result, dark_weights_normed_gauss_ds_1_rd11_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd12_res = dark_weights_normed_gauss_ds_1_rd12_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<192, 256>(result, dark_weights_normed_gauss_ds_1_rd12_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd13_res = dark_weights_normed_gauss_ds_1_rd13_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<208, 256>(result, dark_weights_normed_gauss_ds_1_rd13_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd14_res = dark_weights_normed_gauss_ds_1_rd14_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<224, 256>(result, dark_weights_normed_gauss_ds_1_rd14_res);
	hw_uint<16> dark_weights_normed_gauss_ds_1_rd15_res = dark_weights_normed_gauss_ds_1_rd15_select(dark_weights_normed_gauss_blur_1, d0, d1, dynamic_address);
	set_at<240, 256>(result, dark_weights_normed_gauss_ds_1_rd15_res);
	return result;
}

#include "hw_classes.h"

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_gauss_ds_1_cache {
  // # of banks: 16
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8;
  dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9_cache dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9;
};



inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8);
}

inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_write(hw_uint<16>& dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9.push(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9);
}

inline hw_uint<16> fused_level_1_rd0_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd0 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_to_fused_level_1_rd0.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_1_rd1_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd1 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[1 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_to_fused_level_1_rd1.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_1_rd10_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd10 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[10 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_to_fused_level_1_rd10.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_1_rd11_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd11 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[11 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_to_fused_level_1_rd11.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_1_rd12_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd12 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[12 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_to_fused_level_1_rd12.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_1_rd13_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd13 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[13 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_to_fused_level_1_rd13.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_1_rd14_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd14 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[14 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_to_fused_level_1_rd14.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_1_rd15_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd15 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[15 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_to_fused_level_1_rd15.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_1_rd2_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd2 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[2 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_to_fused_level_1_rd2.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_1_rd3_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd3 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[3 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_to_fused_level_1_rd3.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_1_rd4_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd4 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[4 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_to_fused_level_1_rd4.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_1_rd5_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd5 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[5 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_to_fused_level_1_rd5.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_1_rd6_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd6 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[6 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_to_fused_level_1_rd6.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_1_rd7_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd7 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[7 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_to_fused_level_1_rd7.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_1_rd8_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd8 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[8 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_to_fused_level_1_rd8.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_1_rd9_select(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_1_rd9 read pattern: { fused_level_1_update_0[d0, d1] -> dark_weights_normed_gauss_ds_1[9 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Read schedule : { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  // Write schedule: { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9 = dark_weights_normed_gauss_ds_1.dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_to_fused_level_1_rd9.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9;
  return 0;
}

// # of bundles = 2
// dark_weights_normed_gauss_ds_1_update_0_write
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14
//	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15
inline void dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write_bundle_write(hw_uint<256>& dark_weights_normed_gauss_ds_1_update_0_write, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<0, 15>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write0_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<16, 31>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write1_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<32, 47>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write2_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<48, 63>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write3_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<64, 79>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write4_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<80, 95>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write5_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<96, 111>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write6_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<112, 127>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write7_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<128, 143>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write8_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<144, 159>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write9_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<160, 175>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write10_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<176, 191>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write11_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<192, 207>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write12_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<208, 223>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write13_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<224, 239>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write14_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_res = dark_weights_normed_gauss_ds_1_update_0_write.extract<240, 255>();
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_write(dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write15_res, dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
}

// fused_level_1_update_0_read
//	fused_level_1_rd0
//	fused_level_1_rd1
//	fused_level_1_rd2
//	fused_level_1_rd3
//	fused_level_1_rd4
//	fused_level_1_rd5
//	fused_level_1_rd6
//	fused_level_1_rd7
//	fused_level_1_rd8
//	fused_level_1_rd9
//	fused_level_1_rd10
//	fused_level_1_rd11
//	fused_level_1_rd12
//	fused_level_1_rd13
//	fused_level_1_rd14
//	fused_level_1_rd15
inline hw_uint<256> dark_weights_normed_gauss_ds_1_fused_level_1_update_0_read_bundle_read(dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // fused_level_1_rd0
    // fused_level_1_rd1
    // fused_level_1_rd2
    // fused_level_1_rd3
    // fused_level_1_rd4
    // fused_level_1_rd5
    // fused_level_1_rd6
    // fused_level_1_rd7
    // fused_level_1_rd8
    // fused_level_1_rd9
    // fused_level_1_rd10
    // fused_level_1_rd11
    // fused_level_1_rd12
    // fused_level_1_rd13
    // fused_level_1_rd14
    // fused_level_1_rd15

	hw_uint<256> result;
	hw_uint<16> fused_level_1_rd0_res = fused_level_1_rd0_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<0, 256>(result, fused_level_1_rd0_res);
	hw_uint<16> fused_level_1_rd1_res = fused_level_1_rd1_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<16, 256>(result, fused_level_1_rd1_res);
	hw_uint<16> fused_level_1_rd2_res = fused_level_1_rd2_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<32, 256>(result, fused_level_1_rd2_res);
	hw_uint<16> fused_level_1_rd3_res = fused_level_1_rd3_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<48, 256>(result, fused_level_1_rd3_res);
	hw_uint<16> fused_level_1_rd4_res = fused_level_1_rd4_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<64, 256>(result, fused_level_1_rd4_res);
	hw_uint<16> fused_level_1_rd5_res = fused_level_1_rd5_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<80, 256>(result, fused_level_1_rd5_res);
	hw_uint<16> fused_level_1_rd6_res = fused_level_1_rd6_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<96, 256>(result, fused_level_1_rd6_res);
	hw_uint<16> fused_level_1_rd7_res = fused_level_1_rd7_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<112, 256>(result, fused_level_1_rd7_res);
	hw_uint<16> fused_level_1_rd8_res = fused_level_1_rd8_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<128, 256>(result, fused_level_1_rd8_res);
	hw_uint<16> fused_level_1_rd9_res = fused_level_1_rd9_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<144, 256>(result, fused_level_1_rd9_res);
	hw_uint<16> fused_level_1_rd10_res = fused_level_1_rd10_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<160, 256>(result, fused_level_1_rd10_res);
	hw_uint<16> fused_level_1_rd11_res = fused_level_1_rd11_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<176, 256>(result, fused_level_1_rd11_res);
	hw_uint<16> fused_level_1_rd12_res = fused_level_1_rd12_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<192, 256>(result, fused_level_1_rd12_res);
	hw_uint<16> fused_level_1_rd13_res = fused_level_1_rd13_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<208, 256>(result, fused_level_1_rd13_res);
	hw_uint<16> fused_level_1_rd14_res = fused_level_1_rd14_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<224, 256>(result, fused_level_1_rd14_res);
	hw_uint<16> fused_level_1_rd15_res = fused_level_1_rd15_select(dark_weights_normed_gauss_ds_1, d0, d1, dynamic_address);
	set_at<240, 256>(result, fused_level_1_rd15_res);
	return result;
}

#include "hw_classes.h"

struct final_merged_0_final_merged_0_update_0_write0_to_ls16_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write1_to_ls16_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write10_to_ls16_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write11_to_ls16_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write12_to_ls16_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write13_to_ls16_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write14_to_ls16_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write15_to_ls16_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write16_to_ls16_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write17_to_ls16_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write18_to_ls16_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write19_to_ls16_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write2_to_ls16_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write20_to_ls16_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write21_to_ls16_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write22_to_ls16_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write23_to_ls16_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write24_to_ls16_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write25_to_ls16_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write26_to_ls16_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write27_to_ls16_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write28_to_ls16_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write29_to_ls16_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write3_to_ls16_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write30_to_ls16_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write31_to_ls16_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write4_to_ls16_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write5_to_ls16_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write6_to_ls16_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write7_to_ls16_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write8_to_ls16_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_final_merged_0_update_0_write9_to_ls16_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_merged_0_cache {
  // # of banks: 32
  final_merged_0_final_merged_0_update_0_write0_to_ls16_rd0_cache final_merged_0_final_merged_0_update_0_write0_to_ls16_rd0;
  final_merged_0_final_merged_0_update_0_write1_to_ls16_rd1_cache final_merged_0_final_merged_0_update_0_write1_to_ls16_rd1;
  final_merged_0_final_merged_0_update_0_write10_to_ls16_rd10_cache final_merged_0_final_merged_0_update_0_write10_to_ls16_rd10;
  final_merged_0_final_merged_0_update_0_write11_to_ls16_rd11_cache final_merged_0_final_merged_0_update_0_write11_to_ls16_rd11;
  final_merged_0_final_merged_0_update_0_write12_to_ls16_rd12_cache final_merged_0_final_merged_0_update_0_write12_to_ls16_rd12;
  final_merged_0_final_merged_0_update_0_write13_to_ls16_rd13_cache final_merged_0_final_merged_0_update_0_write13_to_ls16_rd13;
  final_merged_0_final_merged_0_update_0_write14_to_ls16_rd14_cache final_merged_0_final_merged_0_update_0_write14_to_ls16_rd14;
  final_merged_0_final_merged_0_update_0_write15_to_ls16_rd15_cache final_merged_0_final_merged_0_update_0_write15_to_ls16_rd15;
  final_merged_0_final_merged_0_update_0_write16_to_ls16_rd16_cache final_merged_0_final_merged_0_update_0_write16_to_ls16_rd16;
  final_merged_0_final_merged_0_update_0_write17_to_ls16_rd17_cache final_merged_0_final_merged_0_update_0_write17_to_ls16_rd17;
  final_merged_0_final_merged_0_update_0_write18_to_ls16_rd18_cache final_merged_0_final_merged_0_update_0_write18_to_ls16_rd18;
  final_merged_0_final_merged_0_update_0_write19_to_ls16_rd19_cache final_merged_0_final_merged_0_update_0_write19_to_ls16_rd19;
  final_merged_0_final_merged_0_update_0_write2_to_ls16_rd2_cache final_merged_0_final_merged_0_update_0_write2_to_ls16_rd2;
  final_merged_0_final_merged_0_update_0_write20_to_ls16_rd20_cache final_merged_0_final_merged_0_update_0_write20_to_ls16_rd20;
  final_merged_0_final_merged_0_update_0_write21_to_ls16_rd21_cache final_merged_0_final_merged_0_update_0_write21_to_ls16_rd21;
  final_merged_0_final_merged_0_update_0_write22_to_ls16_rd22_cache final_merged_0_final_merged_0_update_0_write22_to_ls16_rd22;
  final_merged_0_final_merged_0_update_0_write23_to_ls16_rd23_cache final_merged_0_final_merged_0_update_0_write23_to_ls16_rd23;
  final_merged_0_final_merged_0_update_0_write24_to_ls16_rd24_cache final_merged_0_final_merged_0_update_0_write24_to_ls16_rd24;
  final_merged_0_final_merged_0_update_0_write25_to_ls16_rd25_cache final_merged_0_final_merged_0_update_0_write25_to_ls16_rd25;
  final_merged_0_final_merged_0_update_0_write26_to_ls16_rd26_cache final_merged_0_final_merged_0_update_0_write26_to_ls16_rd26;
  final_merged_0_final_merged_0_update_0_write27_to_ls16_rd27_cache final_merged_0_final_merged_0_update_0_write27_to_ls16_rd27;
  final_merged_0_final_merged_0_update_0_write28_to_ls16_rd28_cache final_merged_0_final_merged_0_update_0_write28_to_ls16_rd28;
  final_merged_0_final_merged_0_update_0_write29_to_ls16_rd29_cache final_merged_0_final_merged_0_update_0_write29_to_ls16_rd29;
  final_merged_0_final_merged_0_update_0_write3_to_ls16_rd3_cache final_merged_0_final_merged_0_update_0_write3_to_ls16_rd3;
  final_merged_0_final_merged_0_update_0_write30_to_ls16_rd30_cache final_merged_0_final_merged_0_update_0_write30_to_ls16_rd30;
  final_merged_0_final_merged_0_update_0_write31_to_ls16_rd31_cache final_merged_0_final_merged_0_update_0_write31_to_ls16_rd31;
  final_merged_0_final_merged_0_update_0_write4_to_ls16_rd4_cache final_merged_0_final_merged_0_update_0_write4_to_ls16_rd4;
  final_merged_0_final_merged_0_update_0_write5_to_ls16_rd5_cache final_merged_0_final_merged_0_update_0_write5_to_ls16_rd5;
  final_merged_0_final_merged_0_update_0_write6_to_ls16_rd6_cache final_merged_0_final_merged_0_update_0_write6_to_ls16_rd6;
  final_merged_0_final_merged_0_update_0_write7_to_ls16_rd7_cache final_merged_0_final_merged_0_update_0_write7_to_ls16_rd7;
  final_merged_0_final_merged_0_update_0_write8_to_ls16_rd8_cache final_merged_0_final_merged_0_update_0_write8_to_ls16_rd8;
  final_merged_0_final_merged_0_update_0_write9_to_ls16_rd9_cache final_merged_0_final_merged_0_update_0_write9_to_ls16_rd9;
};



inline void final_merged_0_final_merged_0_update_0_write0_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write0, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write0_to_ls16_rd0.push(final_merged_0_final_merged_0_update_0_write0);
}

inline void final_merged_0_final_merged_0_update_0_write1_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write1, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write1_to_ls16_rd1.push(final_merged_0_final_merged_0_update_0_write1);
}

inline void final_merged_0_final_merged_0_update_0_write10_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write10, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write10_to_ls16_rd10.push(final_merged_0_final_merged_0_update_0_write10);
}

inline void final_merged_0_final_merged_0_update_0_write11_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write11, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write11_to_ls16_rd11.push(final_merged_0_final_merged_0_update_0_write11);
}

inline void final_merged_0_final_merged_0_update_0_write12_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write12, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write12_to_ls16_rd12.push(final_merged_0_final_merged_0_update_0_write12);
}

inline void final_merged_0_final_merged_0_update_0_write13_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write13, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write13_to_ls16_rd13.push(final_merged_0_final_merged_0_update_0_write13);
}

inline void final_merged_0_final_merged_0_update_0_write14_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write14, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write14_to_ls16_rd14.push(final_merged_0_final_merged_0_update_0_write14);
}

inline void final_merged_0_final_merged_0_update_0_write15_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write15, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write15_to_ls16_rd15.push(final_merged_0_final_merged_0_update_0_write15);
}

inline void final_merged_0_final_merged_0_update_0_write16_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write16, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write16_to_ls16_rd16.push(final_merged_0_final_merged_0_update_0_write16);
}

inline void final_merged_0_final_merged_0_update_0_write17_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write17, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write17_to_ls16_rd17.push(final_merged_0_final_merged_0_update_0_write17);
}

inline void final_merged_0_final_merged_0_update_0_write18_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write18, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write18_to_ls16_rd18.push(final_merged_0_final_merged_0_update_0_write18);
}

inline void final_merged_0_final_merged_0_update_0_write19_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write19, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write19_to_ls16_rd19.push(final_merged_0_final_merged_0_update_0_write19);
}

inline void final_merged_0_final_merged_0_update_0_write2_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write2, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write2_to_ls16_rd2.push(final_merged_0_final_merged_0_update_0_write2);
}

inline void final_merged_0_final_merged_0_update_0_write20_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write20, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write20_to_ls16_rd20.push(final_merged_0_final_merged_0_update_0_write20);
}

inline void final_merged_0_final_merged_0_update_0_write21_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write21, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write21_to_ls16_rd21.push(final_merged_0_final_merged_0_update_0_write21);
}

inline void final_merged_0_final_merged_0_update_0_write22_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write22, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write22_to_ls16_rd22.push(final_merged_0_final_merged_0_update_0_write22);
}

inline void final_merged_0_final_merged_0_update_0_write23_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write23, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write23_to_ls16_rd23.push(final_merged_0_final_merged_0_update_0_write23);
}

inline void final_merged_0_final_merged_0_update_0_write24_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write24, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write24_to_ls16_rd24.push(final_merged_0_final_merged_0_update_0_write24);
}

inline void final_merged_0_final_merged_0_update_0_write25_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write25, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write25_to_ls16_rd25.push(final_merged_0_final_merged_0_update_0_write25);
}

inline void final_merged_0_final_merged_0_update_0_write26_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write26, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write26_to_ls16_rd26.push(final_merged_0_final_merged_0_update_0_write26);
}

inline void final_merged_0_final_merged_0_update_0_write27_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write27, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write27_to_ls16_rd27.push(final_merged_0_final_merged_0_update_0_write27);
}

inline void final_merged_0_final_merged_0_update_0_write28_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write28, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write28_to_ls16_rd28.push(final_merged_0_final_merged_0_update_0_write28);
}

inline void final_merged_0_final_merged_0_update_0_write29_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write29, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write29_to_ls16_rd29.push(final_merged_0_final_merged_0_update_0_write29);
}

inline void final_merged_0_final_merged_0_update_0_write3_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write3, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write3_to_ls16_rd3.push(final_merged_0_final_merged_0_update_0_write3);
}

inline void final_merged_0_final_merged_0_update_0_write30_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write30, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write30_to_ls16_rd30.push(final_merged_0_final_merged_0_update_0_write30);
}

inline void final_merged_0_final_merged_0_update_0_write31_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write31, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write31_to_ls16_rd31.push(final_merged_0_final_merged_0_update_0_write31);
}

inline void final_merged_0_final_merged_0_update_0_write4_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write4, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write4_to_ls16_rd4.push(final_merged_0_final_merged_0_update_0_write4);
}

inline void final_merged_0_final_merged_0_update_0_write5_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write5, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write5_to_ls16_rd5.push(final_merged_0_final_merged_0_update_0_write5);
}

inline void final_merged_0_final_merged_0_update_0_write6_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write6, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write6_to_ls16_rd6.push(final_merged_0_final_merged_0_update_0_write6);
}

inline void final_merged_0_final_merged_0_update_0_write7_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write7, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write7_to_ls16_rd7.push(final_merged_0_final_merged_0_update_0_write7);
}

inline void final_merged_0_final_merged_0_update_0_write8_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write8, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write8_to_ls16_rd8.push(final_merged_0_final_merged_0_update_0_write8);
}

inline void final_merged_0_final_merged_0_update_0_write9_write(hw_uint<16>& final_merged_0_final_merged_0_update_0_write9, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  final_merged_0.final_merged_0_final_merged_0_update_0_write9_to_ls16_rd9.push(final_merged_0_final_merged_0_update_0_write9);
}

inline hw_uint<16> ls16_rd0_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd0 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write0 = final_merged_0.final_merged_0_final_merged_0_update_0_write0_to_ls16_rd0.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write0;
  return 0;
}

inline hw_uint<16> ls16_rd1_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd1 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write1 = final_merged_0.final_merged_0_final_merged_0_update_0_write1_to_ls16_rd1.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write1;
  return 0;
}

inline hw_uint<16> ls16_rd10_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd10 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write10 = final_merged_0.final_merged_0_final_merged_0_update_0_write10_to_ls16_rd10.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write10;
  return 0;
}

inline hw_uint<16> ls16_rd11_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd11 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write11 = final_merged_0.final_merged_0_final_merged_0_update_0_write11_to_ls16_rd11.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write11;
  return 0;
}

inline hw_uint<16> ls16_rd12_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd12 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write12 = final_merged_0.final_merged_0_final_merged_0_update_0_write12_to_ls16_rd12.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write12;
  return 0;
}

inline hw_uint<16> ls16_rd13_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd13 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write13 = final_merged_0.final_merged_0_final_merged_0_update_0_write13_to_ls16_rd13.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write13;
  return 0;
}

inline hw_uint<16> ls16_rd14_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd14 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write14 = final_merged_0.final_merged_0_final_merged_0_update_0_write14_to_ls16_rd14.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write14;
  return 0;
}

inline hw_uint<16> ls16_rd15_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd15 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write15 = final_merged_0.final_merged_0_final_merged_0_update_0_write15_to_ls16_rd15.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write15;
  return 0;
}

inline hw_uint<16> ls16_rd16_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd16 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write16 = final_merged_0.final_merged_0_final_merged_0_update_0_write16_to_ls16_rd16.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write16;
  return 0;
}

inline hw_uint<16> ls16_rd17_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd17 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write17 = final_merged_0.final_merged_0_final_merged_0_update_0_write17_to_ls16_rd17.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write17;
  return 0;
}

inline hw_uint<16> ls16_rd18_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd18 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write18 = final_merged_0.final_merged_0_final_merged_0_update_0_write18_to_ls16_rd18.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write18;
  return 0;
}

inline hw_uint<16> ls16_rd19_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd19 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write19 = final_merged_0.final_merged_0_final_merged_0_update_0_write19_to_ls16_rd19.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write19;
  return 0;
}

inline hw_uint<16> ls16_rd2_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd2 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write2 = final_merged_0.final_merged_0_final_merged_0_update_0_write2_to_ls16_rd2.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write2;
  return 0;
}

inline hw_uint<16> ls16_rd20_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd20 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write20 = final_merged_0.final_merged_0_final_merged_0_update_0_write20_to_ls16_rd20.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write20;
  return 0;
}

inline hw_uint<16> ls16_rd21_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd21 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write21 = final_merged_0.final_merged_0_final_merged_0_update_0_write21_to_ls16_rd21.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write21;
  return 0;
}

inline hw_uint<16> ls16_rd22_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd22 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write22 = final_merged_0.final_merged_0_final_merged_0_update_0_write22_to_ls16_rd22.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write22;
  return 0;
}

inline hw_uint<16> ls16_rd23_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd23 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write23 = final_merged_0.final_merged_0_final_merged_0_update_0_write23_to_ls16_rd23.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write23;
  return 0;
}

inline hw_uint<16> ls16_rd24_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd24 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write24 = final_merged_0.final_merged_0_final_merged_0_update_0_write24_to_ls16_rd24.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write24;
  return 0;
}

inline hw_uint<16> ls16_rd25_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd25 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write25 = final_merged_0.final_merged_0_final_merged_0_update_0_write25_to_ls16_rd25.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write25;
  return 0;
}

inline hw_uint<16> ls16_rd26_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd26 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write26 = final_merged_0.final_merged_0_final_merged_0_update_0_write26_to_ls16_rd26.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write26;
  return 0;
}

inline hw_uint<16> ls16_rd27_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd27 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write27 = final_merged_0.final_merged_0_final_merged_0_update_0_write27_to_ls16_rd27.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write27;
  return 0;
}

inline hw_uint<16> ls16_rd28_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd28 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write28 = final_merged_0.final_merged_0_final_merged_0_update_0_write28_to_ls16_rd28.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write28;
  return 0;
}

inline hw_uint<16> ls16_rd29_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd29 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write29 = final_merged_0.final_merged_0_final_merged_0_update_0_write29_to_ls16_rd29.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write29;
  return 0;
}

inline hw_uint<16> ls16_rd3_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd3 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write3 = final_merged_0.final_merged_0_final_merged_0_update_0_write3_to_ls16_rd3.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write3;
  return 0;
}

inline hw_uint<16> ls16_rd30_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd30 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write30 = final_merged_0.final_merged_0_final_merged_0_update_0_write30_to_ls16_rd30.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write30;
  return 0;
}

inline hw_uint<16> ls16_rd31_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd31 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write31 = final_merged_0.final_merged_0_final_merged_0_update_0_write31_to_ls16_rd31.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write31;
  return 0;
}

inline hw_uint<16> ls16_rd4_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd4 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write4 = final_merged_0.final_merged_0_final_merged_0_update_0_write4_to_ls16_rd4.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write4;
  return 0;
}

inline hw_uint<16> ls16_rd5_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd5 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write5 = final_merged_0.final_merged_0_final_merged_0_update_0_write5_to_ls16_rd5.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write5;
  return 0;
}

inline hw_uint<16> ls16_rd6_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd6 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write6 = final_merged_0.final_merged_0_final_merged_0_update_0_write6_to_ls16_rd6.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write6;
  return 0;
}

inline hw_uint<16> ls16_rd7_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd7 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write7 = final_merged_0.final_merged_0_final_merged_0_update_0_write7_to_ls16_rd7.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write7;
  return 0;
}

inline hw_uint<16> ls16_rd8_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd8 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write8 = final_merged_0.final_merged_0_final_merged_0_update_0_write8_to_ls16_rd8.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write8;
  return 0;
}

inline hw_uint<16> ls16_rd9_select(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls16_rd9 read pattern: { ls16_update_0[d0, d1] -> final_merged_0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_merged_0_final_merged_0_update_0_write9 = final_merged_0.final_merged_0_final_merged_0_update_0_write9_to_ls16_rd9.peek(/* one reader or all rams */ 0);
  return value_final_merged_0_final_merged_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// final_merged_0_update_0_write
//	final_merged_0_final_merged_0_update_0_write0
//	final_merged_0_final_merged_0_update_0_write1
//	final_merged_0_final_merged_0_update_0_write2
//	final_merged_0_final_merged_0_update_0_write3
//	final_merged_0_final_merged_0_update_0_write4
//	final_merged_0_final_merged_0_update_0_write5
//	final_merged_0_final_merged_0_update_0_write6
//	final_merged_0_final_merged_0_update_0_write7
//	final_merged_0_final_merged_0_update_0_write8
//	final_merged_0_final_merged_0_update_0_write9
//	final_merged_0_final_merged_0_update_0_write10
//	final_merged_0_final_merged_0_update_0_write11
//	final_merged_0_final_merged_0_update_0_write12
//	final_merged_0_final_merged_0_update_0_write13
//	final_merged_0_final_merged_0_update_0_write14
//	final_merged_0_final_merged_0_update_0_write15
//	final_merged_0_final_merged_0_update_0_write16
//	final_merged_0_final_merged_0_update_0_write17
//	final_merged_0_final_merged_0_update_0_write18
//	final_merged_0_final_merged_0_update_0_write19
//	final_merged_0_final_merged_0_update_0_write20
//	final_merged_0_final_merged_0_update_0_write21
//	final_merged_0_final_merged_0_update_0_write22
//	final_merged_0_final_merged_0_update_0_write23
//	final_merged_0_final_merged_0_update_0_write24
//	final_merged_0_final_merged_0_update_0_write25
//	final_merged_0_final_merged_0_update_0_write26
//	final_merged_0_final_merged_0_update_0_write27
//	final_merged_0_final_merged_0_update_0_write28
//	final_merged_0_final_merged_0_update_0_write29
//	final_merged_0_final_merged_0_update_0_write30
//	final_merged_0_final_merged_0_update_0_write31
inline void final_merged_0_final_merged_0_update_0_write_bundle_write(hw_uint<512>& final_merged_0_update_0_write, final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
	hw_uint<16> final_merged_0_final_merged_0_update_0_write0_res = final_merged_0_update_0_write.extract<0, 15>();
	final_merged_0_final_merged_0_update_0_write0_write(final_merged_0_final_merged_0_update_0_write0_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write1_res = final_merged_0_update_0_write.extract<16, 31>();
	final_merged_0_final_merged_0_update_0_write1_write(final_merged_0_final_merged_0_update_0_write1_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write2_res = final_merged_0_update_0_write.extract<32, 47>();
	final_merged_0_final_merged_0_update_0_write2_write(final_merged_0_final_merged_0_update_0_write2_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write3_res = final_merged_0_update_0_write.extract<48, 63>();
	final_merged_0_final_merged_0_update_0_write3_write(final_merged_0_final_merged_0_update_0_write3_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write4_res = final_merged_0_update_0_write.extract<64, 79>();
	final_merged_0_final_merged_0_update_0_write4_write(final_merged_0_final_merged_0_update_0_write4_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write5_res = final_merged_0_update_0_write.extract<80, 95>();
	final_merged_0_final_merged_0_update_0_write5_write(final_merged_0_final_merged_0_update_0_write5_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write6_res = final_merged_0_update_0_write.extract<96, 111>();
	final_merged_0_final_merged_0_update_0_write6_write(final_merged_0_final_merged_0_update_0_write6_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write7_res = final_merged_0_update_0_write.extract<112, 127>();
	final_merged_0_final_merged_0_update_0_write7_write(final_merged_0_final_merged_0_update_0_write7_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write8_res = final_merged_0_update_0_write.extract<128, 143>();
	final_merged_0_final_merged_0_update_0_write8_write(final_merged_0_final_merged_0_update_0_write8_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write9_res = final_merged_0_update_0_write.extract<144, 159>();
	final_merged_0_final_merged_0_update_0_write9_write(final_merged_0_final_merged_0_update_0_write9_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write10_res = final_merged_0_update_0_write.extract<160, 175>();
	final_merged_0_final_merged_0_update_0_write10_write(final_merged_0_final_merged_0_update_0_write10_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write11_res = final_merged_0_update_0_write.extract<176, 191>();
	final_merged_0_final_merged_0_update_0_write11_write(final_merged_0_final_merged_0_update_0_write11_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write12_res = final_merged_0_update_0_write.extract<192, 207>();
	final_merged_0_final_merged_0_update_0_write12_write(final_merged_0_final_merged_0_update_0_write12_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write13_res = final_merged_0_update_0_write.extract<208, 223>();
	final_merged_0_final_merged_0_update_0_write13_write(final_merged_0_final_merged_0_update_0_write13_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write14_res = final_merged_0_update_0_write.extract<224, 239>();
	final_merged_0_final_merged_0_update_0_write14_write(final_merged_0_final_merged_0_update_0_write14_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write15_res = final_merged_0_update_0_write.extract<240, 255>();
	final_merged_0_final_merged_0_update_0_write15_write(final_merged_0_final_merged_0_update_0_write15_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write16_res = final_merged_0_update_0_write.extract<256, 271>();
	final_merged_0_final_merged_0_update_0_write16_write(final_merged_0_final_merged_0_update_0_write16_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write17_res = final_merged_0_update_0_write.extract<272, 287>();
	final_merged_0_final_merged_0_update_0_write17_write(final_merged_0_final_merged_0_update_0_write17_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write18_res = final_merged_0_update_0_write.extract<288, 303>();
	final_merged_0_final_merged_0_update_0_write18_write(final_merged_0_final_merged_0_update_0_write18_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write19_res = final_merged_0_update_0_write.extract<304, 319>();
	final_merged_0_final_merged_0_update_0_write19_write(final_merged_0_final_merged_0_update_0_write19_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write20_res = final_merged_0_update_0_write.extract<320, 335>();
	final_merged_0_final_merged_0_update_0_write20_write(final_merged_0_final_merged_0_update_0_write20_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write21_res = final_merged_0_update_0_write.extract<336, 351>();
	final_merged_0_final_merged_0_update_0_write21_write(final_merged_0_final_merged_0_update_0_write21_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write22_res = final_merged_0_update_0_write.extract<352, 367>();
	final_merged_0_final_merged_0_update_0_write22_write(final_merged_0_final_merged_0_update_0_write22_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write23_res = final_merged_0_update_0_write.extract<368, 383>();
	final_merged_0_final_merged_0_update_0_write23_write(final_merged_0_final_merged_0_update_0_write23_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write24_res = final_merged_0_update_0_write.extract<384, 399>();
	final_merged_0_final_merged_0_update_0_write24_write(final_merged_0_final_merged_0_update_0_write24_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write25_res = final_merged_0_update_0_write.extract<400, 415>();
	final_merged_0_final_merged_0_update_0_write25_write(final_merged_0_final_merged_0_update_0_write25_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write26_res = final_merged_0_update_0_write.extract<416, 431>();
	final_merged_0_final_merged_0_update_0_write26_write(final_merged_0_final_merged_0_update_0_write26_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write27_res = final_merged_0_update_0_write.extract<432, 447>();
	final_merged_0_final_merged_0_update_0_write27_write(final_merged_0_final_merged_0_update_0_write27_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write28_res = final_merged_0_update_0_write.extract<448, 463>();
	final_merged_0_final_merged_0_update_0_write28_write(final_merged_0_final_merged_0_update_0_write28_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write29_res = final_merged_0_update_0_write.extract<464, 479>();
	final_merged_0_final_merged_0_update_0_write29_write(final_merged_0_final_merged_0_update_0_write29_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write30_res = final_merged_0_update_0_write.extract<480, 495>();
	final_merged_0_final_merged_0_update_0_write30_write(final_merged_0_final_merged_0_update_0_write30_res, final_merged_0, d0, d1, dynamic_address);
	hw_uint<16> final_merged_0_final_merged_0_update_0_write31_res = final_merged_0_update_0_write.extract<496, 511>();
	final_merged_0_final_merged_0_update_0_write31_write(final_merged_0_final_merged_0_update_0_write31_res, final_merged_0, d0, d1, dynamic_address);
}

// ls16_update_0_read
//	ls16_rd0
//	ls16_rd1
//	ls16_rd2
//	ls16_rd3
//	ls16_rd4
//	ls16_rd5
//	ls16_rd6
//	ls16_rd7
//	ls16_rd8
//	ls16_rd9
//	ls16_rd10
//	ls16_rd11
//	ls16_rd12
//	ls16_rd13
//	ls16_rd14
//	ls16_rd15
//	ls16_rd16
//	ls16_rd17
//	ls16_rd18
//	ls16_rd19
//	ls16_rd20
//	ls16_rd21
//	ls16_rd22
//	ls16_rd23
//	ls16_rd24
//	ls16_rd25
//	ls16_rd26
//	ls16_rd27
//	ls16_rd28
//	ls16_rd29
//	ls16_rd30
//	ls16_rd31
inline hw_uint<512> final_merged_0_ls16_update_0_read_bundle_read(final_merged_0_cache& final_merged_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // ls16_rd0
    // ls16_rd1
    // ls16_rd2
    // ls16_rd3
    // ls16_rd4
    // ls16_rd5
    // ls16_rd6
    // ls16_rd7
    // ls16_rd8
    // ls16_rd9
    // ls16_rd10
    // ls16_rd11
    // ls16_rd12
    // ls16_rd13
    // ls16_rd14
    // ls16_rd15
    // ls16_rd16
    // ls16_rd17
    // ls16_rd18
    // ls16_rd19
    // ls16_rd20
    // ls16_rd21
    // ls16_rd22
    // ls16_rd23
    // ls16_rd24
    // ls16_rd25
    // ls16_rd26
    // ls16_rd27
    // ls16_rd28
    // ls16_rd29
    // ls16_rd30
    // ls16_rd31

	hw_uint<512> result;
	hw_uint<16> ls16_rd0_res = ls16_rd0_select(final_merged_0, d0, d1, dynamic_address);
	set_at<0, 512>(result, ls16_rd0_res);
	hw_uint<16> ls16_rd1_res = ls16_rd1_select(final_merged_0, d0, d1, dynamic_address);
	set_at<16, 512>(result, ls16_rd1_res);
	hw_uint<16> ls16_rd2_res = ls16_rd2_select(final_merged_0, d0, d1, dynamic_address);
	set_at<32, 512>(result, ls16_rd2_res);
	hw_uint<16> ls16_rd3_res = ls16_rd3_select(final_merged_0, d0, d1, dynamic_address);
	set_at<48, 512>(result, ls16_rd3_res);
	hw_uint<16> ls16_rd4_res = ls16_rd4_select(final_merged_0, d0, d1, dynamic_address);
	set_at<64, 512>(result, ls16_rd4_res);
	hw_uint<16> ls16_rd5_res = ls16_rd5_select(final_merged_0, d0, d1, dynamic_address);
	set_at<80, 512>(result, ls16_rd5_res);
	hw_uint<16> ls16_rd6_res = ls16_rd6_select(final_merged_0, d0, d1, dynamic_address);
	set_at<96, 512>(result, ls16_rd6_res);
	hw_uint<16> ls16_rd7_res = ls16_rd7_select(final_merged_0, d0, d1, dynamic_address);
	set_at<112, 512>(result, ls16_rd7_res);
	hw_uint<16> ls16_rd8_res = ls16_rd8_select(final_merged_0, d0, d1, dynamic_address);
	set_at<128, 512>(result, ls16_rd8_res);
	hw_uint<16> ls16_rd9_res = ls16_rd9_select(final_merged_0, d0, d1, dynamic_address);
	set_at<144, 512>(result, ls16_rd9_res);
	hw_uint<16> ls16_rd10_res = ls16_rd10_select(final_merged_0, d0, d1, dynamic_address);
	set_at<160, 512>(result, ls16_rd10_res);
	hw_uint<16> ls16_rd11_res = ls16_rd11_select(final_merged_0, d0, d1, dynamic_address);
	set_at<176, 512>(result, ls16_rd11_res);
	hw_uint<16> ls16_rd12_res = ls16_rd12_select(final_merged_0, d0, d1, dynamic_address);
	set_at<192, 512>(result, ls16_rd12_res);
	hw_uint<16> ls16_rd13_res = ls16_rd13_select(final_merged_0, d0, d1, dynamic_address);
	set_at<208, 512>(result, ls16_rd13_res);
	hw_uint<16> ls16_rd14_res = ls16_rd14_select(final_merged_0, d0, d1, dynamic_address);
	set_at<224, 512>(result, ls16_rd14_res);
	hw_uint<16> ls16_rd15_res = ls16_rd15_select(final_merged_0, d0, d1, dynamic_address);
	set_at<240, 512>(result, ls16_rd15_res);
	hw_uint<16> ls16_rd16_res = ls16_rd16_select(final_merged_0, d0, d1, dynamic_address);
	set_at<256, 512>(result, ls16_rd16_res);
	hw_uint<16> ls16_rd17_res = ls16_rd17_select(final_merged_0, d0, d1, dynamic_address);
	set_at<272, 512>(result, ls16_rd17_res);
	hw_uint<16> ls16_rd18_res = ls16_rd18_select(final_merged_0, d0, d1, dynamic_address);
	set_at<288, 512>(result, ls16_rd18_res);
	hw_uint<16> ls16_rd19_res = ls16_rd19_select(final_merged_0, d0, d1, dynamic_address);
	set_at<304, 512>(result, ls16_rd19_res);
	hw_uint<16> ls16_rd20_res = ls16_rd20_select(final_merged_0, d0, d1, dynamic_address);
	set_at<320, 512>(result, ls16_rd20_res);
	hw_uint<16> ls16_rd21_res = ls16_rd21_select(final_merged_0, d0, d1, dynamic_address);
	set_at<336, 512>(result, ls16_rd21_res);
	hw_uint<16> ls16_rd22_res = ls16_rd22_select(final_merged_0, d0, d1, dynamic_address);
	set_at<352, 512>(result, ls16_rd22_res);
	hw_uint<16> ls16_rd23_res = ls16_rd23_select(final_merged_0, d0, d1, dynamic_address);
	set_at<368, 512>(result, ls16_rd23_res);
	hw_uint<16> ls16_rd24_res = ls16_rd24_select(final_merged_0, d0, d1, dynamic_address);
	set_at<384, 512>(result, ls16_rd24_res);
	hw_uint<16> ls16_rd25_res = ls16_rd25_select(final_merged_0, d0, d1, dynamic_address);
	set_at<400, 512>(result, ls16_rd25_res);
	hw_uint<16> ls16_rd26_res = ls16_rd26_select(final_merged_0, d0, d1, dynamic_address);
	set_at<416, 512>(result, ls16_rd26_res);
	hw_uint<16> ls16_rd27_res = ls16_rd27_select(final_merged_0, d0, d1, dynamic_address);
	set_at<432, 512>(result, ls16_rd27_res);
	hw_uint<16> ls16_rd28_res = ls16_rd28_select(final_merged_0, d0, d1, dynamic_address);
	set_at<448, 512>(result, ls16_rd28_res);
	hw_uint<16> ls16_rd29_res = ls16_rd29_select(final_merged_0, d0, d1, dynamic_address);
	set_at<464, 512>(result, ls16_rd29_res);
	hw_uint<16> ls16_rd30_res = ls16_rd30_select(final_merged_0, d0, d1, dynamic_address);
	set_at<480, 512>(result, ls16_rd30_res);
	hw_uint<16> ls16_rd31_res = ls16_rd31_select(final_merged_0, d0, d1, dynamic_address);
	set_at<496, 512>(result, ls16_rd31_res);
	return result;
}

#include "hw_classes.h"

struct fused_level_0_fused_level_0_update_0_write0_to_final_merged_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write1_to_final_merged_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write10_to_final_merged_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write11_to_final_merged_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write12_to_final_merged_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write13_to_final_merged_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write14_to_final_merged_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write15_to_final_merged_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write16_to_final_merged_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write17_to_final_merged_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write18_to_final_merged_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write19_to_final_merged_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write2_to_final_merged_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write20_to_final_merged_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write21_to_final_merged_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write22_to_final_merged_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write23_to_final_merged_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write24_to_final_merged_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write25_to_final_merged_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write26_to_final_merged_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write27_to_final_merged_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write28_to_final_merged_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write29_to_final_merged_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write3_to_final_merged_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write30_to_final_merged_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write31_to_final_merged_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write4_to_final_merged_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write5_to_final_merged_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write6_to_final_merged_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write7_to_final_merged_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write8_to_final_merged_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write9_to_final_merged_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_cache {
  // # of banks: 32
  fused_level_0_fused_level_0_update_0_write0_to_final_merged_0_rd0_cache fused_level_0_fused_level_0_update_0_write0_to_final_merged_0_rd0;
  fused_level_0_fused_level_0_update_0_write1_to_final_merged_0_rd1_cache fused_level_0_fused_level_0_update_0_write1_to_final_merged_0_rd1;
  fused_level_0_fused_level_0_update_0_write10_to_final_merged_0_rd10_cache fused_level_0_fused_level_0_update_0_write10_to_final_merged_0_rd10;
  fused_level_0_fused_level_0_update_0_write11_to_final_merged_0_rd11_cache fused_level_0_fused_level_0_update_0_write11_to_final_merged_0_rd11;
  fused_level_0_fused_level_0_update_0_write12_to_final_merged_0_rd12_cache fused_level_0_fused_level_0_update_0_write12_to_final_merged_0_rd12;
  fused_level_0_fused_level_0_update_0_write13_to_final_merged_0_rd13_cache fused_level_0_fused_level_0_update_0_write13_to_final_merged_0_rd13;
  fused_level_0_fused_level_0_update_0_write14_to_final_merged_0_rd14_cache fused_level_0_fused_level_0_update_0_write14_to_final_merged_0_rd14;
  fused_level_0_fused_level_0_update_0_write15_to_final_merged_0_rd15_cache fused_level_0_fused_level_0_update_0_write15_to_final_merged_0_rd15;
  fused_level_0_fused_level_0_update_0_write16_to_final_merged_0_rd16_cache fused_level_0_fused_level_0_update_0_write16_to_final_merged_0_rd16;
  fused_level_0_fused_level_0_update_0_write17_to_final_merged_0_rd17_cache fused_level_0_fused_level_0_update_0_write17_to_final_merged_0_rd17;
  fused_level_0_fused_level_0_update_0_write18_to_final_merged_0_rd18_cache fused_level_0_fused_level_0_update_0_write18_to_final_merged_0_rd18;
  fused_level_0_fused_level_0_update_0_write19_to_final_merged_0_rd19_cache fused_level_0_fused_level_0_update_0_write19_to_final_merged_0_rd19;
  fused_level_0_fused_level_0_update_0_write2_to_final_merged_0_rd2_cache fused_level_0_fused_level_0_update_0_write2_to_final_merged_0_rd2;
  fused_level_0_fused_level_0_update_0_write20_to_final_merged_0_rd20_cache fused_level_0_fused_level_0_update_0_write20_to_final_merged_0_rd20;
  fused_level_0_fused_level_0_update_0_write21_to_final_merged_0_rd21_cache fused_level_0_fused_level_0_update_0_write21_to_final_merged_0_rd21;
  fused_level_0_fused_level_0_update_0_write22_to_final_merged_0_rd22_cache fused_level_0_fused_level_0_update_0_write22_to_final_merged_0_rd22;
  fused_level_0_fused_level_0_update_0_write23_to_final_merged_0_rd23_cache fused_level_0_fused_level_0_update_0_write23_to_final_merged_0_rd23;
  fused_level_0_fused_level_0_update_0_write24_to_final_merged_0_rd24_cache fused_level_0_fused_level_0_update_0_write24_to_final_merged_0_rd24;
  fused_level_0_fused_level_0_update_0_write25_to_final_merged_0_rd25_cache fused_level_0_fused_level_0_update_0_write25_to_final_merged_0_rd25;
  fused_level_0_fused_level_0_update_0_write26_to_final_merged_0_rd26_cache fused_level_0_fused_level_0_update_0_write26_to_final_merged_0_rd26;
  fused_level_0_fused_level_0_update_0_write27_to_final_merged_0_rd27_cache fused_level_0_fused_level_0_update_0_write27_to_final_merged_0_rd27;
  fused_level_0_fused_level_0_update_0_write28_to_final_merged_0_rd28_cache fused_level_0_fused_level_0_update_0_write28_to_final_merged_0_rd28;
  fused_level_0_fused_level_0_update_0_write29_to_final_merged_0_rd29_cache fused_level_0_fused_level_0_update_0_write29_to_final_merged_0_rd29;
  fused_level_0_fused_level_0_update_0_write3_to_final_merged_0_rd3_cache fused_level_0_fused_level_0_update_0_write3_to_final_merged_0_rd3;
  fused_level_0_fused_level_0_update_0_write30_to_final_merged_0_rd30_cache fused_level_0_fused_level_0_update_0_write30_to_final_merged_0_rd30;
  fused_level_0_fused_level_0_update_0_write31_to_final_merged_0_rd31_cache fused_level_0_fused_level_0_update_0_write31_to_final_merged_0_rd31;
  fused_level_0_fused_level_0_update_0_write4_to_final_merged_0_rd4_cache fused_level_0_fused_level_0_update_0_write4_to_final_merged_0_rd4;
  fused_level_0_fused_level_0_update_0_write5_to_final_merged_0_rd5_cache fused_level_0_fused_level_0_update_0_write5_to_final_merged_0_rd5;
  fused_level_0_fused_level_0_update_0_write6_to_final_merged_0_rd6_cache fused_level_0_fused_level_0_update_0_write6_to_final_merged_0_rd6;
  fused_level_0_fused_level_0_update_0_write7_to_final_merged_0_rd7_cache fused_level_0_fused_level_0_update_0_write7_to_final_merged_0_rd7;
  fused_level_0_fused_level_0_update_0_write8_to_final_merged_0_rd8_cache fused_level_0_fused_level_0_update_0_write8_to_final_merged_0_rd8;
  fused_level_0_fused_level_0_update_0_write9_to_final_merged_0_rd9_cache fused_level_0_fused_level_0_update_0_write9_to_final_merged_0_rd9;
};



inline void fused_level_0_fused_level_0_update_0_write0_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write0, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write0_to_final_merged_0_rd0.push(fused_level_0_fused_level_0_update_0_write0);
}

inline void fused_level_0_fused_level_0_update_0_write1_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write1, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write1_to_final_merged_0_rd1.push(fused_level_0_fused_level_0_update_0_write1);
}

inline void fused_level_0_fused_level_0_update_0_write10_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write10, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write10_to_final_merged_0_rd10.push(fused_level_0_fused_level_0_update_0_write10);
}

inline void fused_level_0_fused_level_0_update_0_write11_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write11, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write11_to_final_merged_0_rd11.push(fused_level_0_fused_level_0_update_0_write11);
}

inline void fused_level_0_fused_level_0_update_0_write12_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write12, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write12_to_final_merged_0_rd12.push(fused_level_0_fused_level_0_update_0_write12);
}

inline void fused_level_0_fused_level_0_update_0_write13_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write13, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write13_to_final_merged_0_rd13.push(fused_level_0_fused_level_0_update_0_write13);
}

inline void fused_level_0_fused_level_0_update_0_write14_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write14, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write14_to_final_merged_0_rd14.push(fused_level_0_fused_level_0_update_0_write14);
}

inline void fused_level_0_fused_level_0_update_0_write15_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write15, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write15_to_final_merged_0_rd15.push(fused_level_0_fused_level_0_update_0_write15);
}

inline void fused_level_0_fused_level_0_update_0_write16_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write16, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write16_to_final_merged_0_rd16.push(fused_level_0_fused_level_0_update_0_write16);
}

inline void fused_level_0_fused_level_0_update_0_write17_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write17, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write17_to_final_merged_0_rd17.push(fused_level_0_fused_level_0_update_0_write17);
}

inline void fused_level_0_fused_level_0_update_0_write18_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write18, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write18_to_final_merged_0_rd18.push(fused_level_0_fused_level_0_update_0_write18);
}

inline void fused_level_0_fused_level_0_update_0_write19_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write19, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write19_to_final_merged_0_rd19.push(fused_level_0_fused_level_0_update_0_write19);
}

inline void fused_level_0_fused_level_0_update_0_write2_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write2, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write2_to_final_merged_0_rd2.push(fused_level_0_fused_level_0_update_0_write2);
}

inline void fused_level_0_fused_level_0_update_0_write20_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write20, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write20_to_final_merged_0_rd20.push(fused_level_0_fused_level_0_update_0_write20);
}

inline void fused_level_0_fused_level_0_update_0_write21_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write21, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write21_to_final_merged_0_rd21.push(fused_level_0_fused_level_0_update_0_write21);
}

inline void fused_level_0_fused_level_0_update_0_write22_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write22, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write22_to_final_merged_0_rd22.push(fused_level_0_fused_level_0_update_0_write22);
}

inline void fused_level_0_fused_level_0_update_0_write23_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write23, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write23_to_final_merged_0_rd23.push(fused_level_0_fused_level_0_update_0_write23);
}

inline void fused_level_0_fused_level_0_update_0_write24_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write24, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write24_to_final_merged_0_rd24.push(fused_level_0_fused_level_0_update_0_write24);
}

inline void fused_level_0_fused_level_0_update_0_write25_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write25, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write25_to_final_merged_0_rd25.push(fused_level_0_fused_level_0_update_0_write25);
}

inline void fused_level_0_fused_level_0_update_0_write26_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write26, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write26_to_final_merged_0_rd26.push(fused_level_0_fused_level_0_update_0_write26);
}

inline void fused_level_0_fused_level_0_update_0_write27_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write27, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write27_to_final_merged_0_rd27.push(fused_level_0_fused_level_0_update_0_write27);
}

inline void fused_level_0_fused_level_0_update_0_write28_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write28, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write28_to_final_merged_0_rd28.push(fused_level_0_fused_level_0_update_0_write28);
}

inline void fused_level_0_fused_level_0_update_0_write29_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write29, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write29_to_final_merged_0_rd29.push(fused_level_0_fused_level_0_update_0_write29);
}

inline void fused_level_0_fused_level_0_update_0_write3_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write3, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write3_to_final_merged_0_rd3.push(fused_level_0_fused_level_0_update_0_write3);
}

inline void fused_level_0_fused_level_0_update_0_write30_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write30, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write30_to_final_merged_0_rd30.push(fused_level_0_fused_level_0_update_0_write30);
}

inline void fused_level_0_fused_level_0_update_0_write31_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write31, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write31_to_final_merged_0_rd31.push(fused_level_0_fused_level_0_update_0_write31);
}

inline void fused_level_0_fused_level_0_update_0_write4_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write4, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write4_to_final_merged_0_rd4.push(fused_level_0_fused_level_0_update_0_write4);
}

inline void fused_level_0_fused_level_0_update_0_write5_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write5, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write5_to_final_merged_0_rd5.push(fused_level_0_fused_level_0_update_0_write5);
}

inline void fused_level_0_fused_level_0_update_0_write6_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write6, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write6_to_final_merged_0_rd6.push(fused_level_0_fused_level_0_update_0_write6);
}

inline void fused_level_0_fused_level_0_update_0_write7_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write7, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write7_to_final_merged_0_rd7.push(fused_level_0_fused_level_0_update_0_write7);
}

inline void fused_level_0_fused_level_0_update_0_write8_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write8, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write8_to_final_merged_0_rd8.push(fused_level_0_fused_level_0_update_0_write8);
}

inline void fused_level_0_fused_level_0_update_0_write9_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write9, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write9_to_final_merged_0_rd9.push(fused_level_0_fused_level_0_update_0_write9);
}

inline hw_uint<16> final_merged_0_rd0_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd0 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write0 = fused_level_0.fused_level_0_fused_level_0_update_0_write0_to_final_merged_0_rd0.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write0;
  return 0;
}

inline hw_uint<16> final_merged_0_rd1_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd1 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write1 = fused_level_0.fused_level_0_fused_level_0_update_0_write1_to_final_merged_0_rd1.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write1;
  return 0;
}

inline hw_uint<16> final_merged_0_rd10_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd10 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write10 = fused_level_0.fused_level_0_fused_level_0_update_0_write10_to_final_merged_0_rd10.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write10;
  return 0;
}

inline hw_uint<16> final_merged_0_rd11_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd11 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write11 = fused_level_0.fused_level_0_fused_level_0_update_0_write11_to_final_merged_0_rd11.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write11;
  return 0;
}

inline hw_uint<16> final_merged_0_rd12_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd12 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write12 = fused_level_0.fused_level_0_fused_level_0_update_0_write12_to_final_merged_0_rd12.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write12;
  return 0;
}

inline hw_uint<16> final_merged_0_rd13_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd13 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write13 = fused_level_0.fused_level_0_fused_level_0_update_0_write13_to_final_merged_0_rd13.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write13;
  return 0;
}

inline hw_uint<16> final_merged_0_rd14_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd14 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write14 = fused_level_0.fused_level_0_fused_level_0_update_0_write14_to_final_merged_0_rd14.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write14;
  return 0;
}

inline hw_uint<16> final_merged_0_rd15_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd15 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write15 = fused_level_0.fused_level_0_fused_level_0_update_0_write15_to_final_merged_0_rd15.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write15;
  return 0;
}

inline hw_uint<16> final_merged_0_rd16_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd16 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write16 = fused_level_0.fused_level_0_fused_level_0_update_0_write16_to_final_merged_0_rd16.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write16;
  return 0;
}

inline hw_uint<16> final_merged_0_rd17_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd17 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write17 = fused_level_0.fused_level_0_fused_level_0_update_0_write17_to_final_merged_0_rd17.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write17;
  return 0;
}

inline hw_uint<16> final_merged_0_rd18_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd18 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write18 = fused_level_0.fused_level_0_fused_level_0_update_0_write18_to_final_merged_0_rd18.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write18;
  return 0;
}

inline hw_uint<16> final_merged_0_rd19_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd19 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write19 = fused_level_0.fused_level_0_fused_level_0_update_0_write19_to_final_merged_0_rd19.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write19;
  return 0;
}

inline hw_uint<16> final_merged_0_rd2_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd2 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write2 = fused_level_0.fused_level_0_fused_level_0_update_0_write2_to_final_merged_0_rd2.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write2;
  return 0;
}

inline hw_uint<16> final_merged_0_rd20_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd20 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write20 = fused_level_0.fused_level_0_fused_level_0_update_0_write20_to_final_merged_0_rd20.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write20;
  return 0;
}

inline hw_uint<16> final_merged_0_rd21_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd21 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write21 = fused_level_0.fused_level_0_fused_level_0_update_0_write21_to_final_merged_0_rd21.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write21;
  return 0;
}

inline hw_uint<16> final_merged_0_rd22_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd22 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write22 = fused_level_0.fused_level_0_fused_level_0_update_0_write22_to_final_merged_0_rd22.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write22;
  return 0;
}

inline hw_uint<16> final_merged_0_rd23_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd23 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write23 = fused_level_0.fused_level_0_fused_level_0_update_0_write23_to_final_merged_0_rd23.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write23;
  return 0;
}

inline hw_uint<16> final_merged_0_rd24_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd24 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write24 = fused_level_0.fused_level_0_fused_level_0_update_0_write24_to_final_merged_0_rd24.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write24;
  return 0;
}

inline hw_uint<16> final_merged_0_rd25_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd25 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write25 = fused_level_0.fused_level_0_fused_level_0_update_0_write25_to_final_merged_0_rd25.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write25;
  return 0;
}

inline hw_uint<16> final_merged_0_rd26_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd26 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write26 = fused_level_0.fused_level_0_fused_level_0_update_0_write26_to_final_merged_0_rd26.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write26;
  return 0;
}

inline hw_uint<16> final_merged_0_rd27_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd27 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write27 = fused_level_0.fused_level_0_fused_level_0_update_0_write27_to_final_merged_0_rd27.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write27;
  return 0;
}

inline hw_uint<16> final_merged_0_rd28_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd28 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write28 = fused_level_0.fused_level_0_fused_level_0_update_0_write28_to_final_merged_0_rd28.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write28;
  return 0;
}

inline hw_uint<16> final_merged_0_rd29_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd29 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write29 = fused_level_0.fused_level_0_fused_level_0_update_0_write29_to_final_merged_0_rd29.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write29;
  return 0;
}

inline hw_uint<16> final_merged_0_rd3_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd3 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write3 = fused_level_0.fused_level_0_fused_level_0_update_0_write3_to_final_merged_0_rd3.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write3;
  return 0;
}

inline hw_uint<16> final_merged_0_rd30_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd30 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write30 = fused_level_0.fused_level_0_fused_level_0_update_0_write30_to_final_merged_0_rd30.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write30;
  return 0;
}

inline hw_uint<16> final_merged_0_rd31_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd31 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write31 = fused_level_0.fused_level_0_fused_level_0_update_0_write31_to_final_merged_0_rd31.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write31;
  return 0;
}

inline hw_uint<16> final_merged_0_rd4_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd4 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write4 = fused_level_0.fused_level_0_fused_level_0_update_0_write4_to_final_merged_0_rd4.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write4;
  return 0;
}

inline hw_uint<16> final_merged_0_rd5_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd5 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write5 = fused_level_0.fused_level_0_fused_level_0_update_0_write5_to_final_merged_0_rd5.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write5;
  return 0;
}

inline hw_uint<16> final_merged_0_rd6_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd6 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write6 = fused_level_0.fused_level_0_fused_level_0_update_0_write6_to_final_merged_0_rd6.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write6;
  return 0;
}

inline hw_uint<16> final_merged_0_rd7_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd7 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write7 = fused_level_0.fused_level_0_fused_level_0_update_0_write7_to_final_merged_0_rd7.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write7;
  return 0;
}

inline hw_uint<16> final_merged_0_rd8_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd8 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write8 = fused_level_0.fused_level_0_fused_level_0_update_0_write8_to_final_merged_0_rd8.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write8;
  return 0;
}

inline hw_uint<16> final_merged_0_rd9_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd9 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write9 = fused_level_0.fused_level_0_fused_level_0_update_0_write9_to_final_merged_0_rd9.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// final_merged_0_update_0_read
//	final_merged_0_rd0
//	final_merged_0_rd1
//	final_merged_0_rd2
//	final_merged_0_rd3
//	final_merged_0_rd4
//	final_merged_0_rd5
//	final_merged_0_rd6
//	final_merged_0_rd7
//	final_merged_0_rd8
//	final_merged_0_rd9
//	final_merged_0_rd10
//	final_merged_0_rd11
//	final_merged_0_rd12
//	final_merged_0_rd13
//	final_merged_0_rd14
//	final_merged_0_rd15
//	final_merged_0_rd16
//	final_merged_0_rd17
//	final_merged_0_rd18
//	final_merged_0_rd19
//	final_merged_0_rd20
//	final_merged_0_rd21
//	final_merged_0_rd22
//	final_merged_0_rd23
//	final_merged_0_rd24
//	final_merged_0_rd25
//	final_merged_0_rd26
//	final_merged_0_rd27
//	final_merged_0_rd28
//	final_merged_0_rd29
//	final_merged_0_rd30
//	final_merged_0_rd31
inline hw_uint<512> fused_level_0_final_merged_0_update_0_read_bundle_read(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // final_merged_0_rd0
    // final_merged_0_rd1
    // final_merged_0_rd2
    // final_merged_0_rd3
    // final_merged_0_rd4
    // final_merged_0_rd5
    // final_merged_0_rd6
    // final_merged_0_rd7
    // final_merged_0_rd8
    // final_merged_0_rd9
    // final_merged_0_rd10
    // final_merged_0_rd11
    // final_merged_0_rd12
    // final_merged_0_rd13
    // final_merged_0_rd14
    // final_merged_0_rd15
    // final_merged_0_rd16
    // final_merged_0_rd17
    // final_merged_0_rd18
    // final_merged_0_rd19
    // final_merged_0_rd20
    // final_merged_0_rd21
    // final_merged_0_rd22
    // final_merged_0_rd23
    // final_merged_0_rd24
    // final_merged_0_rd25
    // final_merged_0_rd26
    // final_merged_0_rd27
    // final_merged_0_rd28
    // final_merged_0_rd29
    // final_merged_0_rd30
    // final_merged_0_rd31

	hw_uint<512> result;
	hw_uint<16> final_merged_0_rd0_res = final_merged_0_rd0_select(fused_level_0, d0, d1, dynamic_address);
	set_at<0, 512>(result, final_merged_0_rd0_res);
	hw_uint<16> final_merged_0_rd1_res = final_merged_0_rd1_select(fused_level_0, d0, d1, dynamic_address);
	set_at<16, 512>(result, final_merged_0_rd1_res);
	hw_uint<16> final_merged_0_rd2_res = final_merged_0_rd2_select(fused_level_0, d0, d1, dynamic_address);
	set_at<32, 512>(result, final_merged_0_rd2_res);
	hw_uint<16> final_merged_0_rd3_res = final_merged_0_rd3_select(fused_level_0, d0, d1, dynamic_address);
	set_at<48, 512>(result, final_merged_0_rd3_res);
	hw_uint<16> final_merged_0_rd4_res = final_merged_0_rd4_select(fused_level_0, d0, d1, dynamic_address);
	set_at<64, 512>(result, final_merged_0_rd4_res);
	hw_uint<16> final_merged_0_rd5_res = final_merged_0_rd5_select(fused_level_0, d0, d1, dynamic_address);
	set_at<80, 512>(result, final_merged_0_rd5_res);
	hw_uint<16> final_merged_0_rd6_res = final_merged_0_rd6_select(fused_level_0, d0, d1, dynamic_address);
	set_at<96, 512>(result, final_merged_0_rd6_res);
	hw_uint<16> final_merged_0_rd7_res = final_merged_0_rd7_select(fused_level_0, d0, d1, dynamic_address);
	set_at<112, 512>(result, final_merged_0_rd7_res);
	hw_uint<16> final_merged_0_rd8_res = final_merged_0_rd8_select(fused_level_0, d0, d1, dynamic_address);
	set_at<128, 512>(result, final_merged_0_rd8_res);
	hw_uint<16> final_merged_0_rd9_res = final_merged_0_rd9_select(fused_level_0, d0, d1, dynamic_address);
	set_at<144, 512>(result, final_merged_0_rd9_res);
	hw_uint<16> final_merged_0_rd10_res = final_merged_0_rd10_select(fused_level_0, d0, d1, dynamic_address);
	set_at<160, 512>(result, final_merged_0_rd10_res);
	hw_uint<16> final_merged_0_rd11_res = final_merged_0_rd11_select(fused_level_0, d0, d1, dynamic_address);
	set_at<176, 512>(result, final_merged_0_rd11_res);
	hw_uint<16> final_merged_0_rd12_res = final_merged_0_rd12_select(fused_level_0, d0, d1, dynamic_address);
	set_at<192, 512>(result, final_merged_0_rd12_res);
	hw_uint<16> final_merged_0_rd13_res = final_merged_0_rd13_select(fused_level_0, d0, d1, dynamic_address);
	set_at<208, 512>(result, final_merged_0_rd13_res);
	hw_uint<16> final_merged_0_rd14_res = final_merged_0_rd14_select(fused_level_0, d0, d1, dynamic_address);
	set_at<224, 512>(result, final_merged_0_rd14_res);
	hw_uint<16> final_merged_0_rd15_res = final_merged_0_rd15_select(fused_level_0, d0, d1, dynamic_address);
	set_at<240, 512>(result, final_merged_0_rd15_res);
	hw_uint<16> final_merged_0_rd16_res = final_merged_0_rd16_select(fused_level_0, d0, d1, dynamic_address);
	set_at<256, 512>(result, final_merged_0_rd16_res);
	hw_uint<16> final_merged_0_rd17_res = final_merged_0_rd17_select(fused_level_0, d0, d1, dynamic_address);
	set_at<272, 512>(result, final_merged_0_rd17_res);
	hw_uint<16> final_merged_0_rd18_res = final_merged_0_rd18_select(fused_level_0, d0, d1, dynamic_address);
	set_at<288, 512>(result, final_merged_0_rd18_res);
	hw_uint<16> final_merged_0_rd19_res = final_merged_0_rd19_select(fused_level_0, d0, d1, dynamic_address);
	set_at<304, 512>(result, final_merged_0_rd19_res);
	hw_uint<16> final_merged_0_rd20_res = final_merged_0_rd20_select(fused_level_0, d0, d1, dynamic_address);
	set_at<320, 512>(result, final_merged_0_rd20_res);
	hw_uint<16> final_merged_0_rd21_res = final_merged_0_rd21_select(fused_level_0, d0, d1, dynamic_address);
	set_at<336, 512>(result, final_merged_0_rd21_res);
	hw_uint<16> final_merged_0_rd22_res = final_merged_0_rd22_select(fused_level_0, d0, d1, dynamic_address);
	set_at<352, 512>(result, final_merged_0_rd22_res);
	hw_uint<16> final_merged_0_rd23_res = final_merged_0_rd23_select(fused_level_0, d0, d1, dynamic_address);
	set_at<368, 512>(result, final_merged_0_rd23_res);
	hw_uint<16> final_merged_0_rd24_res = final_merged_0_rd24_select(fused_level_0, d0, d1, dynamic_address);
	set_at<384, 512>(result, final_merged_0_rd24_res);
	hw_uint<16> final_merged_0_rd25_res = final_merged_0_rd25_select(fused_level_0, d0, d1, dynamic_address);
	set_at<400, 512>(result, final_merged_0_rd25_res);
	hw_uint<16> final_merged_0_rd26_res = final_merged_0_rd26_select(fused_level_0, d0, d1, dynamic_address);
	set_at<416, 512>(result, final_merged_0_rd26_res);
	hw_uint<16> final_merged_0_rd27_res = final_merged_0_rd27_select(fused_level_0, d0, d1, dynamic_address);
	set_at<432, 512>(result, final_merged_0_rd27_res);
	hw_uint<16> final_merged_0_rd28_res = final_merged_0_rd28_select(fused_level_0, d0, d1, dynamic_address);
	set_at<448, 512>(result, final_merged_0_rd28_res);
	hw_uint<16> final_merged_0_rd29_res = final_merged_0_rd29_select(fused_level_0, d0, d1, dynamic_address);
	set_at<464, 512>(result, final_merged_0_rd29_res);
	hw_uint<16> final_merged_0_rd30_res = final_merged_0_rd30_select(fused_level_0, d0, d1, dynamic_address);
	set_at<480, 512>(result, final_merged_0_rd30_res);
	hw_uint<16> final_merged_0_rd31_res = final_merged_0_rd31_select(fused_level_0, d0, d1, dynamic_address);
	set_at<496, 512>(result, final_merged_0_rd31_res);
	return result;
}

// fused_level_0_update_0_write
//	fused_level_0_fused_level_0_update_0_write0
//	fused_level_0_fused_level_0_update_0_write1
//	fused_level_0_fused_level_0_update_0_write2
//	fused_level_0_fused_level_0_update_0_write3
//	fused_level_0_fused_level_0_update_0_write4
//	fused_level_0_fused_level_0_update_0_write5
//	fused_level_0_fused_level_0_update_0_write6
//	fused_level_0_fused_level_0_update_0_write7
//	fused_level_0_fused_level_0_update_0_write8
//	fused_level_0_fused_level_0_update_0_write9
//	fused_level_0_fused_level_0_update_0_write10
//	fused_level_0_fused_level_0_update_0_write11
//	fused_level_0_fused_level_0_update_0_write12
//	fused_level_0_fused_level_0_update_0_write13
//	fused_level_0_fused_level_0_update_0_write14
//	fused_level_0_fused_level_0_update_0_write15
//	fused_level_0_fused_level_0_update_0_write16
//	fused_level_0_fused_level_0_update_0_write17
//	fused_level_0_fused_level_0_update_0_write18
//	fused_level_0_fused_level_0_update_0_write19
//	fused_level_0_fused_level_0_update_0_write20
//	fused_level_0_fused_level_0_update_0_write21
//	fused_level_0_fused_level_0_update_0_write22
//	fused_level_0_fused_level_0_update_0_write23
//	fused_level_0_fused_level_0_update_0_write24
//	fused_level_0_fused_level_0_update_0_write25
//	fused_level_0_fused_level_0_update_0_write26
//	fused_level_0_fused_level_0_update_0_write27
//	fused_level_0_fused_level_0_update_0_write28
//	fused_level_0_fused_level_0_update_0_write29
//	fused_level_0_fused_level_0_update_0_write30
//	fused_level_0_fused_level_0_update_0_write31
inline void fused_level_0_fused_level_0_update_0_write_bundle_write(hw_uint<512>& fused_level_0_update_0_write, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
	hw_uint<16> fused_level_0_fused_level_0_update_0_write0_res = fused_level_0_update_0_write.extract<0, 15>();
	fused_level_0_fused_level_0_update_0_write0_write(fused_level_0_fused_level_0_update_0_write0_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write1_res = fused_level_0_update_0_write.extract<16, 31>();
	fused_level_0_fused_level_0_update_0_write1_write(fused_level_0_fused_level_0_update_0_write1_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write2_res = fused_level_0_update_0_write.extract<32, 47>();
	fused_level_0_fused_level_0_update_0_write2_write(fused_level_0_fused_level_0_update_0_write2_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write3_res = fused_level_0_update_0_write.extract<48, 63>();
	fused_level_0_fused_level_0_update_0_write3_write(fused_level_0_fused_level_0_update_0_write3_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write4_res = fused_level_0_update_0_write.extract<64, 79>();
	fused_level_0_fused_level_0_update_0_write4_write(fused_level_0_fused_level_0_update_0_write4_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write5_res = fused_level_0_update_0_write.extract<80, 95>();
	fused_level_0_fused_level_0_update_0_write5_write(fused_level_0_fused_level_0_update_0_write5_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write6_res = fused_level_0_update_0_write.extract<96, 111>();
	fused_level_0_fused_level_0_update_0_write6_write(fused_level_0_fused_level_0_update_0_write6_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write7_res = fused_level_0_update_0_write.extract<112, 127>();
	fused_level_0_fused_level_0_update_0_write7_write(fused_level_0_fused_level_0_update_0_write7_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write8_res = fused_level_0_update_0_write.extract<128, 143>();
	fused_level_0_fused_level_0_update_0_write8_write(fused_level_0_fused_level_0_update_0_write8_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write9_res = fused_level_0_update_0_write.extract<144, 159>();
	fused_level_0_fused_level_0_update_0_write9_write(fused_level_0_fused_level_0_update_0_write9_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write10_res = fused_level_0_update_0_write.extract<160, 175>();
	fused_level_0_fused_level_0_update_0_write10_write(fused_level_0_fused_level_0_update_0_write10_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write11_res = fused_level_0_update_0_write.extract<176, 191>();
	fused_level_0_fused_level_0_update_0_write11_write(fused_level_0_fused_level_0_update_0_write11_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write12_res = fused_level_0_update_0_write.extract<192, 207>();
	fused_level_0_fused_level_0_update_0_write12_write(fused_level_0_fused_level_0_update_0_write12_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write13_res = fused_level_0_update_0_write.extract<208, 223>();
	fused_level_0_fused_level_0_update_0_write13_write(fused_level_0_fused_level_0_update_0_write13_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write14_res = fused_level_0_update_0_write.extract<224, 239>();
	fused_level_0_fused_level_0_update_0_write14_write(fused_level_0_fused_level_0_update_0_write14_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write15_res = fused_level_0_update_0_write.extract<240, 255>();
	fused_level_0_fused_level_0_update_0_write15_write(fused_level_0_fused_level_0_update_0_write15_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write16_res = fused_level_0_update_0_write.extract<256, 271>();
	fused_level_0_fused_level_0_update_0_write16_write(fused_level_0_fused_level_0_update_0_write16_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write17_res = fused_level_0_update_0_write.extract<272, 287>();
	fused_level_0_fused_level_0_update_0_write17_write(fused_level_0_fused_level_0_update_0_write17_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write18_res = fused_level_0_update_0_write.extract<288, 303>();
	fused_level_0_fused_level_0_update_0_write18_write(fused_level_0_fused_level_0_update_0_write18_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write19_res = fused_level_0_update_0_write.extract<304, 319>();
	fused_level_0_fused_level_0_update_0_write19_write(fused_level_0_fused_level_0_update_0_write19_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write20_res = fused_level_0_update_0_write.extract<320, 335>();
	fused_level_0_fused_level_0_update_0_write20_write(fused_level_0_fused_level_0_update_0_write20_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write21_res = fused_level_0_update_0_write.extract<336, 351>();
	fused_level_0_fused_level_0_update_0_write21_write(fused_level_0_fused_level_0_update_0_write21_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write22_res = fused_level_0_update_0_write.extract<352, 367>();
	fused_level_0_fused_level_0_update_0_write22_write(fused_level_0_fused_level_0_update_0_write22_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write23_res = fused_level_0_update_0_write.extract<368, 383>();
	fused_level_0_fused_level_0_update_0_write23_write(fused_level_0_fused_level_0_update_0_write23_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write24_res = fused_level_0_update_0_write.extract<384, 399>();
	fused_level_0_fused_level_0_update_0_write24_write(fused_level_0_fused_level_0_update_0_write24_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write25_res = fused_level_0_update_0_write.extract<400, 415>();
	fused_level_0_fused_level_0_update_0_write25_write(fused_level_0_fused_level_0_update_0_write25_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write26_res = fused_level_0_update_0_write.extract<416, 431>();
	fused_level_0_fused_level_0_update_0_write26_write(fused_level_0_fused_level_0_update_0_write26_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write27_res = fused_level_0_update_0_write.extract<432, 447>();
	fused_level_0_fused_level_0_update_0_write27_write(fused_level_0_fused_level_0_update_0_write27_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write28_res = fused_level_0_update_0_write.extract<448, 463>();
	fused_level_0_fused_level_0_update_0_write28_write(fused_level_0_fused_level_0_update_0_write28_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write29_res = fused_level_0_update_0_write.extract<464, 479>();
	fused_level_0_fused_level_0_update_0_write29_write(fused_level_0_fused_level_0_update_0_write29_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write30_res = fused_level_0_update_0_write.extract<480, 495>();
	fused_level_0_fused_level_0_update_0_write30_write(fused_level_0_fused_level_0_update_0_write30_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write31_res = fused_level_0_update_0_write.extract<496, 511>();
	fused_level_0_fused_level_0_update_0_write31_write(fused_level_0_fused_level_0_update_0_write31_res, fused_level_0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd0_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd1_cache {
	// RAM Box: {[0, 944], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd10_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd11_cache {
	// RAM Box: {[5, 949], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd12_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd13_cache {
	// RAM Box: {[6, 950], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd14_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd15_cache {
	// RAM Box: {[7, 951], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd16_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd17_cache {
	// RAM Box: {[8, 952], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd18_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd19_cache {
	// RAM Box: {[9, 953], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd2_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd20_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd21_cache {
	// RAM Box: {[10, 954], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd22_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd23_cache {
	// RAM Box: {[11, 955], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd24_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd25_cache {
	// RAM Box: {[12, 956], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd26_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd27_cache {
	// RAM Box: {[13, 957], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd28_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd29_cache {
	// RAM Box: {[14, 958], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd3_cache {
	// RAM Box: {[1, 945], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd30_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd31_cache {
	// RAM Box: {[15, 959], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd4_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd5_cache {
	// RAM Box: {[2, 946], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd6_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd7_cache {
	// RAM Box: {[3, 947], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd8_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd9_cache {
	// RAM Box: {[4, 948], [0, 539]}
	// Capacity: 60
	// # of read delays: 60
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
	fifo<hw_uint<16>, 60> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(59 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_1_cache {
  // # of banks: 32
  fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd0_cache fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd0;
  fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd1_cache fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd1;
  fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd10_cache fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd10;
  fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd11_cache fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd11;
  fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd12_cache fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd12;
  fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd13_cache fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd13;
  fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd14_cache fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd14;
  fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd15_cache fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd15;
  fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd16_cache fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd16;
  fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd17_cache fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd17;
  fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd18_cache fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd18;
  fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd19_cache fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd19;
  fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd2_cache fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd2;
  fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd20_cache fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd20;
  fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd21_cache fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd21;
  fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd22_cache fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd22;
  fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd23_cache fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd23;
  fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd24_cache fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd24;
  fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd25_cache fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd25;
  fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd26_cache fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd26;
  fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd27_cache fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd27;
  fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd28_cache fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd28;
  fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd29_cache fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd29;
  fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd3_cache fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd3;
  fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd30_cache fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd30;
  fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd31_cache fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd31;
  fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd4_cache fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd4;
  fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd5_cache fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd5;
  fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd6_cache fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd6;
  fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd7_cache fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd7;
  fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd8_cache fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd8;
  fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd9_cache fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd9;
};



inline void fused_level_1_fused_level_1_update_0_write0_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write0, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd0.push(fused_level_1_fused_level_1_update_0_write0);
  fused_level_1.fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd1.push(fused_level_1_fused_level_1_update_0_write0);
}

inline void fused_level_1_fused_level_1_update_0_write1_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write1, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd2.push(fused_level_1_fused_level_1_update_0_write1);
  fused_level_1.fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd3.push(fused_level_1_fused_level_1_update_0_write1);
}

inline void fused_level_1_fused_level_1_update_0_write10_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write10, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd20.push(fused_level_1_fused_level_1_update_0_write10);
  fused_level_1.fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd21.push(fused_level_1_fused_level_1_update_0_write10);
}

inline void fused_level_1_fused_level_1_update_0_write11_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write11, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd22.push(fused_level_1_fused_level_1_update_0_write11);
  fused_level_1.fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd23.push(fused_level_1_fused_level_1_update_0_write11);
}

inline void fused_level_1_fused_level_1_update_0_write12_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write12, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd24.push(fused_level_1_fused_level_1_update_0_write12);
  fused_level_1.fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd25.push(fused_level_1_fused_level_1_update_0_write12);
}

inline void fused_level_1_fused_level_1_update_0_write13_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write13, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd26.push(fused_level_1_fused_level_1_update_0_write13);
  fused_level_1.fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd27.push(fused_level_1_fused_level_1_update_0_write13);
}

inline void fused_level_1_fused_level_1_update_0_write14_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write14, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd28.push(fused_level_1_fused_level_1_update_0_write14);
  fused_level_1.fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd29.push(fused_level_1_fused_level_1_update_0_write14);
}

inline void fused_level_1_fused_level_1_update_0_write15_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write15, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd30.push(fused_level_1_fused_level_1_update_0_write15);
  fused_level_1.fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd31.push(fused_level_1_fused_level_1_update_0_write15);
}

inline void fused_level_1_fused_level_1_update_0_write2_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write2, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd4.push(fused_level_1_fused_level_1_update_0_write2);
  fused_level_1.fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd5.push(fused_level_1_fused_level_1_update_0_write2);
}

inline void fused_level_1_fused_level_1_update_0_write3_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write3, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd6.push(fused_level_1_fused_level_1_update_0_write3);
  fused_level_1.fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd7.push(fused_level_1_fused_level_1_update_0_write3);
}

inline void fused_level_1_fused_level_1_update_0_write4_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write4, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd8.push(fused_level_1_fused_level_1_update_0_write4);
  fused_level_1.fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd9.push(fused_level_1_fused_level_1_update_0_write4);
}

inline void fused_level_1_fused_level_1_update_0_write5_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write5, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd10.push(fused_level_1_fused_level_1_update_0_write5);
  fused_level_1.fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd11.push(fused_level_1_fused_level_1_update_0_write5);
}

inline void fused_level_1_fused_level_1_update_0_write6_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write6, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd12.push(fused_level_1_fused_level_1_update_0_write6);
  fused_level_1.fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd13.push(fused_level_1_fused_level_1_update_0_write6);
}

inline void fused_level_1_fused_level_1_update_0_write7_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write7, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd14.push(fused_level_1_fused_level_1_update_0_write7);
  fused_level_1.fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd15.push(fused_level_1_fused_level_1_update_0_write7);
}

inline void fused_level_1_fused_level_1_update_0_write8_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write8, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd16.push(fused_level_1_fused_level_1_update_0_write8);
  fused_level_1.fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd17.push(fused_level_1_fused_level_1_update_0_write8);
}

inline void fused_level_1_fused_level_1_update_0_write9_write(hw_uint<16>& fused_level_1_fused_level_1_update_0_write9, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  fused_level_1.fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd18.push(fused_level_1_fused_level_1_update_0_write9);
  fused_level_1.fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd19.push(fused_level_1_fused_level_1_update_0_write9);
}

inline hw_uint<16> final_merged_0_rd0_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd0 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write0 = fused_level_1.fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd0.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write0;
  return 0;
}

inline hw_uint<16> final_merged_0_rd1_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd1 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write0 = fused_level_1.fused_level_1_fused_level_1_update_0_write0_to_final_merged_0_rd1.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write0;
  return 0;
}

inline hw_uint<16> final_merged_0_rd10_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd10 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[5 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write5 = fused_level_1.fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd10.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write5;
  return 0;
}

inline hw_uint<16> final_merged_0_rd11_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd11 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[5 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write5 = fused_level_1.fused_level_1_fused_level_1_update_0_write5_to_final_merged_0_rd11.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write5;
  return 0;
}

inline hw_uint<16> final_merged_0_rd12_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd12 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[6 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write6 = fused_level_1.fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd12.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write6;
  return 0;
}

inline hw_uint<16> final_merged_0_rd13_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd13 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[6 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write6 = fused_level_1.fused_level_1_fused_level_1_update_0_write6_to_final_merged_0_rd13.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write6;
  return 0;
}

inline hw_uint<16> final_merged_0_rd14_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd14 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[7 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write7 = fused_level_1.fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd14.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write7;
  return 0;
}

inline hw_uint<16> final_merged_0_rd15_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd15 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[7 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write7 = fused_level_1.fused_level_1_fused_level_1_update_0_write7_to_final_merged_0_rd15.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write7;
  return 0;
}

inline hw_uint<16> final_merged_0_rd16_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd16 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[8 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write8 = fused_level_1.fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd16.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write8;
  return 0;
}

inline hw_uint<16> final_merged_0_rd17_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd17 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[8 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write8 = fused_level_1.fused_level_1_fused_level_1_update_0_write8_to_final_merged_0_rd17.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write8;
  return 0;
}

inline hw_uint<16> final_merged_0_rd18_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd18 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[9 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write9 = fused_level_1.fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd18.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write9;
  return 0;
}

inline hw_uint<16> final_merged_0_rd19_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd19 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[9 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write9 = fused_level_1.fused_level_1_fused_level_1_update_0_write9_to_final_merged_0_rd19.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write9;
  return 0;
}

inline hw_uint<16> final_merged_0_rd2_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd2 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[1 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write1 = fused_level_1.fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd2.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write1;
  return 0;
}

inline hw_uint<16> final_merged_0_rd20_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd20 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[10 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write10 = fused_level_1.fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd20.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write10;
  return 0;
}

inline hw_uint<16> final_merged_0_rd21_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd21 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[10 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write10 = fused_level_1.fused_level_1_fused_level_1_update_0_write10_to_final_merged_0_rd21.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write10;
  return 0;
}

inline hw_uint<16> final_merged_0_rd22_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd22 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[11 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write11 = fused_level_1.fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd22.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write11;
  return 0;
}

inline hw_uint<16> final_merged_0_rd23_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd23 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[11 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write11 = fused_level_1.fused_level_1_fused_level_1_update_0_write11_to_final_merged_0_rd23.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write11;
  return 0;
}

inline hw_uint<16> final_merged_0_rd24_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd24 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[12 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write12 = fused_level_1.fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd24.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write12;
  return 0;
}

inline hw_uint<16> final_merged_0_rd25_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd25 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[12 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write12 = fused_level_1.fused_level_1_fused_level_1_update_0_write12_to_final_merged_0_rd25.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write12;
  return 0;
}

inline hw_uint<16> final_merged_0_rd26_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd26 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[13 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write13 = fused_level_1.fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd26.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write13;
  return 0;
}

inline hw_uint<16> final_merged_0_rd27_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd27 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[13 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write13 = fused_level_1.fused_level_1_fused_level_1_update_0_write13_to_final_merged_0_rd27.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write13;
  return 0;
}

inline hw_uint<16> final_merged_0_rd28_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd28 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[14 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write14 = fused_level_1.fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd28.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write14;
  return 0;
}

inline hw_uint<16> final_merged_0_rd29_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd29 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[14 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write14 = fused_level_1.fused_level_1_fused_level_1_update_0_write14_to_final_merged_0_rd29.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write14;
  return 0;
}

inline hw_uint<16> final_merged_0_rd3_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd3 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[1 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write1 = fused_level_1.fused_level_1_fused_level_1_update_0_write1_to_final_merged_0_rd3.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write1;
  return 0;
}

inline hw_uint<16> final_merged_0_rd30_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd30 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[15 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write15 = fused_level_1.fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd30.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write15;
  return 0;
}

inline hw_uint<16> final_merged_0_rd31_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd31 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[15 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write15 = fused_level_1.fused_level_1_fused_level_1_update_0_write15_to_final_merged_0_rd31.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write15;
  return 0;
}

inline hw_uint<16> final_merged_0_rd4_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd4 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[2 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write2 = fused_level_1.fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd4.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write2;
  return 0;
}

inline hw_uint<16> final_merged_0_rd5_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd5 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[2 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write2 = fused_level_1.fused_level_1_fused_level_1_update_0_write2_to_final_merged_0_rd5.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write2;
  return 0;
}

inline hw_uint<16> final_merged_0_rd6_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd6 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[3 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write3 = fused_level_1.fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd6.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write3;
  return 0;
}

inline hw_uint<16> final_merged_0_rd7_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd7 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[3 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write3 = fused_level_1.fused_level_1_fused_level_1_update_0_write3_to_final_merged_0_rd7.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write3;
  return 0;
}

inline hw_uint<16> final_merged_0_rd8_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd8 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[4 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write4 = fused_level_1.fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd8.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write4;
  return 0;
}

inline hw_uint<16> final_merged_0_rd9_select(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_merged_0_rd9 read pattern: { final_merged_0_update_0[d0, d1] -> fused_level_1[4 + 16d0, o1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 and -1 + d1 <= 2o1 <= d1 }
  // Read schedule : { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
  auto value_fused_level_1_fused_level_1_update_0_write4 = fused_level_1.fused_level_1_fused_level_1_update_0_write4_to_final_merged_0_rd9.peek(/* one reader or all rams */ ((-1 - d1) % 2 == 0 && 58 - d0 >= 0) ? ((59 - d0)) : 0);
  return value_fused_level_1_fused_level_1_update_0_write4;
  return 0;
}

// # of bundles = 2
// final_merged_0_update_0_read
//	final_merged_0_rd0
//	final_merged_0_rd1
//	final_merged_0_rd2
//	final_merged_0_rd3
//	final_merged_0_rd4
//	final_merged_0_rd5
//	final_merged_0_rd6
//	final_merged_0_rd7
//	final_merged_0_rd8
//	final_merged_0_rd9
//	final_merged_0_rd10
//	final_merged_0_rd11
//	final_merged_0_rd12
//	final_merged_0_rd13
//	final_merged_0_rd14
//	final_merged_0_rd15
//	final_merged_0_rd16
//	final_merged_0_rd17
//	final_merged_0_rd18
//	final_merged_0_rd19
//	final_merged_0_rd20
//	final_merged_0_rd21
//	final_merged_0_rd22
//	final_merged_0_rd23
//	final_merged_0_rd24
//	final_merged_0_rd25
//	final_merged_0_rd26
//	final_merged_0_rd27
//	final_merged_0_rd28
//	final_merged_0_rd29
//	final_merged_0_rd30
//	final_merged_0_rd31
inline hw_uint<512> fused_level_1_final_merged_0_update_0_read_bundle_read(fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // final_merged_0_rd0
    // final_merged_0_rd1
    // final_merged_0_rd2
    // final_merged_0_rd3
    // final_merged_0_rd4
    // final_merged_0_rd5
    // final_merged_0_rd6
    // final_merged_0_rd7
    // final_merged_0_rd8
    // final_merged_0_rd9
    // final_merged_0_rd10
    // final_merged_0_rd11
    // final_merged_0_rd12
    // final_merged_0_rd13
    // final_merged_0_rd14
    // final_merged_0_rd15
    // final_merged_0_rd16
    // final_merged_0_rd17
    // final_merged_0_rd18
    // final_merged_0_rd19
    // final_merged_0_rd20
    // final_merged_0_rd21
    // final_merged_0_rd22
    // final_merged_0_rd23
    // final_merged_0_rd24
    // final_merged_0_rd25
    // final_merged_0_rd26
    // final_merged_0_rd27
    // final_merged_0_rd28
    // final_merged_0_rd29
    // final_merged_0_rd30
    // final_merged_0_rd31

	hw_uint<512> result;
	hw_uint<16> final_merged_0_rd0_res = final_merged_0_rd0_select(fused_level_1, d0, d1, dynamic_address);
	set_at<0, 512>(result, final_merged_0_rd0_res);
	hw_uint<16> final_merged_0_rd1_res = final_merged_0_rd1_select(fused_level_1, d0, d1, dynamic_address);
	set_at<16, 512>(result, final_merged_0_rd1_res);
	hw_uint<16> final_merged_0_rd2_res = final_merged_0_rd2_select(fused_level_1, d0, d1, dynamic_address);
	set_at<32, 512>(result, final_merged_0_rd2_res);
	hw_uint<16> final_merged_0_rd3_res = final_merged_0_rd3_select(fused_level_1, d0, d1, dynamic_address);
	set_at<48, 512>(result, final_merged_0_rd3_res);
	hw_uint<16> final_merged_0_rd4_res = final_merged_0_rd4_select(fused_level_1, d0, d1, dynamic_address);
	set_at<64, 512>(result, final_merged_0_rd4_res);
	hw_uint<16> final_merged_0_rd5_res = final_merged_0_rd5_select(fused_level_1, d0, d1, dynamic_address);
	set_at<80, 512>(result, final_merged_0_rd5_res);
	hw_uint<16> final_merged_0_rd6_res = final_merged_0_rd6_select(fused_level_1, d0, d1, dynamic_address);
	set_at<96, 512>(result, final_merged_0_rd6_res);
	hw_uint<16> final_merged_0_rd7_res = final_merged_0_rd7_select(fused_level_1, d0, d1, dynamic_address);
	set_at<112, 512>(result, final_merged_0_rd7_res);
	hw_uint<16> final_merged_0_rd8_res = final_merged_0_rd8_select(fused_level_1, d0, d1, dynamic_address);
	set_at<128, 512>(result, final_merged_0_rd8_res);
	hw_uint<16> final_merged_0_rd9_res = final_merged_0_rd9_select(fused_level_1, d0, d1, dynamic_address);
	set_at<144, 512>(result, final_merged_0_rd9_res);
	hw_uint<16> final_merged_0_rd10_res = final_merged_0_rd10_select(fused_level_1, d0, d1, dynamic_address);
	set_at<160, 512>(result, final_merged_0_rd10_res);
	hw_uint<16> final_merged_0_rd11_res = final_merged_0_rd11_select(fused_level_1, d0, d1, dynamic_address);
	set_at<176, 512>(result, final_merged_0_rd11_res);
	hw_uint<16> final_merged_0_rd12_res = final_merged_0_rd12_select(fused_level_1, d0, d1, dynamic_address);
	set_at<192, 512>(result, final_merged_0_rd12_res);
	hw_uint<16> final_merged_0_rd13_res = final_merged_0_rd13_select(fused_level_1, d0, d1, dynamic_address);
	set_at<208, 512>(result, final_merged_0_rd13_res);
	hw_uint<16> final_merged_0_rd14_res = final_merged_0_rd14_select(fused_level_1, d0, d1, dynamic_address);
	set_at<224, 512>(result, final_merged_0_rd14_res);
	hw_uint<16> final_merged_0_rd15_res = final_merged_0_rd15_select(fused_level_1, d0, d1, dynamic_address);
	set_at<240, 512>(result, final_merged_0_rd15_res);
	hw_uint<16> final_merged_0_rd16_res = final_merged_0_rd16_select(fused_level_1, d0, d1, dynamic_address);
	set_at<256, 512>(result, final_merged_0_rd16_res);
	hw_uint<16> final_merged_0_rd17_res = final_merged_0_rd17_select(fused_level_1, d0, d1, dynamic_address);
	set_at<272, 512>(result, final_merged_0_rd17_res);
	hw_uint<16> final_merged_0_rd18_res = final_merged_0_rd18_select(fused_level_1, d0, d1, dynamic_address);
	set_at<288, 512>(result, final_merged_0_rd18_res);
	hw_uint<16> final_merged_0_rd19_res = final_merged_0_rd19_select(fused_level_1, d0, d1, dynamic_address);
	set_at<304, 512>(result, final_merged_0_rd19_res);
	hw_uint<16> final_merged_0_rd20_res = final_merged_0_rd20_select(fused_level_1, d0, d1, dynamic_address);
	set_at<320, 512>(result, final_merged_0_rd20_res);
	hw_uint<16> final_merged_0_rd21_res = final_merged_0_rd21_select(fused_level_1, d0, d1, dynamic_address);
	set_at<336, 512>(result, final_merged_0_rd21_res);
	hw_uint<16> final_merged_0_rd22_res = final_merged_0_rd22_select(fused_level_1, d0, d1, dynamic_address);
	set_at<352, 512>(result, final_merged_0_rd22_res);
	hw_uint<16> final_merged_0_rd23_res = final_merged_0_rd23_select(fused_level_1, d0, d1, dynamic_address);
	set_at<368, 512>(result, final_merged_0_rd23_res);
	hw_uint<16> final_merged_0_rd24_res = final_merged_0_rd24_select(fused_level_1, d0, d1, dynamic_address);
	set_at<384, 512>(result, final_merged_0_rd24_res);
	hw_uint<16> final_merged_0_rd25_res = final_merged_0_rd25_select(fused_level_1, d0, d1, dynamic_address);
	set_at<400, 512>(result, final_merged_0_rd25_res);
	hw_uint<16> final_merged_0_rd26_res = final_merged_0_rd26_select(fused_level_1, d0, d1, dynamic_address);
	set_at<416, 512>(result, final_merged_0_rd26_res);
	hw_uint<16> final_merged_0_rd27_res = final_merged_0_rd27_select(fused_level_1, d0, d1, dynamic_address);
	set_at<432, 512>(result, final_merged_0_rd27_res);
	hw_uint<16> final_merged_0_rd28_res = final_merged_0_rd28_select(fused_level_1, d0, d1, dynamic_address);
	set_at<448, 512>(result, final_merged_0_rd28_res);
	hw_uint<16> final_merged_0_rd29_res = final_merged_0_rd29_select(fused_level_1, d0, d1, dynamic_address);
	set_at<464, 512>(result, final_merged_0_rd29_res);
	hw_uint<16> final_merged_0_rd30_res = final_merged_0_rd30_select(fused_level_1, d0, d1, dynamic_address);
	set_at<480, 512>(result, final_merged_0_rd30_res);
	hw_uint<16> final_merged_0_rd31_res = final_merged_0_rd31_select(fused_level_1, d0, d1, dynamic_address);
	set_at<496, 512>(result, final_merged_0_rd31_res);
	return result;
}

// fused_level_1_update_0_write
//	fused_level_1_fused_level_1_update_0_write0
//	fused_level_1_fused_level_1_update_0_write1
//	fused_level_1_fused_level_1_update_0_write2
//	fused_level_1_fused_level_1_update_0_write3
//	fused_level_1_fused_level_1_update_0_write4
//	fused_level_1_fused_level_1_update_0_write5
//	fused_level_1_fused_level_1_update_0_write6
//	fused_level_1_fused_level_1_update_0_write7
//	fused_level_1_fused_level_1_update_0_write8
//	fused_level_1_fused_level_1_update_0_write9
//	fused_level_1_fused_level_1_update_0_write10
//	fused_level_1_fused_level_1_update_0_write11
//	fused_level_1_fused_level_1_update_0_write12
//	fused_level_1_fused_level_1_update_0_write13
//	fused_level_1_fused_level_1_update_0_write14
//	fused_level_1_fused_level_1_update_0_write15
inline void fused_level_1_fused_level_1_update_0_write_bundle_write(hw_uint<256>& fused_level_1_update_0_write, fused_level_1_cache& fused_level_1, int d0, int d1, int dynamic_address) {
	hw_uint<16> fused_level_1_fused_level_1_update_0_write0_res = fused_level_1_update_0_write.extract<0, 15>();
	fused_level_1_fused_level_1_update_0_write0_write(fused_level_1_fused_level_1_update_0_write0_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write1_res = fused_level_1_update_0_write.extract<16, 31>();
	fused_level_1_fused_level_1_update_0_write1_write(fused_level_1_fused_level_1_update_0_write1_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write2_res = fused_level_1_update_0_write.extract<32, 47>();
	fused_level_1_fused_level_1_update_0_write2_write(fused_level_1_fused_level_1_update_0_write2_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write3_res = fused_level_1_update_0_write.extract<48, 63>();
	fused_level_1_fused_level_1_update_0_write3_write(fused_level_1_fused_level_1_update_0_write3_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write4_res = fused_level_1_update_0_write.extract<64, 79>();
	fused_level_1_fused_level_1_update_0_write4_write(fused_level_1_fused_level_1_update_0_write4_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write5_res = fused_level_1_update_0_write.extract<80, 95>();
	fused_level_1_fused_level_1_update_0_write5_write(fused_level_1_fused_level_1_update_0_write5_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write6_res = fused_level_1_update_0_write.extract<96, 111>();
	fused_level_1_fused_level_1_update_0_write6_write(fused_level_1_fused_level_1_update_0_write6_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write7_res = fused_level_1_update_0_write.extract<112, 127>();
	fused_level_1_fused_level_1_update_0_write7_write(fused_level_1_fused_level_1_update_0_write7_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write8_res = fused_level_1_update_0_write.extract<128, 143>();
	fused_level_1_fused_level_1_update_0_write8_write(fused_level_1_fused_level_1_update_0_write8_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write9_res = fused_level_1_update_0_write.extract<144, 159>();
	fused_level_1_fused_level_1_update_0_write9_write(fused_level_1_fused_level_1_update_0_write9_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write10_res = fused_level_1_update_0_write.extract<160, 175>();
	fused_level_1_fused_level_1_update_0_write10_write(fused_level_1_fused_level_1_update_0_write10_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write11_res = fused_level_1_update_0_write.extract<176, 191>();
	fused_level_1_fused_level_1_update_0_write11_write(fused_level_1_fused_level_1_update_0_write11_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write12_res = fused_level_1_update_0_write.extract<192, 207>();
	fused_level_1_fused_level_1_update_0_write12_write(fused_level_1_fused_level_1_update_0_write12_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write13_res = fused_level_1_update_0_write.extract<208, 223>();
	fused_level_1_fused_level_1_update_0_write13_write(fused_level_1_fused_level_1_update_0_write13_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write14_res = fused_level_1_update_0_write.extract<224, 239>();
	fused_level_1_fused_level_1_update_0_write14_write(fused_level_1_fused_level_1_update_0_write14_res, fused_level_1, d0, d1, dynamic_address);
	hw_uint<16> fused_level_1_fused_level_1_update_0_write15_res = fused_level_1_update_0_write.extract<240, 255>();
	fused_level_1_fused_level_1_update_0_write15_write(fused_level_1_fused_level_1_update_0_write15_res, fused_level_1, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_in_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[-32, 1920], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[-31, 1921], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[-22, 1930], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[-21, 1931], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[-20, 1932], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[-19, 1933], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[-18, 1934], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[-17, 1935], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[-16, 1936], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[-15, 1937], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[-14, 1938], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[-13, 1939], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[-30, 1922], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[-12, 1940], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[-11, 1941], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[-10, 1942], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[-9, 1943], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[-8, 1944], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[-7, 1945], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[-6, 1946], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[-5, 1947], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[-4, 1948], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[-3, 1949], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[-29, 1923], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[-2, 1950], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[-1, 1951], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[-28, 1924], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[-27, 1925], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[-26, 1926], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[-25, 1927], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[-24, 1928], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[-23, 1929], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_cache {
  // # of banks: 32
  in_in_update_0_write0_merged_banks_2_cache in_in_update_0_write0_merged_banks_2;
  in_in_update_0_write1_merged_banks_2_cache in_in_update_0_write1_merged_banks_2;
  in_in_update_0_write10_merged_banks_2_cache in_in_update_0_write10_merged_banks_2;
  in_in_update_0_write11_merged_banks_2_cache in_in_update_0_write11_merged_banks_2;
  in_in_update_0_write12_merged_banks_2_cache in_in_update_0_write12_merged_banks_2;
  in_in_update_0_write13_merged_banks_2_cache in_in_update_0_write13_merged_banks_2;
  in_in_update_0_write14_merged_banks_2_cache in_in_update_0_write14_merged_banks_2;
  in_in_update_0_write15_merged_banks_2_cache in_in_update_0_write15_merged_banks_2;
  in_in_update_0_write16_merged_banks_2_cache in_in_update_0_write16_merged_banks_2;
  in_in_update_0_write17_merged_banks_2_cache in_in_update_0_write17_merged_banks_2;
  in_in_update_0_write18_merged_banks_2_cache in_in_update_0_write18_merged_banks_2;
  in_in_update_0_write19_merged_banks_2_cache in_in_update_0_write19_merged_banks_2;
  in_in_update_0_write2_merged_banks_2_cache in_in_update_0_write2_merged_banks_2;
  in_in_update_0_write20_merged_banks_2_cache in_in_update_0_write20_merged_banks_2;
  in_in_update_0_write21_merged_banks_2_cache in_in_update_0_write21_merged_banks_2;
  in_in_update_0_write22_merged_banks_2_cache in_in_update_0_write22_merged_banks_2;
  in_in_update_0_write23_merged_banks_2_cache in_in_update_0_write23_merged_banks_2;
  in_in_update_0_write24_merged_banks_2_cache in_in_update_0_write24_merged_banks_2;
  in_in_update_0_write25_merged_banks_2_cache in_in_update_0_write25_merged_banks_2;
  in_in_update_0_write26_merged_banks_2_cache in_in_update_0_write26_merged_banks_2;
  in_in_update_0_write27_merged_banks_2_cache in_in_update_0_write27_merged_banks_2;
  in_in_update_0_write28_merged_banks_2_cache in_in_update_0_write28_merged_banks_2;
  in_in_update_0_write29_merged_banks_2_cache in_in_update_0_write29_merged_banks_2;
  in_in_update_0_write3_merged_banks_2_cache in_in_update_0_write3_merged_banks_2;
  in_in_update_0_write30_merged_banks_2_cache in_in_update_0_write30_merged_banks_2;
  in_in_update_0_write31_merged_banks_2_cache in_in_update_0_write31_merged_banks_2;
  in_in_update_0_write4_merged_banks_2_cache in_in_update_0_write4_merged_banks_2;
  in_in_update_0_write5_merged_banks_2_cache in_in_update_0_write5_merged_banks_2;
  in_in_update_0_write6_merged_banks_2_cache in_in_update_0_write6_merged_banks_2;
  in_in_update_0_write7_merged_banks_2_cache in_in_update_0_write7_merged_banks_2;
  in_in_update_0_write8_merged_banks_2_cache in_in_update_0_write8_merged_banks_2;
  in_in_update_0_write9_merged_banks_2_cache in_in_update_0_write9_merged_banks_2;
};



inline void in_in_update_0_write0_write(hw_uint<16>& in_in_update_0_write0, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write0_merged_banks_2.push(in_in_update_0_write0);
}

inline void in_in_update_0_write1_write(hw_uint<16>& in_in_update_0_write1, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write1_merged_banks_2.push(in_in_update_0_write1);
}

inline void in_in_update_0_write10_write(hw_uint<16>& in_in_update_0_write10, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write10_merged_banks_2.push(in_in_update_0_write10);
}

inline void in_in_update_0_write11_write(hw_uint<16>& in_in_update_0_write11, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write11_merged_banks_2.push(in_in_update_0_write11);
}

inline void in_in_update_0_write12_write(hw_uint<16>& in_in_update_0_write12, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write12_merged_banks_2.push(in_in_update_0_write12);
}

inline void in_in_update_0_write13_write(hw_uint<16>& in_in_update_0_write13, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write13_merged_banks_2.push(in_in_update_0_write13);
}

inline void in_in_update_0_write14_write(hw_uint<16>& in_in_update_0_write14, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write14_merged_banks_2.push(in_in_update_0_write14);
}

inline void in_in_update_0_write15_write(hw_uint<16>& in_in_update_0_write15, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write15_merged_banks_2.push(in_in_update_0_write15);
}

inline void in_in_update_0_write16_write(hw_uint<16>& in_in_update_0_write16, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write16_merged_banks_2.push(in_in_update_0_write16);
}

inline void in_in_update_0_write17_write(hw_uint<16>& in_in_update_0_write17, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write17_merged_banks_2.push(in_in_update_0_write17);
}

inline void in_in_update_0_write18_write(hw_uint<16>& in_in_update_0_write18, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write18_merged_banks_2.push(in_in_update_0_write18);
}

inline void in_in_update_0_write19_write(hw_uint<16>& in_in_update_0_write19, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write19_merged_banks_2.push(in_in_update_0_write19);
}

inline void in_in_update_0_write2_write(hw_uint<16>& in_in_update_0_write2, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write2_merged_banks_2.push(in_in_update_0_write2);
}

inline void in_in_update_0_write20_write(hw_uint<16>& in_in_update_0_write20, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write20_merged_banks_2.push(in_in_update_0_write20);
}

inline void in_in_update_0_write21_write(hw_uint<16>& in_in_update_0_write21, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write21_merged_banks_2.push(in_in_update_0_write21);
}

inline void in_in_update_0_write22_write(hw_uint<16>& in_in_update_0_write22, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write22_merged_banks_2.push(in_in_update_0_write22);
}

inline void in_in_update_0_write23_write(hw_uint<16>& in_in_update_0_write23, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write23_merged_banks_2.push(in_in_update_0_write23);
}

inline void in_in_update_0_write24_write(hw_uint<16>& in_in_update_0_write24, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write24_merged_banks_2.push(in_in_update_0_write24);
}

inline void in_in_update_0_write25_write(hw_uint<16>& in_in_update_0_write25, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write25_merged_banks_2.push(in_in_update_0_write25);
}

inline void in_in_update_0_write26_write(hw_uint<16>& in_in_update_0_write26, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write26_merged_banks_2.push(in_in_update_0_write26);
}

inline void in_in_update_0_write27_write(hw_uint<16>& in_in_update_0_write27, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write27_merged_banks_2.push(in_in_update_0_write27);
}

inline void in_in_update_0_write28_write(hw_uint<16>& in_in_update_0_write28, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write28_merged_banks_2.push(in_in_update_0_write28);
}

inline void in_in_update_0_write29_write(hw_uint<16>& in_in_update_0_write29, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write29_merged_banks_2.push(in_in_update_0_write29);
}

inline void in_in_update_0_write3_write(hw_uint<16>& in_in_update_0_write3, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write3_merged_banks_2.push(in_in_update_0_write3);
}

inline void in_in_update_0_write30_write(hw_uint<16>& in_in_update_0_write30, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write30_merged_banks_2.push(in_in_update_0_write30);
}

inline void in_in_update_0_write31_write(hw_uint<16>& in_in_update_0_write31, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write31_merged_banks_2.push(in_in_update_0_write31);
}

inline void in_in_update_0_write4_write(hw_uint<16>& in_in_update_0_write4, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write4_merged_banks_2.push(in_in_update_0_write4);
}

inline void in_in_update_0_write5_write(hw_uint<16>& in_in_update_0_write5, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write5_merged_banks_2.push(in_in_update_0_write5);
}

inline void in_in_update_0_write6_write(hw_uint<16>& in_in_update_0_write6, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write6_merged_banks_2.push(in_in_update_0_write6);
}

inline void in_in_update_0_write7_write(hw_uint<16>& in_in_update_0_write7, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write7_merged_banks_2.push(in_in_update_0_write7);
}

inline void in_in_update_0_write8_write(hw_uint<16>& in_in_update_0_write8, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write8_merged_banks_2.push(in_in_update_0_write8);
}

inline void in_in_update_0_write9_write(hw_uint<16>& in_in_update_0_write9, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write9_merged_banks_2.push(in_in_update_0_write9);
}

inline hw_uint<16> bright_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd0 read pattern: { bright_update_0[d0, d1] -> in[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_2.peek_0();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd1 read pattern: { bright_update_0[d0, d1] -> in[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_2.peek_0();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd10 read pattern: { bright_update_0[d0, d1] -> in[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_2.peek_0();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd11 read pattern: { bright_update_0[d0, d1] -> in[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_2.peek_0();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd12 read pattern: { bright_update_0[d0, d1] -> in[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_2.peek_0();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd13 read pattern: { bright_update_0[d0, d1] -> in[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_2.peek_0();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd14 read pattern: { bright_update_0[d0, d1] -> in[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_2.peek_0();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd15 read pattern: { bright_update_0[d0, d1] -> in[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_2.peek_0();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd16 read pattern: { bright_update_0[d0, d1] -> in[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_2.peek_0();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd17 read pattern: { bright_update_0[d0, d1] -> in[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_2.peek_0();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd18 read pattern: { bright_update_0[d0, d1] -> in[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_2.peek_0();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd19 read pattern: { bright_update_0[d0, d1] -> in[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_2.peek_0();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd2 read pattern: { bright_update_0[d0, d1] -> in[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_2.peek_0();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd20 read pattern: { bright_update_0[d0, d1] -> in[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_2.peek_0();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd21 read pattern: { bright_update_0[d0, d1] -> in[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_2.peek_0();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd22 read pattern: { bright_update_0[d0, d1] -> in[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_2.peek_0();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd23 read pattern: { bright_update_0[d0, d1] -> in[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_2.peek_0();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd24 read pattern: { bright_update_0[d0, d1] -> in[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_2.peek_0();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd25 read pattern: { bright_update_0[d0, d1] -> in[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_2.peek_0();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd26 read pattern: { bright_update_0[d0, d1] -> in[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_2.peek_0();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd27 read pattern: { bright_update_0[d0, d1] -> in[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_2.peek_0();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd28 read pattern: { bright_update_0[d0, d1] -> in[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_2.peek_0();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd29 read pattern: { bright_update_0[d0, d1] -> in[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_2.peek_0();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd3 read pattern: { bright_update_0[d0, d1] -> in[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_2.peek_0();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd30 read pattern: { bright_update_0[d0, d1] -> in[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_2.peek_0();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd31 read pattern: { bright_update_0[d0, d1] -> in[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_2.peek_0();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd4 read pattern: { bright_update_0[d0, d1] -> in[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_2.peek_0();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd5 read pattern: { bright_update_0[d0, d1] -> in[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_2.peek_0();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd6 read pattern: { bright_update_0[d0, d1] -> in[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_2.peek_0();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd7 read pattern: { bright_update_0[d0, d1] -> in[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_2.peek_0();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd8 read pattern: { bright_update_0[d0, d1] -> in[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_2.peek_0();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd9 read pattern: { bright_update_0[d0, d1] -> in[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_2.peek_0();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd0 read pattern: { dark_update_0[d0, d1] -> in[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_2.peek_0();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd1 read pattern: { dark_update_0[d0, d1] -> in[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_2.peek_0();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd10 read pattern: { dark_update_0[d0, d1] -> in[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_2.peek_0();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd11 read pattern: { dark_update_0[d0, d1] -> in[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_2.peek_0();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd12 read pattern: { dark_update_0[d0, d1] -> in[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_2.peek_0();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd13 read pattern: { dark_update_0[d0, d1] -> in[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_2.peek_0();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd14 read pattern: { dark_update_0[d0, d1] -> in[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_2.peek_0();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd15 read pattern: { dark_update_0[d0, d1] -> in[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_2.peek_0();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd16 read pattern: { dark_update_0[d0, d1] -> in[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_2.peek_0();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd17 read pattern: { dark_update_0[d0, d1] -> in[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_2.peek_0();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd18 read pattern: { dark_update_0[d0, d1] -> in[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_2.peek_0();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd19 read pattern: { dark_update_0[d0, d1] -> in[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_2.peek_0();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd2 read pattern: { dark_update_0[d0, d1] -> in[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_2.peek_0();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd20 read pattern: { dark_update_0[d0, d1] -> in[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_2.peek_0();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd21 read pattern: { dark_update_0[d0, d1] -> in[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_2.peek_0();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd22 read pattern: { dark_update_0[d0, d1] -> in[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_2.peek_0();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd23 read pattern: { dark_update_0[d0, d1] -> in[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_2.peek_0();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd24 read pattern: { dark_update_0[d0, d1] -> in[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_2.peek_0();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd25 read pattern: { dark_update_0[d0, d1] -> in[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_2.peek_0();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd26 read pattern: { dark_update_0[d0, d1] -> in[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_2.peek_0();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd27 read pattern: { dark_update_0[d0, d1] -> in[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_2.peek_0();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd28 read pattern: { dark_update_0[d0, d1] -> in[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_2.peek_0();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd29 read pattern: { dark_update_0[d0, d1] -> in[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_2.peek_0();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd3 read pattern: { dark_update_0[d0, d1] -> in[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_2.peek_0();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd30 read pattern: { dark_update_0[d0, d1] -> in[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_2.peek_0();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd31 read pattern: { dark_update_0[d0, d1] -> in[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_2.peek_0();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd4 read pattern: { dark_update_0[d0, d1] -> in[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_2.peek_0();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd5 read pattern: { dark_update_0[d0, d1] -> in[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_2.peek_0();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd6 read pattern: { dark_update_0[d0, d1] -> in[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_2.peek_0();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd7 read pattern: { dark_update_0[d0, d1] -> in[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_2.peek_0();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd8 read pattern: { dark_update_0[d0, d1] -> in[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_2.peek_0();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd9 read pattern: { dark_update_0[d0, d1] -> in[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_2.peek_0();
  return value_in_in_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_update_0_read
//	bright_rd0
//	bright_rd1
//	bright_rd2
//	bright_rd3
//	bright_rd4
//	bright_rd5
//	bright_rd6
//	bright_rd7
//	bright_rd8
//	bright_rd9
//	bright_rd10
//	bright_rd11
//	bright_rd12
//	bright_rd13
//	bright_rd14
//	bright_rd15
//	bright_rd16
//	bright_rd17
//	bright_rd18
//	bright_rd19
//	bright_rd20
//	bright_rd21
//	bright_rd22
//	bright_rd23
//	bright_rd24
//	bright_rd25
//	bright_rd26
//	bright_rd27
//	bright_rd28
//	bright_rd29
//	bright_rd30
//	bright_rd31
inline hw_uint<512> in_bright_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_rd0
    // bright_rd1
    // bright_rd2
    // bright_rd3
    // bright_rd4
    // bright_rd5
    // bright_rd6
    // bright_rd7
    // bright_rd8
    // bright_rd9
    // bright_rd10
    // bright_rd11
    // bright_rd12
    // bright_rd13
    // bright_rd14
    // bright_rd15
    // bright_rd16
    // bright_rd17
    // bright_rd18
    // bright_rd19
    // bright_rd20
    // bright_rd21
    // bright_rd22
    // bright_rd23
    // bright_rd24
    // bright_rd25
    // bright_rd26
    // bright_rd27
    // bright_rd28
    // bright_rd29
    // bright_rd30
    // bright_rd31

	hw_uint<512> result;
	hw_uint<16> bright_rd0_res = bright_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_rd0_res);
	hw_uint<16> bright_rd1_res = bright_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_rd1_res);
	hw_uint<16> bright_rd2_res = bright_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_rd2_res);
	hw_uint<16> bright_rd3_res = bright_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_rd3_res);
	hw_uint<16> bright_rd4_res = bright_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_rd4_res);
	hw_uint<16> bright_rd5_res = bright_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_rd5_res);
	hw_uint<16> bright_rd6_res = bright_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_rd6_res);
	hw_uint<16> bright_rd7_res = bright_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_rd7_res);
	hw_uint<16> bright_rd8_res = bright_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_rd8_res);
	hw_uint<16> bright_rd9_res = bright_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_rd9_res);
	hw_uint<16> bright_rd10_res = bright_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_rd10_res);
	hw_uint<16> bright_rd11_res = bright_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_rd11_res);
	hw_uint<16> bright_rd12_res = bright_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_rd12_res);
	hw_uint<16> bright_rd13_res = bright_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_rd13_res);
	hw_uint<16> bright_rd14_res = bright_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_rd14_res);
	hw_uint<16> bright_rd15_res = bright_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_rd15_res);
	hw_uint<16> bright_rd16_res = bright_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_rd16_res);
	hw_uint<16> bright_rd17_res = bright_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_rd17_res);
	hw_uint<16> bright_rd18_res = bright_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_rd18_res);
	hw_uint<16> bright_rd19_res = bright_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_rd19_res);
	hw_uint<16> bright_rd20_res = bright_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_rd20_res);
	hw_uint<16> bright_rd21_res = bright_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_rd21_res);
	hw_uint<16> bright_rd22_res = bright_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_rd22_res);
	hw_uint<16> bright_rd23_res = bright_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_rd23_res);
	hw_uint<16> bright_rd24_res = bright_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_rd24_res);
	hw_uint<16> bright_rd25_res = bright_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_rd25_res);
	hw_uint<16> bright_rd26_res = bright_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_rd26_res);
	hw_uint<16> bright_rd27_res = bright_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_rd27_res);
	hw_uint<16> bright_rd28_res = bright_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_rd28_res);
	hw_uint<16> bright_rd29_res = bright_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_rd29_res);
	hw_uint<16> bright_rd30_res = bright_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_rd30_res);
	hw_uint<16> bright_rd31_res = bright_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_rd31_res);
	return result;
}

// dark_update_0_read
//	dark_rd0
//	dark_rd1
//	dark_rd2
//	dark_rd3
//	dark_rd4
//	dark_rd5
//	dark_rd6
//	dark_rd7
//	dark_rd8
//	dark_rd9
//	dark_rd10
//	dark_rd11
//	dark_rd12
//	dark_rd13
//	dark_rd14
//	dark_rd15
//	dark_rd16
//	dark_rd17
//	dark_rd18
//	dark_rd19
//	dark_rd20
//	dark_rd21
//	dark_rd22
//	dark_rd23
//	dark_rd24
//	dark_rd25
//	dark_rd26
//	dark_rd27
//	dark_rd28
//	dark_rd29
//	dark_rd30
//	dark_rd31
inline hw_uint<512> in_dark_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_rd0
    // dark_rd1
    // dark_rd2
    // dark_rd3
    // dark_rd4
    // dark_rd5
    // dark_rd6
    // dark_rd7
    // dark_rd8
    // dark_rd9
    // dark_rd10
    // dark_rd11
    // dark_rd12
    // dark_rd13
    // dark_rd14
    // dark_rd15
    // dark_rd16
    // dark_rd17
    // dark_rd18
    // dark_rd19
    // dark_rd20
    // dark_rd21
    // dark_rd22
    // dark_rd23
    // dark_rd24
    // dark_rd25
    // dark_rd26
    // dark_rd27
    // dark_rd28
    // dark_rd29
    // dark_rd30
    // dark_rd31

	hw_uint<512> result;
	hw_uint<16> dark_rd0_res = dark_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_rd0_res);
	hw_uint<16> dark_rd1_res = dark_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_rd1_res);
	hw_uint<16> dark_rd2_res = dark_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_rd2_res);
	hw_uint<16> dark_rd3_res = dark_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_rd3_res);
	hw_uint<16> dark_rd4_res = dark_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_rd4_res);
	hw_uint<16> dark_rd5_res = dark_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_rd5_res);
	hw_uint<16> dark_rd6_res = dark_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_rd6_res);
	hw_uint<16> dark_rd7_res = dark_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_rd7_res);
	hw_uint<16> dark_rd8_res = dark_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_rd8_res);
	hw_uint<16> dark_rd9_res = dark_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_rd9_res);
	hw_uint<16> dark_rd10_res = dark_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_rd10_res);
	hw_uint<16> dark_rd11_res = dark_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_rd11_res);
	hw_uint<16> dark_rd12_res = dark_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_rd12_res);
	hw_uint<16> dark_rd13_res = dark_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_rd13_res);
	hw_uint<16> dark_rd14_res = dark_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_rd14_res);
	hw_uint<16> dark_rd15_res = dark_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_rd15_res);
	hw_uint<16> dark_rd16_res = dark_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_rd16_res);
	hw_uint<16> dark_rd17_res = dark_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_rd17_res);
	hw_uint<16> dark_rd18_res = dark_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_rd18_res);
	hw_uint<16> dark_rd19_res = dark_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_rd19_res);
	hw_uint<16> dark_rd20_res = dark_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_rd20_res);
	hw_uint<16> dark_rd21_res = dark_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_rd21_res);
	hw_uint<16> dark_rd22_res = dark_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_rd22_res);
	hw_uint<16> dark_rd23_res = dark_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_rd23_res);
	hw_uint<16> dark_rd24_res = dark_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_rd24_res);
	hw_uint<16> dark_rd25_res = dark_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_rd25_res);
	hw_uint<16> dark_rd26_res = dark_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_rd26_res);
	hw_uint<16> dark_rd27_res = dark_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_rd27_res);
	hw_uint<16> dark_rd28_res = dark_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_rd28_res);
	hw_uint<16> dark_rd29_res = dark_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_rd29_res);
	hw_uint<16> dark_rd30_res = dark_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_rd30_res);
	hw_uint<16> dark_rd31_res = dark_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_rd31_res);
	return result;
}

// in_update_0_write
//	in_in_update_0_write0
//	in_in_update_0_write1
//	in_in_update_0_write2
//	in_in_update_0_write3
//	in_in_update_0_write4
//	in_in_update_0_write5
//	in_in_update_0_write6
//	in_in_update_0_write7
//	in_in_update_0_write8
//	in_in_update_0_write9
//	in_in_update_0_write10
//	in_in_update_0_write11
//	in_in_update_0_write12
//	in_in_update_0_write13
//	in_in_update_0_write14
//	in_in_update_0_write15
//	in_in_update_0_write16
//	in_in_update_0_write17
//	in_in_update_0_write18
//	in_in_update_0_write19
//	in_in_update_0_write20
//	in_in_update_0_write21
//	in_in_update_0_write22
//	in_in_update_0_write23
//	in_in_update_0_write24
//	in_in_update_0_write25
//	in_in_update_0_write26
//	in_in_update_0_write27
//	in_in_update_0_write28
//	in_in_update_0_write29
//	in_in_update_0_write30
//	in_in_update_0_write31
inline void in_in_update_0_write_bundle_write(hw_uint<512>& in_update_0_write, in_cache& in, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_in_update_0_write0_res = in_update_0_write.extract<0, 15>();
	in_in_update_0_write0_write(in_in_update_0_write0_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write1_res = in_update_0_write.extract<16, 31>();
	in_in_update_0_write1_write(in_in_update_0_write1_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write2_res = in_update_0_write.extract<32, 47>();
	in_in_update_0_write2_write(in_in_update_0_write2_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write3_res = in_update_0_write.extract<48, 63>();
	in_in_update_0_write3_write(in_in_update_0_write3_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write4_res = in_update_0_write.extract<64, 79>();
	in_in_update_0_write4_write(in_in_update_0_write4_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write5_res = in_update_0_write.extract<80, 95>();
	in_in_update_0_write5_write(in_in_update_0_write5_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write6_res = in_update_0_write.extract<96, 111>();
	in_in_update_0_write6_write(in_in_update_0_write6_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write7_res = in_update_0_write.extract<112, 127>();
	in_in_update_0_write7_write(in_in_update_0_write7_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write8_res = in_update_0_write.extract<128, 143>();
	in_in_update_0_write8_write(in_in_update_0_write8_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write9_res = in_update_0_write.extract<144, 159>();
	in_in_update_0_write9_write(in_in_update_0_write9_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write10_res = in_update_0_write.extract<160, 175>();
	in_in_update_0_write10_write(in_in_update_0_write10_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write11_res = in_update_0_write.extract<176, 191>();
	in_in_update_0_write11_write(in_in_update_0_write11_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write12_res = in_update_0_write.extract<192, 207>();
	in_in_update_0_write12_write(in_in_update_0_write12_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write13_res = in_update_0_write.extract<208, 223>();
	in_in_update_0_write13_write(in_in_update_0_write13_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write14_res = in_update_0_write.extract<224, 239>();
	in_in_update_0_write14_write(in_in_update_0_write14_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write15_res = in_update_0_write.extract<240, 255>();
	in_in_update_0_write15_write(in_in_update_0_write15_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write16_res = in_update_0_write.extract<256, 271>();
	in_in_update_0_write16_write(in_in_update_0_write16_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write17_res = in_update_0_write.extract<272, 287>();
	in_in_update_0_write17_write(in_in_update_0_write17_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write18_res = in_update_0_write.extract<288, 303>();
	in_in_update_0_write18_write(in_in_update_0_write18_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write19_res = in_update_0_write.extract<304, 319>();
	in_in_update_0_write19_write(in_in_update_0_write19_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write20_res = in_update_0_write.extract<320, 335>();
	in_in_update_0_write20_write(in_in_update_0_write20_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write21_res = in_update_0_write.extract<336, 351>();
	in_in_update_0_write21_write(in_in_update_0_write21_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write22_res = in_update_0_write.extract<352, 367>();
	in_in_update_0_write22_write(in_in_update_0_write22_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write23_res = in_update_0_write.extract<368, 383>();
	in_in_update_0_write23_write(in_in_update_0_write23_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write24_res = in_update_0_write.extract<384, 399>();
	in_in_update_0_write24_write(in_in_update_0_write24_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write25_res = in_update_0_write.extract<400, 415>();
	in_in_update_0_write25_write(in_in_update_0_write25_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write26_res = in_update_0_write.extract<416, 431>();
	in_in_update_0_write26_write(in_in_update_0_write26_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write27_res = in_update_0_write.extract<432, 447>();
	in_in_update_0_write27_write(in_in_update_0_write27_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write28_res = in_update_0_write.extract<448, 463>();
	in_in_update_0_write28_write(in_in_update_0_write28_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write29_res = in_update_0_write.extract<464, 479>();
	in_in_update_0_write29_write(in_in_update_0_write29_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write30_res = in_update_0_write.extract<480, 495>();
	in_in_update_0_write30_write(in_in_update_0_write30_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write31_res = in_update_0_write.extract<496, 511>();
	in_in_update_0_write31_write(in_in_update_0_write31_res, in, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[-16, 960], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[-15, 961], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[-6, 970], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[-5, 971], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[-4, 972], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[-3, 973], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[-2, 974], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[-1, 975], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[-14, 962], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[-13, 963], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[-12, 964], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[-11, 965], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[-10, 966], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[-9, 967], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[-8, 968], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[-7, 969], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_cache {
  // # of banks: 16
  in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2;
};



inline void in_off_chip0_in_off_chip0_update_0_write0_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write0, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write0);
}

inline void in_off_chip0_in_off_chip0_update_0_write1_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write1, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write1);
}

inline void in_off_chip0_in_off_chip0_update_0_write10_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write10, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write10);
}

inline void in_off_chip0_in_off_chip0_update_0_write11_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write11, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write11);
}

inline void in_off_chip0_in_off_chip0_update_0_write12_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write12, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write12);
}

inline void in_off_chip0_in_off_chip0_update_0_write13_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write13, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write13);
}

inline void in_off_chip0_in_off_chip0_update_0_write14_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write14, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write14);
}

inline void in_off_chip0_in_off_chip0_update_0_write15_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write15, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write15);
}

inline void in_off_chip0_in_off_chip0_update_0_write2_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write2, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write2);
}

inline void in_off_chip0_in_off_chip0_update_0_write3_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write3, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write3);
}

inline void in_off_chip0_in_off_chip0_update_0_write4_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write4, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write4);
}

inline void in_off_chip0_in_off_chip0_update_0_write5_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write5, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write5);
}

inline void in_off_chip0_in_off_chip0_update_0_write6_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write6, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write6);
}

inline void in_off_chip0_in_off_chip0_update_0_write7_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write7, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write7);
}

inline void in_off_chip0_in_off_chip0_update_0_write8_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write8, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write8);
}

inline void in_off_chip0_in_off_chip0_update_0_write9_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write9, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write9);
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd0 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd1 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd10 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[5 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd11 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[5 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd12 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[6 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd13 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[6 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd14 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[7 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd15 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[7 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd16 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[8 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd17 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[8 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd18 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[9 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd19 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[9 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd2 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[1 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd20 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[10 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd21 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[10 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd22 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[11 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd23 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[11 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd24 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[12 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd25 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[12 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd26 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[13 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd27 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[13 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd28 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[14 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd29 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[14 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd3 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[1 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd30 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[15 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd31 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[15 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd4 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[2 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd5 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[2 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd6 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[3 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd7 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[3 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd8 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[4 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd9 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[4 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_read
//	in_off_chip0_oc_in_off_chip1_oc_rd0
//	in_off_chip0_oc_in_off_chip1_oc_rd1
//	in_off_chip0_oc_in_off_chip1_oc_rd2
//	in_off_chip0_oc_in_off_chip1_oc_rd3
//	in_off_chip0_oc_in_off_chip1_oc_rd4
//	in_off_chip0_oc_in_off_chip1_oc_rd5
//	in_off_chip0_oc_in_off_chip1_oc_rd6
//	in_off_chip0_oc_in_off_chip1_oc_rd7
//	in_off_chip0_oc_in_off_chip1_oc_rd8
//	in_off_chip0_oc_in_off_chip1_oc_rd9
//	in_off_chip0_oc_in_off_chip1_oc_rd10
//	in_off_chip0_oc_in_off_chip1_oc_rd11
//	in_off_chip0_oc_in_off_chip1_oc_rd12
//	in_off_chip0_oc_in_off_chip1_oc_rd13
//	in_off_chip0_oc_in_off_chip1_oc_rd14
//	in_off_chip0_oc_in_off_chip1_oc_rd15
//	in_off_chip0_oc_in_off_chip1_oc_rd16
//	in_off_chip0_oc_in_off_chip1_oc_rd17
//	in_off_chip0_oc_in_off_chip1_oc_rd18
//	in_off_chip0_oc_in_off_chip1_oc_rd19
//	in_off_chip0_oc_in_off_chip1_oc_rd20
//	in_off_chip0_oc_in_off_chip1_oc_rd21
//	in_off_chip0_oc_in_off_chip1_oc_rd22
//	in_off_chip0_oc_in_off_chip1_oc_rd23
//	in_off_chip0_oc_in_off_chip1_oc_rd24
//	in_off_chip0_oc_in_off_chip1_oc_rd25
//	in_off_chip0_oc_in_off_chip1_oc_rd26
//	in_off_chip0_oc_in_off_chip1_oc_rd27
//	in_off_chip0_oc_in_off_chip1_oc_rd28
//	in_off_chip0_oc_in_off_chip1_oc_rd29
//	in_off_chip0_oc_in_off_chip1_oc_rd30
//	in_off_chip0_oc_in_off_chip1_oc_rd31
inline hw_uint<512> in_off_chip0_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // in_off_chip0_oc_in_off_chip1_oc_rd0
    // in_off_chip0_oc_in_off_chip1_oc_rd1
    // in_off_chip0_oc_in_off_chip1_oc_rd2
    // in_off_chip0_oc_in_off_chip1_oc_rd3
    // in_off_chip0_oc_in_off_chip1_oc_rd4
    // in_off_chip0_oc_in_off_chip1_oc_rd5
    // in_off_chip0_oc_in_off_chip1_oc_rd6
    // in_off_chip0_oc_in_off_chip1_oc_rd7
    // in_off_chip0_oc_in_off_chip1_oc_rd8
    // in_off_chip0_oc_in_off_chip1_oc_rd9
    // in_off_chip0_oc_in_off_chip1_oc_rd10
    // in_off_chip0_oc_in_off_chip1_oc_rd11
    // in_off_chip0_oc_in_off_chip1_oc_rd12
    // in_off_chip0_oc_in_off_chip1_oc_rd13
    // in_off_chip0_oc_in_off_chip1_oc_rd14
    // in_off_chip0_oc_in_off_chip1_oc_rd15
    // in_off_chip0_oc_in_off_chip1_oc_rd16
    // in_off_chip0_oc_in_off_chip1_oc_rd17
    // in_off_chip0_oc_in_off_chip1_oc_rd18
    // in_off_chip0_oc_in_off_chip1_oc_rd19
    // in_off_chip0_oc_in_off_chip1_oc_rd20
    // in_off_chip0_oc_in_off_chip1_oc_rd21
    // in_off_chip0_oc_in_off_chip1_oc_rd22
    // in_off_chip0_oc_in_off_chip1_oc_rd23
    // in_off_chip0_oc_in_off_chip1_oc_rd24
    // in_off_chip0_oc_in_off_chip1_oc_rd25
    // in_off_chip0_oc_in_off_chip1_oc_rd26
    // in_off_chip0_oc_in_off_chip1_oc_rd27
    // in_off_chip0_oc_in_off_chip1_oc_rd28
    // in_off_chip0_oc_in_off_chip1_oc_rd29
    // in_off_chip0_oc_in_off_chip1_oc_rd30
    // in_off_chip0_oc_in_off_chip1_oc_rd31

	hw_uint<512> result;
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_res = in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<0, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd0_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_res = in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<16, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd1_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_res = in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<32, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd2_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_res = in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<48, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd3_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_res = in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<64, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd4_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_res = in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<80, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd5_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_res = in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<96, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd6_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_res = in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<112, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd7_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_res = in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<128, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd8_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_res = in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<144, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd9_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_res = in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<160, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd10_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_res = in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<176, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd11_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_res = in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<192, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd12_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_res = in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<208, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd13_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_res = in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<224, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd14_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_res = in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<240, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd15_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_res = in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<256, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd16_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_res = in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<272, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd17_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_res = in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<288, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd18_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_res = in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<304, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd19_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_res = in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<320, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd20_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_res = in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<336, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd21_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_res = in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<352, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd22_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_res = in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<368, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd23_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_res = in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<384, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd24_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_res = in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<400, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd25_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_res = in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<416, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd26_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_res = in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<432, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd27_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_res = in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<448, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd28_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_res = in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<464, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd29_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_res = in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<480, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd30_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_res = in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<496, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd31_res);
	return result;
}

// in_off_chip0_update_0_write
//	in_off_chip0_in_off_chip0_update_0_write0
//	in_off_chip0_in_off_chip0_update_0_write1
//	in_off_chip0_in_off_chip0_update_0_write2
//	in_off_chip0_in_off_chip0_update_0_write3
//	in_off_chip0_in_off_chip0_update_0_write4
//	in_off_chip0_in_off_chip0_update_0_write5
//	in_off_chip0_in_off_chip0_update_0_write6
//	in_off_chip0_in_off_chip0_update_0_write7
//	in_off_chip0_in_off_chip0_update_0_write8
//	in_off_chip0_in_off_chip0_update_0_write9
//	in_off_chip0_in_off_chip0_update_0_write10
//	in_off_chip0_in_off_chip0_update_0_write11
//	in_off_chip0_in_off_chip0_update_0_write12
//	in_off_chip0_in_off_chip0_update_0_write13
//	in_off_chip0_in_off_chip0_update_0_write14
//	in_off_chip0_in_off_chip0_update_0_write15
inline void in_off_chip0_in_off_chip0_update_0_write_bundle_write(hw_uint<256>& in_off_chip0_update_0_write, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write0_res = in_off_chip0_update_0_write.extract<0, 15>();
	in_off_chip0_in_off_chip0_update_0_write0_write(in_off_chip0_in_off_chip0_update_0_write0_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write1_res = in_off_chip0_update_0_write.extract<16, 31>();
	in_off_chip0_in_off_chip0_update_0_write1_write(in_off_chip0_in_off_chip0_update_0_write1_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write2_res = in_off_chip0_update_0_write.extract<32, 47>();
	in_off_chip0_in_off_chip0_update_0_write2_write(in_off_chip0_in_off_chip0_update_0_write2_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write3_res = in_off_chip0_update_0_write.extract<48, 63>();
	in_off_chip0_in_off_chip0_update_0_write3_write(in_off_chip0_in_off_chip0_update_0_write3_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write4_res = in_off_chip0_update_0_write.extract<64, 79>();
	in_off_chip0_in_off_chip0_update_0_write4_write(in_off_chip0_in_off_chip0_update_0_write4_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write5_res = in_off_chip0_update_0_write.extract<80, 95>();
	in_off_chip0_in_off_chip0_update_0_write5_write(in_off_chip0_in_off_chip0_update_0_write5_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write6_res = in_off_chip0_update_0_write.extract<96, 111>();
	in_off_chip0_in_off_chip0_update_0_write6_write(in_off_chip0_in_off_chip0_update_0_write6_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write7_res = in_off_chip0_update_0_write.extract<112, 127>();
	in_off_chip0_in_off_chip0_update_0_write7_write(in_off_chip0_in_off_chip0_update_0_write7_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write8_res = in_off_chip0_update_0_write.extract<128, 143>();
	in_off_chip0_in_off_chip0_update_0_write8_write(in_off_chip0_in_off_chip0_update_0_write8_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write9_res = in_off_chip0_update_0_write.extract<144, 159>();
	in_off_chip0_in_off_chip0_update_0_write9_write(in_off_chip0_in_off_chip0_update_0_write9_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write10_res = in_off_chip0_update_0_write.extract<160, 175>();
	in_off_chip0_in_off_chip0_update_0_write10_write(in_off_chip0_in_off_chip0_update_0_write10_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write11_res = in_off_chip0_update_0_write.extract<176, 191>();
	in_off_chip0_in_off_chip0_update_0_write11_write(in_off_chip0_in_off_chip0_update_0_write11_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write12_res = in_off_chip0_update_0_write.extract<192, 207>();
	in_off_chip0_in_off_chip0_update_0_write12_write(in_off_chip0_in_off_chip0_update_0_write12_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write13_res = in_off_chip0_update_0_write.extract<208, 223>();
	in_off_chip0_in_off_chip0_update_0_write13_write(in_off_chip0_in_off_chip0_update_0_write13_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write14_res = in_off_chip0_update_0_write.extract<224, 239>();
	in_off_chip0_in_off_chip0_update_0_write14_write(in_off_chip0_in_off_chip0_update_0_write14_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write15_res = in_off_chip0_update_0_write.extract<240, 255>();
	in_off_chip0_in_off_chip0_update_0_write15_write(in_off_chip0_in_off_chip0_update_0_write15_res, in_off_chip0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0_cache {
	// RAM Box: {[-32, 1920], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1_cache {
	// RAM Box: {[-31, 1921], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10_cache {
	// RAM Box: {[-22, 1930], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11_cache {
	// RAM Box: {[-21, 1931], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12_cache {
	// RAM Box: {[-20, 1932], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13_cache {
	// RAM Box: {[-19, 1933], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14_cache {
	// RAM Box: {[-18, 1934], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15_cache {
	// RAM Box: {[-17, 1935], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16_cache {
	// RAM Box: {[-16, 1936], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17_cache {
	// RAM Box: {[-15, 1937], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18_cache {
	// RAM Box: {[-14, 1938], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19_cache {
	// RAM Box: {[-13, 1939], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2_cache {
	// RAM Box: {[-30, 1922], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20_cache {
	// RAM Box: {[-12, 1940], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21_cache {
	// RAM Box: {[-11, 1941], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22_cache {
	// RAM Box: {[-10, 1942], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23_cache {
	// RAM Box: {[-9, 1943], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24_cache {
	// RAM Box: {[-8, 1944], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25_cache {
	// RAM Box: {[-7, 1945], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26_cache {
	// RAM Box: {[-6, 1946], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27_cache {
	// RAM Box: {[-5, 1947], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28_cache {
	// RAM Box: {[-4, 1948], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29_cache {
	// RAM Box: {[-3, 1949], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3_cache {
	// RAM Box: {[-29, 1923], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30_cache {
	// RAM Box: {[-2, 1950], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31_cache {
	// RAM Box: {[-1, 1951], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4_cache {
	// RAM Box: {[-28, 1924], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5_cache {
	// RAM Box: {[-27, 1925], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6_cache {
	// RAM Box: {[-26, 1926], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7_cache {
	// RAM Box: {[-25, 1927], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8_cache {
	// RAM Box: {[-24, 1928], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9_cache {
	// RAM Box: {[-23, 1929], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_cache {
  // # of banks: 32
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9;
};



inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9);
}

inline hw_uint<16> in_rd0_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd0 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0;
  return 0;
}

inline hw_uint<16> in_rd1_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd1 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1;
  return 0;
}

inline hw_uint<16> in_rd10_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd10 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10;
  return 0;
}

inline hw_uint<16> in_rd11_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd11 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11;
  return 0;
}

inline hw_uint<16> in_rd12_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd12 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12;
  return 0;
}

inline hw_uint<16> in_rd13_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd13 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13;
  return 0;
}

inline hw_uint<16> in_rd14_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd14 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14;
  return 0;
}

inline hw_uint<16> in_rd15_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd15 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15;
  return 0;
}

inline hw_uint<16> in_rd16_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd16 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16;
  return 0;
}

inline hw_uint<16> in_rd17_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd17 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17;
  return 0;
}

inline hw_uint<16> in_rd18_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd18 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18;
  return 0;
}

inline hw_uint<16> in_rd19_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd19 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19;
  return 0;
}

inline hw_uint<16> in_rd2_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd2 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2;
  return 0;
}

inline hw_uint<16> in_rd20_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd20 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20;
  return 0;
}

inline hw_uint<16> in_rd21_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd21 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21;
  return 0;
}

inline hw_uint<16> in_rd22_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd22 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22;
  return 0;
}

inline hw_uint<16> in_rd23_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd23 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23;
  return 0;
}

inline hw_uint<16> in_rd24_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd24 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24;
  return 0;
}

inline hw_uint<16> in_rd25_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd25 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25;
  return 0;
}

inline hw_uint<16> in_rd26_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd26 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26;
  return 0;
}

inline hw_uint<16> in_rd27_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd27 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27;
  return 0;
}

inline hw_uint<16> in_rd28_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd28 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28;
  return 0;
}

inline hw_uint<16> in_rd29_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd29 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29;
  return 0;
}

inline hw_uint<16> in_rd3_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd3 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3;
  return 0;
}

inline hw_uint<16> in_rd30_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd30 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30;
  return 0;
}

inline hw_uint<16> in_rd31_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd31 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31;
  return 0;
}

inline hw_uint<16> in_rd4_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd4 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4;
  return 0;
}

inline hw_uint<16> in_rd5_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd5 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5;
  return 0;
}

inline hw_uint<16> in_rd6_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd6 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6;
  return 0;
}

inline hw_uint<16> in_rd7_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd7 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7;
  return 0;
}

inline hw_uint<16> in_rd8_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd8 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8;
  return 0;
}

inline hw_uint<16> in_rd9_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd9 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_write
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31
inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write_bundle_write(hw_uint<512>& in_off_chip0_oc_in_off_chip1_oc_update_0_write, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<0, 15>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<16, 31>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<32, 47>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<48, 63>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<64, 79>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<80, 95>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<96, 111>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<112, 127>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<128, 143>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<144, 159>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<160, 175>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<176, 191>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<192, 207>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<208, 223>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<224, 239>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<240, 255>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<256, 271>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<272, 287>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<288, 303>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<304, 319>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<320, 335>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<336, 351>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<352, 367>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<368, 383>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<384, 399>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<400, 415>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<416, 431>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<432, 447>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<448, 463>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<464, 479>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<480, 495>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<496, 511>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
}

// in_update_0_read
//	in_rd0
//	in_rd1
//	in_rd2
//	in_rd3
//	in_rd4
//	in_rd5
//	in_rd6
//	in_rd7
//	in_rd8
//	in_rd9
//	in_rd10
//	in_rd11
//	in_rd12
//	in_rd13
//	in_rd14
//	in_rd15
//	in_rd16
//	in_rd17
//	in_rd18
//	in_rd19
//	in_rd20
//	in_rd21
//	in_rd22
//	in_rd23
//	in_rd24
//	in_rd25
//	in_rd26
//	in_rd27
//	in_rd28
//	in_rd29
//	in_rd30
//	in_rd31
inline hw_uint<512> in_off_chip0_oc_in_off_chip1_oc_in_update_0_read_bundle_read(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // in_rd0
    // in_rd1
    // in_rd2
    // in_rd3
    // in_rd4
    // in_rd5
    // in_rd6
    // in_rd7
    // in_rd8
    // in_rd9
    // in_rd10
    // in_rd11
    // in_rd12
    // in_rd13
    // in_rd14
    // in_rd15
    // in_rd16
    // in_rd17
    // in_rd18
    // in_rd19
    // in_rd20
    // in_rd21
    // in_rd22
    // in_rd23
    // in_rd24
    // in_rd25
    // in_rd26
    // in_rd27
    // in_rd28
    // in_rd29
    // in_rd30
    // in_rd31

	hw_uint<512> result;
	hw_uint<16> in_rd0_res = in_rd0_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<0, 512>(result, in_rd0_res);
	hw_uint<16> in_rd1_res = in_rd1_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<16, 512>(result, in_rd1_res);
	hw_uint<16> in_rd2_res = in_rd2_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<32, 512>(result, in_rd2_res);
	hw_uint<16> in_rd3_res = in_rd3_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<48, 512>(result, in_rd3_res);
	hw_uint<16> in_rd4_res = in_rd4_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<64, 512>(result, in_rd4_res);
	hw_uint<16> in_rd5_res = in_rd5_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<80, 512>(result, in_rd5_res);
	hw_uint<16> in_rd6_res = in_rd6_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<96, 512>(result, in_rd6_res);
	hw_uint<16> in_rd7_res = in_rd7_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<112, 512>(result, in_rd7_res);
	hw_uint<16> in_rd8_res = in_rd8_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<128, 512>(result, in_rd8_res);
	hw_uint<16> in_rd9_res = in_rd9_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<144, 512>(result, in_rd9_res);
	hw_uint<16> in_rd10_res = in_rd10_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<160, 512>(result, in_rd10_res);
	hw_uint<16> in_rd11_res = in_rd11_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<176, 512>(result, in_rd11_res);
	hw_uint<16> in_rd12_res = in_rd12_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<192, 512>(result, in_rd12_res);
	hw_uint<16> in_rd13_res = in_rd13_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<208, 512>(result, in_rd13_res);
	hw_uint<16> in_rd14_res = in_rd14_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<224, 512>(result, in_rd14_res);
	hw_uint<16> in_rd15_res = in_rd15_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<240, 512>(result, in_rd15_res);
	hw_uint<16> in_rd16_res = in_rd16_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<256, 512>(result, in_rd16_res);
	hw_uint<16> in_rd17_res = in_rd17_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<272, 512>(result, in_rd17_res);
	hw_uint<16> in_rd18_res = in_rd18_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<288, 512>(result, in_rd18_res);
	hw_uint<16> in_rd19_res = in_rd19_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<304, 512>(result, in_rd19_res);
	hw_uint<16> in_rd20_res = in_rd20_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<320, 512>(result, in_rd20_res);
	hw_uint<16> in_rd21_res = in_rd21_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<336, 512>(result, in_rd21_res);
	hw_uint<16> in_rd22_res = in_rd22_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<352, 512>(result, in_rd22_res);
	hw_uint<16> in_rd23_res = in_rd23_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<368, 512>(result, in_rd23_res);
	hw_uint<16> in_rd24_res = in_rd24_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<384, 512>(result, in_rd24_res);
	hw_uint<16> in_rd25_res = in_rd25_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<400, 512>(result, in_rd25_res);
	hw_uint<16> in_rd26_res = in_rd26_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<416, 512>(result, in_rd26_res);
	hw_uint<16> in_rd27_res = in_rd27_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<432, 512>(result, in_rd27_res);
	hw_uint<16> in_rd28_res = in_rd28_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<448, 512>(result, in_rd28_res);
	hw_uint<16> in_rd29_res = in_rd29_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<464, 512>(result, in_rd29_res);
	hw_uint<16> in_rd30_res = in_rd30_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<480, 512>(result, in_rd30_res);
	hw_uint<16> in_rd31_res = in_rd31_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<496, 512>(result, in_rd31_res);
	return result;
}

#include "hw_classes.h"

struct in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[-16, 960], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[-15, 961], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[-6, 970], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[-5, 971], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[-4, 972], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[-3, 973], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[-2, 974], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[-1, 975], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[-14, 962], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[-13, 963], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[-12, 964], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[-11, 965], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[-10, 966], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[-9, 967], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[-8, 968], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[-7, 969], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_cache {
  // # of banks: 16
  in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2;
};



inline void in_off_chip1_in_off_chip1_update_0_write0_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write0, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write0);
}

inline void in_off_chip1_in_off_chip1_update_0_write1_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write1, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write1);
}

inline void in_off_chip1_in_off_chip1_update_0_write10_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write10, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write10);
}

inline void in_off_chip1_in_off_chip1_update_0_write11_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write11, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write11);
}

inline void in_off_chip1_in_off_chip1_update_0_write12_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write12, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write12);
}

inline void in_off_chip1_in_off_chip1_update_0_write13_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write13, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write13);
}

inline void in_off_chip1_in_off_chip1_update_0_write14_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write14, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write14);
}

inline void in_off_chip1_in_off_chip1_update_0_write15_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write15, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write15);
}

inline void in_off_chip1_in_off_chip1_update_0_write2_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write2, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write2);
}

inline void in_off_chip1_in_off_chip1_update_0_write3_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write3, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write3);
}

inline void in_off_chip1_in_off_chip1_update_0_write4_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write4, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write4);
}

inline void in_off_chip1_in_off_chip1_update_0_write5_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write5, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write5);
}

inline void in_off_chip1_in_off_chip1_update_0_write6_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write6, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write6);
}

inline void in_off_chip1_in_off_chip1_update_0_write7_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write7, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write7);
}

inline void in_off_chip1_in_off_chip1_update_0_write8_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write8, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write8);
}

inline void in_off_chip1_in_off_chip1_update_0_write9_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write9, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write9);
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd0 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write0 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd1 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write0 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd10 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[5 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write5 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd11 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[5 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write5 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd12 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[6 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write6 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd13 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[6 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write6 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd14 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[7 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write7 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd15 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[7 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write7 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd16 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[8 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write8 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd17 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[8 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write8 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd18 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[9 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write9 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd19 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[9 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write9 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd2 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[1 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write1 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd20 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[10 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write10 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd21 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[10 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write10 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd22 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[11 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write11 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd23 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[11 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write11 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd24 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[12 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write12 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd25 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[12 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write12 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd26 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[13 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write13 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd27 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[13 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write13 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd28 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[14 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write14 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd29 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[14 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write14 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd3 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[1 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write1 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd30 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[15 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write15 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd31 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[15 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write15 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd4 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[2 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write2 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd5 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[2 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write2 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd6 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[3 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write3 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd7 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[3 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write3 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd8 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[4 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write4 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write4;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd9 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[4 + 16d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write4 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write4;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_read
//	in_off_chip0_oc_in_off_chip1_oc_rd0
//	in_off_chip0_oc_in_off_chip1_oc_rd1
//	in_off_chip0_oc_in_off_chip1_oc_rd2
//	in_off_chip0_oc_in_off_chip1_oc_rd3
//	in_off_chip0_oc_in_off_chip1_oc_rd4
//	in_off_chip0_oc_in_off_chip1_oc_rd5
//	in_off_chip0_oc_in_off_chip1_oc_rd6
//	in_off_chip0_oc_in_off_chip1_oc_rd7
//	in_off_chip0_oc_in_off_chip1_oc_rd8
//	in_off_chip0_oc_in_off_chip1_oc_rd9
//	in_off_chip0_oc_in_off_chip1_oc_rd10
//	in_off_chip0_oc_in_off_chip1_oc_rd11
//	in_off_chip0_oc_in_off_chip1_oc_rd12
//	in_off_chip0_oc_in_off_chip1_oc_rd13
//	in_off_chip0_oc_in_off_chip1_oc_rd14
//	in_off_chip0_oc_in_off_chip1_oc_rd15
//	in_off_chip0_oc_in_off_chip1_oc_rd16
//	in_off_chip0_oc_in_off_chip1_oc_rd17
//	in_off_chip0_oc_in_off_chip1_oc_rd18
//	in_off_chip0_oc_in_off_chip1_oc_rd19
//	in_off_chip0_oc_in_off_chip1_oc_rd20
//	in_off_chip0_oc_in_off_chip1_oc_rd21
//	in_off_chip0_oc_in_off_chip1_oc_rd22
//	in_off_chip0_oc_in_off_chip1_oc_rd23
//	in_off_chip0_oc_in_off_chip1_oc_rd24
//	in_off_chip0_oc_in_off_chip1_oc_rd25
//	in_off_chip0_oc_in_off_chip1_oc_rd26
//	in_off_chip0_oc_in_off_chip1_oc_rd27
//	in_off_chip0_oc_in_off_chip1_oc_rd28
//	in_off_chip0_oc_in_off_chip1_oc_rd29
//	in_off_chip0_oc_in_off_chip1_oc_rd30
//	in_off_chip0_oc_in_off_chip1_oc_rd31
inline hw_uint<512> in_off_chip1_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // in_off_chip0_oc_in_off_chip1_oc_rd0
    // in_off_chip0_oc_in_off_chip1_oc_rd1
    // in_off_chip0_oc_in_off_chip1_oc_rd2
    // in_off_chip0_oc_in_off_chip1_oc_rd3
    // in_off_chip0_oc_in_off_chip1_oc_rd4
    // in_off_chip0_oc_in_off_chip1_oc_rd5
    // in_off_chip0_oc_in_off_chip1_oc_rd6
    // in_off_chip0_oc_in_off_chip1_oc_rd7
    // in_off_chip0_oc_in_off_chip1_oc_rd8
    // in_off_chip0_oc_in_off_chip1_oc_rd9
    // in_off_chip0_oc_in_off_chip1_oc_rd10
    // in_off_chip0_oc_in_off_chip1_oc_rd11
    // in_off_chip0_oc_in_off_chip1_oc_rd12
    // in_off_chip0_oc_in_off_chip1_oc_rd13
    // in_off_chip0_oc_in_off_chip1_oc_rd14
    // in_off_chip0_oc_in_off_chip1_oc_rd15
    // in_off_chip0_oc_in_off_chip1_oc_rd16
    // in_off_chip0_oc_in_off_chip1_oc_rd17
    // in_off_chip0_oc_in_off_chip1_oc_rd18
    // in_off_chip0_oc_in_off_chip1_oc_rd19
    // in_off_chip0_oc_in_off_chip1_oc_rd20
    // in_off_chip0_oc_in_off_chip1_oc_rd21
    // in_off_chip0_oc_in_off_chip1_oc_rd22
    // in_off_chip0_oc_in_off_chip1_oc_rd23
    // in_off_chip0_oc_in_off_chip1_oc_rd24
    // in_off_chip0_oc_in_off_chip1_oc_rd25
    // in_off_chip0_oc_in_off_chip1_oc_rd26
    // in_off_chip0_oc_in_off_chip1_oc_rd27
    // in_off_chip0_oc_in_off_chip1_oc_rd28
    // in_off_chip0_oc_in_off_chip1_oc_rd29
    // in_off_chip0_oc_in_off_chip1_oc_rd30
    // in_off_chip0_oc_in_off_chip1_oc_rd31

	hw_uint<512> result;
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_res = in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<0, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd0_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_res = in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<16, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd1_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_res = in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<32, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd2_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_res = in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<48, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd3_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_res = in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<64, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd4_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_res = in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<80, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd5_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_res = in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<96, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd6_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_res = in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<112, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd7_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_res = in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<128, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd8_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_res = in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<144, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd9_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_res = in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<160, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd10_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_res = in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<176, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd11_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_res = in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<192, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd12_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_res = in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<208, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd13_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_res = in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<224, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd14_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_res = in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<240, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd15_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_res = in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<256, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd16_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_res = in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<272, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd17_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_res = in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<288, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd18_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_res = in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<304, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd19_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_res = in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<320, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd20_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_res = in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<336, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd21_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_res = in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<352, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd22_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_res = in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<368, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd23_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_res = in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<384, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd24_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_res = in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<400, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd25_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_res = in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<416, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd26_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_res = in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<432, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd27_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_res = in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<448, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd28_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_res = in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<464, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd29_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_res = in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<480, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd30_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_res = in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<496, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd31_res);
	return result;
}

// in_off_chip1_update_0_write
//	in_off_chip1_in_off_chip1_update_0_write0
//	in_off_chip1_in_off_chip1_update_0_write1
//	in_off_chip1_in_off_chip1_update_0_write2
//	in_off_chip1_in_off_chip1_update_0_write3
//	in_off_chip1_in_off_chip1_update_0_write4
//	in_off_chip1_in_off_chip1_update_0_write5
//	in_off_chip1_in_off_chip1_update_0_write6
//	in_off_chip1_in_off_chip1_update_0_write7
//	in_off_chip1_in_off_chip1_update_0_write8
//	in_off_chip1_in_off_chip1_update_0_write9
//	in_off_chip1_in_off_chip1_update_0_write10
//	in_off_chip1_in_off_chip1_update_0_write11
//	in_off_chip1_in_off_chip1_update_0_write12
//	in_off_chip1_in_off_chip1_update_0_write13
//	in_off_chip1_in_off_chip1_update_0_write14
//	in_off_chip1_in_off_chip1_update_0_write15
inline void in_off_chip1_in_off_chip1_update_0_write_bundle_write(hw_uint<256>& in_off_chip1_update_0_write, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write0_res = in_off_chip1_update_0_write.extract<0, 15>();
	in_off_chip1_in_off_chip1_update_0_write0_write(in_off_chip1_in_off_chip1_update_0_write0_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write1_res = in_off_chip1_update_0_write.extract<16, 31>();
	in_off_chip1_in_off_chip1_update_0_write1_write(in_off_chip1_in_off_chip1_update_0_write1_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write2_res = in_off_chip1_update_0_write.extract<32, 47>();
	in_off_chip1_in_off_chip1_update_0_write2_write(in_off_chip1_in_off_chip1_update_0_write2_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write3_res = in_off_chip1_update_0_write.extract<48, 63>();
	in_off_chip1_in_off_chip1_update_0_write3_write(in_off_chip1_in_off_chip1_update_0_write3_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write4_res = in_off_chip1_update_0_write.extract<64, 79>();
	in_off_chip1_in_off_chip1_update_0_write4_write(in_off_chip1_in_off_chip1_update_0_write4_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write5_res = in_off_chip1_update_0_write.extract<80, 95>();
	in_off_chip1_in_off_chip1_update_0_write5_write(in_off_chip1_in_off_chip1_update_0_write5_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write6_res = in_off_chip1_update_0_write.extract<96, 111>();
	in_off_chip1_in_off_chip1_update_0_write6_write(in_off_chip1_in_off_chip1_update_0_write6_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write7_res = in_off_chip1_update_0_write.extract<112, 127>();
	in_off_chip1_in_off_chip1_update_0_write7_write(in_off_chip1_in_off_chip1_update_0_write7_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write8_res = in_off_chip1_update_0_write.extract<128, 143>();
	in_off_chip1_in_off_chip1_update_0_write8_write(in_off_chip1_in_off_chip1_update_0_write8_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write9_res = in_off_chip1_update_0_write.extract<144, 159>();
	in_off_chip1_in_off_chip1_update_0_write9_write(in_off_chip1_in_off_chip1_update_0_write9_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write10_res = in_off_chip1_update_0_write.extract<160, 175>();
	in_off_chip1_in_off_chip1_update_0_write10_write(in_off_chip1_in_off_chip1_update_0_write10_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write11_res = in_off_chip1_update_0_write.extract<176, 191>();
	in_off_chip1_in_off_chip1_update_0_write11_write(in_off_chip1_in_off_chip1_update_0_write11_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write12_res = in_off_chip1_update_0_write.extract<192, 207>();
	in_off_chip1_in_off_chip1_update_0_write12_write(in_off_chip1_in_off_chip1_update_0_write12_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write13_res = in_off_chip1_update_0_write.extract<208, 223>();
	in_off_chip1_in_off_chip1_update_0_write13_write(in_off_chip1_in_off_chip1_update_0_write13_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write14_res = in_off_chip1_update_0_write.extract<224, 239>();
	in_off_chip1_in_off_chip1_update_0_write14_write(in_off_chip1_in_off_chip1_update_0_write14_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write15_res = in_off_chip1_update_0_write.extract<240, 255>();
	in_off_chip1_in_off_chip1_update_0_write15_write(in_off_chip1_in_off_chip1_update_0_write15_res, in_off_chip1, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct ls16_ls16_update_0_write0_to_ls160_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write2_to_ls160_rd1_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write20_to_ls160_rd10_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write22_to_ls160_rd11_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write24_to_ls160_rd12_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write26_to_ls160_rd13_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write28_to_ls160_rd14_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write30_to_ls160_rd15_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write4_to_ls160_rd2_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write6_to_ls160_rd3_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write8_to_ls160_rd4_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write10_to_ls160_rd5_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write12_to_ls160_rd6_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write14_to_ls160_rd7_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write16_to_ls160_rd8_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write18_to_ls160_rd9_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write1_to_ls161_rd0_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write3_to_ls161_rd1_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write21_to_ls161_rd10_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write23_to_ls161_rd11_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write25_to_ls161_rd12_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write27_to_ls161_rd13_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write29_to_ls161_rd14_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write31_to_ls161_rd15_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write5_to_ls161_rd2_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write7_to_ls161_rd3_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write9_to_ls161_rd4_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write11_to_ls161_rd5_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write13_to_ls161_rd6_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write15_to_ls161_rd7_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write17_to_ls161_rd8_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_ls16_update_0_write19_to_ls161_rd9_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct ls16_cache {
  // # of banks: 32
  ls16_ls16_update_0_write0_to_ls160_rd0_cache ls16_ls16_update_0_write0_to_ls160_rd0;
  ls16_ls16_update_0_write2_to_ls160_rd1_cache ls16_ls16_update_0_write2_to_ls160_rd1;
  ls16_ls16_update_0_write20_to_ls160_rd10_cache ls16_ls16_update_0_write20_to_ls160_rd10;
  ls16_ls16_update_0_write22_to_ls160_rd11_cache ls16_ls16_update_0_write22_to_ls160_rd11;
  ls16_ls16_update_0_write24_to_ls160_rd12_cache ls16_ls16_update_0_write24_to_ls160_rd12;
  ls16_ls16_update_0_write26_to_ls160_rd13_cache ls16_ls16_update_0_write26_to_ls160_rd13;
  ls16_ls16_update_0_write28_to_ls160_rd14_cache ls16_ls16_update_0_write28_to_ls160_rd14;
  ls16_ls16_update_0_write30_to_ls160_rd15_cache ls16_ls16_update_0_write30_to_ls160_rd15;
  ls16_ls16_update_0_write4_to_ls160_rd2_cache ls16_ls16_update_0_write4_to_ls160_rd2;
  ls16_ls16_update_0_write6_to_ls160_rd3_cache ls16_ls16_update_0_write6_to_ls160_rd3;
  ls16_ls16_update_0_write8_to_ls160_rd4_cache ls16_ls16_update_0_write8_to_ls160_rd4;
  ls16_ls16_update_0_write10_to_ls160_rd5_cache ls16_ls16_update_0_write10_to_ls160_rd5;
  ls16_ls16_update_0_write12_to_ls160_rd6_cache ls16_ls16_update_0_write12_to_ls160_rd6;
  ls16_ls16_update_0_write14_to_ls160_rd7_cache ls16_ls16_update_0_write14_to_ls160_rd7;
  ls16_ls16_update_0_write16_to_ls160_rd8_cache ls16_ls16_update_0_write16_to_ls160_rd8;
  ls16_ls16_update_0_write18_to_ls160_rd9_cache ls16_ls16_update_0_write18_to_ls160_rd9;
  ls16_ls16_update_0_write1_to_ls161_rd0_cache ls16_ls16_update_0_write1_to_ls161_rd0;
  ls16_ls16_update_0_write3_to_ls161_rd1_cache ls16_ls16_update_0_write3_to_ls161_rd1;
  ls16_ls16_update_0_write21_to_ls161_rd10_cache ls16_ls16_update_0_write21_to_ls161_rd10;
  ls16_ls16_update_0_write23_to_ls161_rd11_cache ls16_ls16_update_0_write23_to_ls161_rd11;
  ls16_ls16_update_0_write25_to_ls161_rd12_cache ls16_ls16_update_0_write25_to_ls161_rd12;
  ls16_ls16_update_0_write27_to_ls161_rd13_cache ls16_ls16_update_0_write27_to_ls161_rd13;
  ls16_ls16_update_0_write29_to_ls161_rd14_cache ls16_ls16_update_0_write29_to_ls161_rd14;
  ls16_ls16_update_0_write31_to_ls161_rd15_cache ls16_ls16_update_0_write31_to_ls161_rd15;
  ls16_ls16_update_0_write5_to_ls161_rd2_cache ls16_ls16_update_0_write5_to_ls161_rd2;
  ls16_ls16_update_0_write7_to_ls161_rd3_cache ls16_ls16_update_0_write7_to_ls161_rd3;
  ls16_ls16_update_0_write9_to_ls161_rd4_cache ls16_ls16_update_0_write9_to_ls161_rd4;
  ls16_ls16_update_0_write11_to_ls161_rd5_cache ls16_ls16_update_0_write11_to_ls161_rd5;
  ls16_ls16_update_0_write13_to_ls161_rd6_cache ls16_ls16_update_0_write13_to_ls161_rd6;
  ls16_ls16_update_0_write15_to_ls161_rd7_cache ls16_ls16_update_0_write15_to_ls161_rd7;
  ls16_ls16_update_0_write17_to_ls161_rd8_cache ls16_ls16_update_0_write17_to_ls161_rd8;
  ls16_ls16_update_0_write19_to_ls161_rd9_cache ls16_ls16_update_0_write19_to_ls161_rd9;
};



inline void ls16_ls16_update_0_write0_write(hw_uint<16>& ls16_ls16_update_0_write0, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write0_to_ls160_rd0.push(ls16_ls16_update_0_write0);
}

inline void ls16_ls16_update_0_write1_write(hw_uint<16>& ls16_ls16_update_0_write1, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write1_to_ls161_rd0.push(ls16_ls16_update_0_write1);
}

inline void ls16_ls16_update_0_write10_write(hw_uint<16>& ls16_ls16_update_0_write10, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write10_to_ls160_rd5.push(ls16_ls16_update_0_write10);
}

inline void ls16_ls16_update_0_write11_write(hw_uint<16>& ls16_ls16_update_0_write11, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write11_to_ls161_rd5.push(ls16_ls16_update_0_write11);
}

inline void ls16_ls16_update_0_write12_write(hw_uint<16>& ls16_ls16_update_0_write12, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write12_to_ls160_rd6.push(ls16_ls16_update_0_write12);
}

inline void ls16_ls16_update_0_write13_write(hw_uint<16>& ls16_ls16_update_0_write13, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write13_to_ls161_rd6.push(ls16_ls16_update_0_write13);
}

inline void ls16_ls16_update_0_write14_write(hw_uint<16>& ls16_ls16_update_0_write14, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write14_to_ls160_rd7.push(ls16_ls16_update_0_write14);
}

inline void ls16_ls16_update_0_write15_write(hw_uint<16>& ls16_ls16_update_0_write15, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write15_to_ls161_rd7.push(ls16_ls16_update_0_write15);
}

inline void ls16_ls16_update_0_write16_write(hw_uint<16>& ls16_ls16_update_0_write16, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write16_to_ls160_rd8.push(ls16_ls16_update_0_write16);
}

inline void ls16_ls16_update_0_write17_write(hw_uint<16>& ls16_ls16_update_0_write17, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write17_to_ls161_rd8.push(ls16_ls16_update_0_write17);
}

inline void ls16_ls16_update_0_write18_write(hw_uint<16>& ls16_ls16_update_0_write18, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write18_to_ls160_rd9.push(ls16_ls16_update_0_write18);
}

inline void ls16_ls16_update_0_write19_write(hw_uint<16>& ls16_ls16_update_0_write19, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write19_to_ls161_rd9.push(ls16_ls16_update_0_write19);
}

inline void ls16_ls16_update_0_write2_write(hw_uint<16>& ls16_ls16_update_0_write2, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write2_to_ls160_rd1.push(ls16_ls16_update_0_write2);
}

inline void ls16_ls16_update_0_write20_write(hw_uint<16>& ls16_ls16_update_0_write20, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write20_to_ls160_rd10.push(ls16_ls16_update_0_write20);
}

inline void ls16_ls16_update_0_write21_write(hw_uint<16>& ls16_ls16_update_0_write21, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write21_to_ls161_rd10.push(ls16_ls16_update_0_write21);
}

inline void ls16_ls16_update_0_write22_write(hw_uint<16>& ls16_ls16_update_0_write22, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write22_to_ls160_rd11.push(ls16_ls16_update_0_write22);
}

inline void ls16_ls16_update_0_write23_write(hw_uint<16>& ls16_ls16_update_0_write23, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write23_to_ls161_rd11.push(ls16_ls16_update_0_write23);
}

inline void ls16_ls16_update_0_write24_write(hw_uint<16>& ls16_ls16_update_0_write24, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write24_to_ls160_rd12.push(ls16_ls16_update_0_write24);
}

inline void ls16_ls16_update_0_write25_write(hw_uint<16>& ls16_ls16_update_0_write25, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write25_to_ls161_rd12.push(ls16_ls16_update_0_write25);
}

inline void ls16_ls16_update_0_write26_write(hw_uint<16>& ls16_ls16_update_0_write26, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write26_to_ls160_rd13.push(ls16_ls16_update_0_write26);
}

inline void ls16_ls16_update_0_write27_write(hw_uint<16>& ls16_ls16_update_0_write27, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write27_to_ls161_rd13.push(ls16_ls16_update_0_write27);
}

inline void ls16_ls16_update_0_write28_write(hw_uint<16>& ls16_ls16_update_0_write28, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write28_to_ls160_rd14.push(ls16_ls16_update_0_write28);
}

inline void ls16_ls16_update_0_write29_write(hw_uint<16>& ls16_ls16_update_0_write29, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write29_to_ls161_rd14.push(ls16_ls16_update_0_write29);
}

inline void ls16_ls16_update_0_write3_write(hw_uint<16>& ls16_ls16_update_0_write3, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write3_to_ls161_rd1.push(ls16_ls16_update_0_write3);
}

inline void ls16_ls16_update_0_write30_write(hw_uint<16>& ls16_ls16_update_0_write30, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write30_to_ls160_rd15.push(ls16_ls16_update_0_write30);
}

inline void ls16_ls16_update_0_write31_write(hw_uint<16>& ls16_ls16_update_0_write31, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write31_to_ls161_rd15.push(ls16_ls16_update_0_write31);
}

inline void ls16_ls16_update_0_write4_write(hw_uint<16>& ls16_ls16_update_0_write4, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write4_to_ls160_rd2.push(ls16_ls16_update_0_write4);
}

inline void ls16_ls16_update_0_write5_write(hw_uint<16>& ls16_ls16_update_0_write5, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write5_to_ls161_rd2.push(ls16_ls16_update_0_write5);
}

inline void ls16_ls16_update_0_write6_write(hw_uint<16>& ls16_ls16_update_0_write6, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write6_to_ls160_rd3.push(ls16_ls16_update_0_write6);
}

inline void ls16_ls16_update_0_write7_write(hw_uint<16>& ls16_ls16_update_0_write7, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write7_to_ls161_rd3.push(ls16_ls16_update_0_write7);
}

inline void ls16_ls16_update_0_write8_write(hw_uint<16>& ls16_ls16_update_0_write8, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write8_to_ls160_rd4.push(ls16_ls16_update_0_write8);
}

inline void ls16_ls16_update_0_write9_write(hw_uint<16>& ls16_ls16_update_0_write9, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  ls16.ls16_ls16_update_0_write9_to_ls161_rd4.push(ls16_ls16_update_0_write9);
}

inline hw_uint<16> ls160_rd0_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd0 read pattern: { ls160_update_0[d0, d1] -> ls16[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write0 = ls16.ls16_ls16_update_0_write0_to_ls160_rd0.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write0;
  return 0;
}

inline hw_uint<16> ls160_rd1_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd1 read pattern: { ls160_update_0[d0, d1] -> ls16[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write2 = ls16.ls16_ls16_update_0_write2_to_ls160_rd1.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write2;
  return 0;
}

inline hw_uint<16> ls160_rd10_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd10 read pattern: { ls160_update_0[d0, d1] -> ls16[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write20 = ls16.ls16_ls16_update_0_write20_to_ls160_rd10.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write20;
  return 0;
}

inline hw_uint<16> ls160_rd11_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd11 read pattern: { ls160_update_0[d0, d1] -> ls16[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write22 = ls16.ls16_ls16_update_0_write22_to_ls160_rd11.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write22;
  return 0;
}

inline hw_uint<16> ls160_rd12_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd12 read pattern: { ls160_update_0[d0, d1] -> ls16[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write24 = ls16.ls16_ls16_update_0_write24_to_ls160_rd12.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write24;
  return 0;
}

inline hw_uint<16> ls160_rd13_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd13 read pattern: { ls160_update_0[d0, d1] -> ls16[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write26 = ls16.ls16_ls16_update_0_write26_to_ls160_rd13.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write26;
  return 0;
}

inline hw_uint<16> ls160_rd14_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd14 read pattern: { ls160_update_0[d0, d1] -> ls16[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write28 = ls16.ls16_ls16_update_0_write28_to_ls160_rd14.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write28;
  return 0;
}

inline hw_uint<16> ls160_rd15_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd15 read pattern: { ls160_update_0[d0, d1] -> ls16[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write30 = ls16.ls16_ls16_update_0_write30_to_ls160_rd15.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write30;
  return 0;
}

inline hw_uint<16> ls160_rd2_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd2 read pattern: { ls160_update_0[d0, d1] -> ls16[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write4 = ls16.ls16_ls16_update_0_write4_to_ls160_rd2.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write4;
  return 0;
}

inline hw_uint<16> ls160_rd3_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd3 read pattern: { ls160_update_0[d0, d1] -> ls16[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write6 = ls16.ls16_ls16_update_0_write6_to_ls160_rd3.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write6;
  return 0;
}

inline hw_uint<16> ls160_rd4_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd4 read pattern: { ls160_update_0[d0, d1] -> ls16[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write8 = ls16.ls16_ls16_update_0_write8_to_ls160_rd4.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write8;
  return 0;
}

inline hw_uint<16> ls160_rd5_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd5 read pattern: { ls160_update_0[d0, d1] -> ls16[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write10 = ls16.ls16_ls16_update_0_write10_to_ls160_rd5.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write10;
  return 0;
}

inline hw_uint<16> ls160_rd6_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd6 read pattern: { ls160_update_0[d0, d1] -> ls16[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write12 = ls16.ls16_ls16_update_0_write12_to_ls160_rd6.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write12;
  return 0;
}

inline hw_uint<16> ls160_rd7_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd7 read pattern: { ls160_update_0[d0, d1] -> ls16[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write14 = ls16.ls16_ls16_update_0_write14_to_ls160_rd7.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write14;
  return 0;
}

inline hw_uint<16> ls160_rd8_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd8 read pattern: { ls160_update_0[d0, d1] -> ls16[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write16 = ls16.ls16_ls16_update_0_write16_to_ls160_rd8.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write16;
  return 0;
}

inline hw_uint<16> ls160_rd9_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls160_rd9 read pattern: { ls160_update_0[d0, d1] -> ls16[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write18 = ls16.ls16_ls16_update_0_write18_to_ls160_rd9.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write18;
  return 0;
}

inline hw_uint<16> ls161_rd0_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd0 read pattern: { ls161_update_0[d0, d1] -> ls16[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write1 = ls16.ls16_ls16_update_0_write1_to_ls161_rd0.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write1;
  return 0;
}

inline hw_uint<16> ls161_rd1_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd1 read pattern: { ls161_update_0[d0, d1] -> ls16[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write3 = ls16.ls16_ls16_update_0_write3_to_ls161_rd1.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write3;
  return 0;
}

inline hw_uint<16> ls161_rd10_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd10 read pattern: { ls161_update_0[d0, d1] -> ls16[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write21 = ls16.ls16_ls16_update_0_write21_to_ls161_rd10.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write21;
  return 0;
}

inline hw_uint<16> ls161_rd11_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd11 read pattern: { ls161_update_0[d0, d1] -> ls16[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write23 = ls16.ls16_ls16_update_0_write23_to_ls161_rd11.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write23;
  return 0;
}

inline hw_uint<16> ls161_rd12_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd12 read pattern: { ls161_update_0[d0, d1] -> ls16[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write25 = ls16.ls16_ls16_update_0_write25_to_ls161_rd12.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write25;
  return 0;
}

inline hw_uint<16> ls161_rd13_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd13 read pattern: { ls161_update_0[d0, d1] -> ls16[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write27 = ls16.ls16_ls16_update_0_write27_to_ls161_rd13.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write27;
  return 0;
}

inline hw_uint<16> ls161_rd14_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd14 read pattern: { ls161_update_0[d0, d1] -> ls16[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write29 = ls16.ls16_ls16_update_0_write29_to_ls161_rd14.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write29;
  return 0;
}

inline hw_uint<16> ls161_rd15_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd15 read pattern: { ls161_update_0[d0, d1] -> ls16[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write31 = ls16.ls16_ls16_update_0_write31_to_ls161_rd15.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write31;
  return 0;
}

inline hw_uint<16> ls161_rd2_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd2 read pattern: { ls161_update_0[d0, d1] -> ls16[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write5 = ls16.ls16_ls16_update_0_write5_to_ls161_rd2.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write5;
  return 0;
}

inline hw_uint<16> ls161_rd3_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd3 read pattern: { ls161_update_0[d0, d1] -> ls16[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write7 = ls16.ls16_ls16_update_0_write7_to_ls161_rd3.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write7;
  return 0;
}

inline hw_uint<16> ls161_rd4_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd4 read pattern: { ls161_update_0[d0, d1] -> ls16[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write9 = ls16.ls16_ls16_update_0_write9_to_ls161_rd4.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write9;
  return 0;
}

inline hw_uint<16> ls161_rd5_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd5 read pattern: { ls161_update_0[d0, d1] -> ls16[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write11 = ls16.ls16_ls16_update_0_write11_to_ls161_rd5.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write11;
  return 0;
}

inline hw_uint<16> ls161_rd6_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd6 read pattern: { ls161_update_0[d0, d1] -> ls16[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write13 = ls16.ls16_ls16_update_0_write13_to_ls161_rd6.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write13;
  return 0;
}

inline hw_uint<16> ls161_rd7_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd7 read pattern: { ls161_update_0[d0, d1] -> ls16[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write15 = ls16.ls16_ls16_update_0_write15_to_ls161_rd7.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write15;
  return 0;
}

inline hw_uint<16> ls161_rd8_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd8 read pattern: { ls161_update_0[d0, d1] -> ls16[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write17 = ls16.ls16_ls16_update_0_write17_to_ls161_rd8.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write17;
  return 0;
}

inline hw_uint<16> ls161_rd9_select(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // ls161_rd9 read pattern: { ls161_update_0[d0, d1] -> ls16[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_ls16_ls16_update_0_write19 = ls16.ls16_ls16_update_0_write19_to_ls161_rd9.peek(/* one reader or all rams */ 0);
  return value_ls16_ls16_update_0_write19;
  return 0;
}

// # of bundles = 3
// ls160_update_0_read
//	ls160_rd0
//	ls160_rd1
//	ls160_rd2
//	ls160_rd3
//	ls160_rd4
//	ls160_rd5
//	ls160_rd6
//	ls160_rd7
//	ls160_rd8
//	ls160_rd9
//	ls160_rd10
//	ls160_rd11
//	ls160_rd12
//	ls160_rd13
//	ls160_rd14
//	ls160_rd15
inline hw_uint<256> ls16_ls160_update_0_read_bundle_read(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // ls160_rd0
    // ls160_rd1
    // ls160_rd2
    // ls160_rd3
    // ls160_rd4
    // ls160_rd5
    // ls160_rd6
    // ls160_rd7
    // ls160_rd8
    // ls160_rd9
    // ls160_rd10
    // ls160_rd11
    // ls160_rd12
    // ls160_rd13
    // ls160_rd14
    // ls160_rd15

	hw_uint<256> result;
	hw_uint<16> ls160_rd0_res = ls160_rd0_select(ls16, d0, d1, dynamic_address);
	set_at<0, 256>(result, ls160_rd0_res);
	hw_uint<16> ls160_rd1_res = ls160_rd1_select(ls16, d0, d1, dynamic_address);
	set_at<16, 256>(result, ls160_rd1_res);
	hw_uint<16> ls160_rd2_res = ls160_rd2_select(ls16, d0, d1, dynamic_address);
	set_at<32, 256>(result, ls160_rd2_res);
	hw_uint<16> ls160_rd3_res = ls160_rd3_select(ls16, d0, d1, dynamic_address);
	set_at<48, 256>(result, ls160_rd3_res);
	hw_uint<16> ls160_rd4_res = ls160_rd4_select(ls16, d0, d1, dynamic_address);
	set_at<64, 256>(result, ls160_rd4_res);
	hw_uint<16> ls160_rd5_res = ls160_rd5_select(ls16, d0, d1, dynamic_address);
	set_at<80, 256>(result, ls160_rd5_res);
	hw_uint<16> ls160_rd6_res = ls160_rd6_select(ls16, d0, d1, dynamic_address);
	set_at<96, 256>(result, ls160_rd6_res);
	hw_uint<16> ls160_rd7_res = ls160_rd7_select(ls16, d0, d1, dynamic_address);
	set_at<112, 256>(result, ls160_rd7_res);
	hw_uint<16> ls160_rd8_res = ls160_rd8_select(ls16, d0, d1, dynamic_address);
	set_at<128, 256>(result, ls160_rd8_res);
	hw_uint<16> ls160_rd9_res = ls160_rd9_select(ls16, d0, d1, dynamic_address);
	set_at<144, 256>(result, ls160_rd9_res);
	hw_uint<16> ls160_rd10_res = ls160_rd10_select(ls16, d0, d1, dynamic_address);
	set_at<160, 256>(result, ls160_rd10_res);
	hw_uint<16> ls160_rd11_res = ls160_rd11_select(ls16, d0, d1, dynamic_address);
	set_at<176, 256>(result, ls160_rd11_res);
	hw_uint<16> ls160_rd12_res = ls160_rd12_select(ls16, d0, d1, dynamic_address);
	set_at<192, 256>(result, ls160_rd12_res);
	hw_uint<16> ls160_rd13_res = ls160_rd13_select(ls16, d0, d1, dynamic_address);
	set_at<208, 256>(result, ls160_rd13_res);
	hw_uint<16> ls160_rd14_res = ls160_rd14_select(ls16, d0, d1, dynamic_address);
	set_at<224, 256>(result, ls160_rd14_res);
	hw_uint<16> ls160_rd15_res = ls160_rd15_select(ls16, d0, d1, dynamic_address);
	set_at<240, 256>(result, ls160_rd15_res);
	return result;
}

// ls161_update_0_read
//	ls161_rd0
//	ls161_rd1
//	ls161_rd2
//	ls161_rd3
//	ls161_rd4
//	ls161_rd5
//	ls161_rd6
//	ls161_rd7
//	ls161_rd8
//	ls161_rd9
//	ls161_rd10
//	ls161_rd11
//	ls161_rd12
//	ls161_rd13
//	ls161_rd14
//	ls161_rd15
inline hw_uint<256> ls16_ls161_update_0_read_bundle_read(ls16_cache& ls16, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // ls161_rd0
    // ls161_rd1
    // ls161_rd2
    // ls161_rd3
    // ls161_rd4
    // ls161_rd5
    // ls161_rd6
    // ls161_rd7
    // ls161_rd8
    // ls161_rd9
    // ls161_rd10
    // ls161_rd11
    // ls161_rd12
    // ls161_rd13
    // ls161_rd14
    // ls161_rd15

	hw_uint<256> result;
	hw_uint<16> ls161_rd0_res = ls161_rd0_select(ls16, d0, d1, dynamic_address);
	set_at<0, 256>(result, ls161_rd0_res);
	hw_uint<16> ls161_rd1_res = ls161_rd1_select(ls16, d0, d1, dynamic_address);
	set_at<16, 256>(result, ls161_rd1_res);
	hw_uint<16> ls161_rd2_res = ls161_rd2_select(ls16, d0, d1, dynamic_address);
	set_at<32, 256>(result, ls161_rd2_res);
	hw_uint<16> ls161_rd3_res = ls161_rd3_select(ls16, d0, d1, dynamic_address);
	set_at<48, 256>(result, ls161_rd3_res);
	hw_uint<16> ls161_rd4_res = ls161_rd4_select(ls16, d0, d1, dynamic_address);
	set_at<64, 256>(result, ls161_rd4_res);
	hw_uint<16> ls161_rd5_res = ls161_rd5_select(ls16, d0, d1, dynamic_address);
	set_at<80, 256>(result, ls161_rd5_res);
	hw_uint<16> ls161_rd6_res = ls161_rd6_select(ls16, d0, d1, dynamic_address);
	set_at<96, 256>(result, ls161_rd6_res);
	hw_uint<16> ls161_rd7_res = ls161_rd7_select(ls16, d0, d1, dynamic_address);
	set_at<112, 256>(result, ls161_rd7_res);
	hw_uint<16> ls161_rd8_res = ls161_rd8_select(ls16, d0, d1, dynamic_address);
	set_at<128, 256>(result, ls161_rd8_res);
	hw_uint<16> ls161_rd9_res = ls161_rd9_select(ls16, d0, d1, dynamic_address);
	set_at<144, 256>(result, ls161_rd9_res);
	hw_uint<16> ls161_rd10_res = ls161_rd10_select(ls16, d0, d1, dynamic_address);
	set_at<160, 256>(result, ls161_rd10_res);
	hw_uint<16> ls161_rd11_res = ls161_rd11_select(ls16, d0, d1, dynamic_address);
	set_at<176, 256>(result, ls161_rd11_res);
	hw_uint<16> ls161_rd12_res = ls161_rd12_select(ls16, d0, d1, dynamic_address);
	set_at<192, 256>(result, ls161_rd12_res);
	hw_uint<16> ls161_rd13_res = ls161_rd13_select(ls16, d0, d1, dynamic_address);
	set_at<208, 256>(result, ls161_rd13_res);
	hw_uint<16> ls161_rd14_res = ls161_rd14_select(ls16, d0, d1, dynamic_address);
	set_at<224, 256>(result, ls161_rd14_res);
	hw_uint<16> ls161_rd15_res = ls161_rd15_select(ls16, d0, d1, dynamic_address);
	set_at<240, 256>(result, ls161_rd15_res);
	return result;
}

// ls16_update_0_write
//	ls16_ls16_update_0_write0
//	ls16_ls16_update_0_write1
//	ls16_ls16_update_0_write2
//	ls16_ls16_update_0_write3
//	ls16_ls16_update_0_write4
//	ls16_ls16_update_0_write5
//	ls16_ls16_update_0_write6
//	ls16_ls16_update_0_write7
//	ls16_ls16_update_0_write8
//	ls16_ls16_update_0_write9
//	ls16_ls16_update_0_write10
//	ls16_ls16_update_0_write11
//	ls16_ls16_update_0_write12
//	ls16_ls16_update_0_write13
//	ls16_ls16_update_0_write14
//	ls16_ls16_update_0_write15
//	ls16_ls16_update_0_write16
//	ls16_ls16_update_0_write17
//	ls16_ls16_update_0_write18
//	ls16_ls16_update_0_write19
//	ls16_ls16_update_0_write20
//	ls16_ls16_update_0_write21
//	ls16_ls16_update_0_write22
//	ls16_ls16_update_0_write23
//	ls16_ls16_update_0_write24
//	ls16_ls16_update_0_write25
//	ls16_ls16_update_0_write26
//	ls16_ls16_update_0_write27
//	ls16_ls16_update_0_write28
//	ls16_ls16_update_0_write29
//	ls16_ls16_update_0_write30
//	ls16_ls16_update_0_write31
inline void ls16_ls16_update_0_write_bundle_write(hw_uint<512>& ls16_update_0_write, ls16_cache& ls16, int d0, int d1, int dynamic_address) {
	hw_uint<16> ls16_ls16_update_0_write0_res = ls16_update_0_write.extract<0, 15>();
	ls16_ls16_update_0_write0_write(ls16_ls16_update_0_write0_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write1_res = ls16_update_0_write.extract<16, 31>();
	ls16_ls16_update_0_write1_write(ls16_ls16_update_0_write1_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write2_res = ls16_update_0_write.extract<32, 47>();
	ls16_ls16_update_0_write2_write(ls16_ls16_update_0_write2_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write3_res = ls16_update_0_write.extract<48, 63>();
	ls16_ls16_update_0_write3_write(ls16_ls16_update_0_write3_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write4_res = ls16_update_0_write.extract<64, 79>();
	ls16_ls16_update_0_write4_write(ls16_ls16_update_0_write4_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write5_res = ls16_update_0_write.extract<80, 95>();
	ls16_ls16_update_0_write5_write(ls16_ls16_update_0_write5_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write6_res = ls16_update_0_write.extract<96, 111>();
	ls16_ls16_update_0_write6_write(ls16_ls16_update_0_write6_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write7_res = ls16_update_0_write.extract<112, 127>();
	ls16_ls16_update_0_write7_write(ls16_ls16_update_0_write7_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write8_res = ls16_update_0_write.extract<128, 143>();
	ls16_ls16_update_0_write8_write(ls16_ls16_update_0_write8_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write9_res = ls16_update_0_write.extract<144, 159>();
	ls16_ls16_update_0_write9_write(ls16_ls16_update_0_write9_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write10_res = ls16_update_0_write.extract<160, 175>();
	ls16_ls16_update_0_write10_write(ls16_ls16_update_0_write10_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write11_res = ls16_update_0_write.extract<176, 191>();
	ls16_ls16_update_0_write11_write(ls16_ls16_update_0_write11_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write12_res = ls16_update_0_write.extract<192, 207>();
	ls16_ls16_update_0_write12_write(ls16_ls16_update_0_write12_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write13_res = ls16_update_0_write.extract<208, 223>();
	ls16_ls16_update_0_write13_write(ls16_ls16_update_0_write13_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write14_res = ls16_update_0_write.extract<224, 239>();
	ls16_ls16_update_0_write14_write(ls16_ls16_update_0_write14_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write15_res = ls16_update_0_write.extract<240, 255>();
	ls16_ls16_update_0_write15_write(ls16_ls16_update_0_write15_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write16_res = ls16_update_0_write.extract<256, 271>();
	ls16_ls16_update_0_write16_write(ls16_ls16_update_0_write16_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write17_res = ls16_update_0_write.extract<272, 287>();
	ls16_ls16_update_0_write17_write(ls16_ls16_update_0_write17_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write18_res = ls16_update_0_write.extract<288, 303>();
	ls16_ls16_update_0_write18_write(ls16_ls16_update_0_write18_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write19_res = ls16_update_0_write.extract<304, 319>();
	ls16_ls16_update_0_write19_write(ls16_ls16_update_0_write19_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write20_res = ls16_update_0_write.extract<320, 335>();
	ls16_ls16_update_0_write20_write(ls16_ls16_update_0_write20_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write21_res = ls16_update_0_write.extract<336, 351>();
	ls16_ls16_update_0_write21_write(ls16_ls16_update_0_write21_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write22_res = ls16_update_0_write.extract<352, 367>();
	ls16_ls16_update_0_write22_write(ls16_ls16_update_0_write22_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write23_res = ls16_update_0_write.extract<368, 383>();
	ls16_ls16_update_0_write23_write(ls16_ls16_update_0_write23_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write24_res = ls16_update_0_write.extract<384, 399>();
	ls16_ls16_update_0_write24_write(ls16_ls16_update_0_write24_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write25_res = ls16_update_0_write.extract<400, 415>();
	ls16_ls16_update_0_write25_write(ls16_ls16_update_0_write25_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write26_res = ls16_update_0_write.extract<416, 431>();
	ls16_ls16_update_0_write26_write(ls16_ls16_update_0_write26_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write27_res = ls16_update_0_write.extract<432, 447>();
	ls16_ls16_update_0_write27_write(ls16_ls16_update_0_write27_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write28_res = ls16_update_0_write.extract<448, 463>();
	ls16_ls16_update_0_write28_write(ls16_ls16_update_0_write28_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write29_res = ls16_update_0_write.extract<464, 479>();
	ls16_ls16_update_0_write29_write(ls16_ls16_update_0_write29_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write30_res = ls16_update_0_write.extract<480, 495>();
	ls16_ls16_update_0_write30_write(ls16_ls16_update_0_write30_res, ls16, d0, d1, dynamic_address);
	hw_uint<16> ls16_ls16_update_0_write31_res = ls16_update_0_write.extract<496, 511>();
	ls16_ls16_update_0_write31_write(ls16_ls16_update_0_write31_res, ls16, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct weight_sums_weight_sums_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[-32, 1920], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[-31, 1921], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[-22, 1930], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[-21, 1931], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[-20, 1932], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[-19, 1933], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[-18, 1934], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[-17, 1935], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[-16, 1936], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[-15, 1937], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[-14, 1938], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[-13, 1939], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[-30, 1922], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[-12, 1940], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[-11, 1941], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[-10, 1942], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[-9, 1943], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[-8, 1944], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[-7, 1945], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[-6, 1946], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[-5, 1947], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[-4, 1948], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[-3, 1949], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[-29, 1923], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[-2, 1950], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[-1, 1951], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[-28, 1924], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[-27, 1925], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[-26, 1926], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[-25, 1927], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[-24, 1928], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[-23, 1929], [-1, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_cache {
  // # of banks: 32
  weight_sums_weight_sums_update_0_write0_merged_banks_2_cache weight_sums_weight_sums_update_0_write0_merged_banks_2;
  weight_sums_weight_sums_update_0_write1_merged_banks_2_cache weight_sums_weight_sums_update_0_write1_merged_banks_2;
  weight_sums_weight_sums_update_0_write10_merged_banks_2_cache weight_sums_weight_sums_update_0_write10_merged_banks_2;
  weight_sums_weight_sums_update_0_write11_merged_banks_2_cache weight_sums_weight_sums_update_0_write11_merged_banks_2;
  weight_sums_weight_sums_update_0_write12_merged_banks_2_cache weight_sums_weight_sums_update_0_write12_merged_banks_2;
  weight_sums_weight_sums_update_0_write13_merged_banks_2_cache weight_sums_weight_sums_update_0_write13_merged_banks_2;
  weight_sums_weight_sums_update_0_write14_merged_banks_2_cache weight_sums_weight_sums_update_0_write14_merged_banks_2;
  weight_sums_weight_sums_update_0_write15_merged_banks_2_cache weight_sums_weight_sums_update_0_write15_merged_banks_2;
  weight_sums_weight_sums_update_0_write16_merged_banks_2_cache weight_sums_weight_sums_update_0_write16_merged_banks_2;
  weight_sums_weight_sums_update_0_write17_merged_banks_2_cache weight_sums_weight_sums_update_0_write17_merged_banks_2;
  weight_sums_weight_sums_update_0_write18_merged_banks_2_cache weight_sums_weight_sums_update_0_write18_merged_banks_2;
  weight_sums_weight_sums_update_0_write19_merged_banks_2_cache weight_sums_weight_sums_update_0_write19_merged_banks_2;
  weight_sums_weight_sums_update_0_write2_merged_banks_2_cache weight_sums_weight_sums_update_0_write2_merged_banks_2;
  weight_sums_weight_sums_update_0_write20_merged_banks_2_cache weight_sums_weight_sums_update_0_write20_merged_banks_2;
  weight_sums_weight_sums_update_0_write21_merged_banks_2_cache weight_sums_weight_sums_update_0_write21_merged_banks_2;
  weight_sums_weight_sums_update_0_write22_merged_banks_2_cache weight_sums_weight_sums_update_0_write22_merged_banks_2;
  weight_sums_weight_sums_update_0_write23_merged_banks_2_cache weight_sums_weight_sums_update_0_write23_merged_banks_2;
  weight_sums_weight_sums_update_0_write24_merged_banks_2_cache weight_sums_weight_sums_update_0_write24_merged_banks_2;
  weight_sums_weight_sums_update_0_write25_merged_banks_2_cache weight_sums_weight_sums_update_0_write25_merged_banks_2;
  weight_sums_weight_sums_update_0_write26_merged_banks_2_cache weight_sums_weight_sums_update_0_write26_merged_banks_2;
  weight_sums_weight_sums_update_0_write27_merged_banks_2_cache weight_sums_weight_sums_update_0_write27_merged_banks_2;
  weight_sums_weight_sums_update_0_write28_merged_banks_2_cache weight_sums_weight_sums_update_0_write28_merged_banks_2;
  weight_sums_weight_sums_update_0_write29_merged_banks_2_cache weight_sums_weight_sums_update_0_write29_merged_banks_2;
  weight_sums_weight_sums_update_0_write3_merged_banks_2_cache weight_sums_weight_sums_update_0_write3_merged_banks_2;
  weight_sums_weight_sums_update_0_write30_merged_banks_2_cache weight_sums_weight_sums_update_0_write30_merged_banks_2;
  weight_sums_weight_sums_update_0_write31_merged_banks_2_cache weight_sums_weight_sums_update_0_write31_merged_banks_2;
  weight_sums_weight_sums_update_0_write4_merged_banks_2_cache weight_sums_weight_sums_update_0_write4_merged_banks_2;
  weight_sums_weight_sums_update_0_write5_merged_banks_2_cache weight_sums_weight_sums_update_0_write5_merged_banks_2;
  weight_sums_weight_sums_update_0_write6_merged_banks_2_cache weight_sums_weight_sums_update_0_write6_merged_banks_2;
  weight_sums_weight_sums_update_0_write7_merged_banks_2_cache weight_sums_weight_sums_update_0_write7_merged_banks_2;
  weight_sums_weight_sums_update_0_write8_merged_banks_2_cache weight_sums_weight_sums_update_0_write8_merged_banks_2;
  weight_sums_weight_sums_update_0_write9_merged_banks_2_cache weight_sums_weight_sums_update_0_write9_merged_banks_2;
};



inline void weight_sums_weight_sums_update_0_write0_write(hw_uint<16>& weight_sums_weight_sums_update_0_write0, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.push(weight_sums_weight_sums_update_0_write0);
}

inline void weight_sums_weight_sums_update_0_write1_write(hw_uint<16>& weight_sums_weight_sums_update_0_write1, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.push(weight_sums_weight_sums_update_0_write1);
}

inline void weight_sums_weight_sums_update_0_write10_write(hw_uint<16>& weight_sums_weight_sums_update_0_write10, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.push(weight_sums_weight_sums_update_0_write10);
}

inline void weight_sums_weight_sums_update_0_write11_write(hw_uint<16>& weight_sums_weight_sums_update_0_write11, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.push(weight_sums_weight_sums_update_0_write11);
}

inline void weight_sums_weight_sums_update_0_write12_write(hw_uint<16>& weight_sums_weight_sums_update_0_write12, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.push(weight_sums_weight_sums_update_0_write12);
}

inline void weight_sums_weight_sums_update_0_write13_write(hw_uint<16>& weight_sums_weight_sums_update_0_write13, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.push(weight_sums_weight_sums_update_0_write13);
}

inline void weight_sums_weight_sums_update_0_write14_write(hw_uint<16>& weight_sums_weight_sums_update_0_write14, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.push(weight_sums_weight_sums_update_0_write14);
}

inline void weight_sums_weight_sums_update_0_write15_write(hw_uint<16>& weight_sums_weight_sums_update_0_write15, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.push(weight_sums_weight_sums_update_0_write15);
}

inline void weight_sums_weight_sums_update_0_write16_write(hw_uint<16>& weight_sums_weight_sums_update_0_write16, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.push(weight_sums_weight_sums_update_0_write16);
}

inline void weight_sums_weight_sums_update_0_write17_write(hw_uint<16>& weight_sums_weight_sums_update_0_write17, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.push(weight_sums_weight_sums_update_0_write17);
}

inline void weight_sums_weight_sums_update_0_write18_write(hw_uint<16>& weight_sums_weight_sums_update_0_write18, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.push(weight_sums_weight_sums_update_0_write18);
}

inline void weight_sums_weight_sums_update_0_write19_write(hw_uint<16>& weight_sums_weight_sums_update_0_write19, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.push(weight_sums_weight_sums_update_0_write19);
}

inline void weight_sums_weight_sums_update_0_write2_write(hw_uint<16>& weight_sums_weight_sums_update_0_write2, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.push(weight_sums_weight_sums_update_0_write2);
}

inline void weight_sums_weight_sums_update_0_write20_write(hw_uint<16>& weight_sums_weight_sums_update_0_write20, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.push(weight_sums_weight_sums_update_0_write20);
}

inline void weight_sums_weight_sums_update_0_write21_write(hw_uint<16>& weight_sums_weight_sums_update_0_write21, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.push(weight_sums_weight_sums_update_0_write21);
}

inline void weight_sums_weight_sums_update_0_write22_write(hw_uint<16>& weight_sums_weight_sums_update_0_write22, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.push(weight_sums_weight_sums_update_0_write22);
}

inline void weight_sums_weight_sums_update_0_write23_write(hw_uint<16>& weight_sums_weight_sums_update_0_write23, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.push(weight_sums_weight_sums_update_0_write23);
}

inline void weight_sums_weight_sums_update_0_write24_write(hw_uint<16>& weight_sums_weight_sums_update_0_write24, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.push(weight_sums_weight_sums_update_0_write24);
}

inline void weight_sums_weight_sums_update_0_write25_write(hw_uint<16>& weight_sums_weight_sums_update_0_write25, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.push(weight_sums_weight_sums_update_0_write25);
}

inline void weight_sums_weight_sums_update_0_write26_write(hw_uint<16>& weight_sums_weight_sums_update_0_write26, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.push(weight_sums_weight_sums_update_0_write26);
}

inline void weight_sums_weight_sums_update_0_write27_write(hw_uint<16>& weight_sums_weight_sums_update_0_write27, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.push(weight_sums_weight_sums_update_0_write27);
}

inline void weight_sums_weight_sums_update_0_write28_write(hw_uint<16>& weight_sums_weight_sums_update_0_write28, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.push(weight_sums_weight_sums_update_0_write28);
}

inline void weight_sums_weight_sums_update_0_write29_write(hw_uint<16>& weight_sums_weight_sums_update_0_write29, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.push(weight_sums_weight_sums_update_0_write29);
}

inline void weight_sums_weight_sums_update_0_write3_write(hw_uint<16>& weight_sums_weight_sums_update_0_write3, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.push(weight_sums_weight_sums_update_0_write3);
}

inline void weight_sums_weight_sums_update_0_write30_write(hw_uint<16>& weight_sums_weight_sums_update_0_write30, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.push(weight_sums_weight_sums_update_0_write30);
}

inline void weight_sums_weight_sums_update_0_write31_write(hw_uint<16>& weight_sums_weight_sums_update_0_write31, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.push(weight_sums_weight_sums_update_0_write31);
}

inline void weight_sums_weight_sums_update_0_write4_write(hw_uint<16>& weight_sums_weight_sums_update_0_write4, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.push(weight_sums_weight_sums_update_0_write4);
}

inline void weight_sums_weight_sums_update_0_write5_write(hw_uint<16>& weight_sums_weight_sums_update_0_write5, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.push(weight_sums_weight_sums_update_0_write5);
}

inline void weight_sums_weight_sums_update_0_write6_write(hw_uint<16>& weight_sums_weight_sums_update_0_write6, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.push(weight_sums_weight_sums_update_0_write6);
}

inline void weight_sums_weight_sums_update_0_write7_write(hw_uint<16>& weight_sums_weight_sums_update_0_write7, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.push(weight_sums_weight_sums_update_0_write7);
}

inline void weight_sums_weight_sums_update_0_write8_write(hw_uint<16>& weight_sums_weight_sums_update_0_write8, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.push(weight_sums_weight_sums_update_0_write8);
}

inline void weight_sums_weight_sums_update_0_write9_write(hw_uint<16>& weight_sums_weight_sums_update_0_write9, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.push(weight_sums_weight_sums_update_0_write9);
}

inline hw_uint<16> bright_weights_normed_rd0_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd0 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write0 = weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd1_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd1 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write1 = weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd10_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd10 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write10 = weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd11_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd11 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write11 = weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd12_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd12 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write12 = weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd13_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd13 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write13 = weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd14_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd14 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write14 = weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd15_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd15 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write15 = weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd16_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd16 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write16 = weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd17_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd17 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write17 = weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd18_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd18 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write18 = weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd19_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd19 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write19 = weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd2_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd2 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write2 = weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd20_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd20 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write20 = weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd21_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd21 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write21 = weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd22_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd22 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write22 = weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd23_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd23 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write23 = weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd24_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd24 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write24 = weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd25_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd25 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write25 = weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd26_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd26 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write26 = weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd27_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd27 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write27 = weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd28_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd28 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write28 = weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd29_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd29 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write29 = weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd3_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd3 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write3 = weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd30_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd30 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write30 = weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd31_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd31 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write31 = weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd4_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd4 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write4 = weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd5_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd5 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write5 = weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd6_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd6 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write6 = weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd7_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd7 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write7 = weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd8_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd8 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write8 = weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd9_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd9 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write9 = weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd0_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd0 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write0 = weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd1_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd1 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write1 = weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd10_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd10 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write10 = weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd11_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd11 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write11 = weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd12_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd12 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write12 = weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd13_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd13 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write13 = weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd14_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd14 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write14 = weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd15_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd15 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write15 = weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd16_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd16 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write16 = weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd17_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd17 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write17 = weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd18_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd18 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write18 = weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd19_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd19 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write19 = weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd2_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd2 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write2 = weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd20_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd20 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write20 = weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd21_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd21 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write21 = weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd22_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd22 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write22 = weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd23_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd23 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write23 = weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd24_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd24 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write24 = weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd25_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd25 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write25 = weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd26_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd26 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write26 = weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd27_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd27 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write27 = weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd28_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd28 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write28 = weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd29_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd29 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write29 = weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd3_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd3 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write3 = weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd30_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd30 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write30 = weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd31_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd31 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write31 = weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd4_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd4 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write4 = weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd5_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd5 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write5 = weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd6_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd6 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write6 = weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd7_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd7 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write7 = weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd8_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd8 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write8 = weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd9_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd9 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write9 = weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_weights_normed_update_0_read
//	bright_weights_normed_rd0
//	bright_weights_normed_rd1
//	bright_weights_normed_rd2
//	bright_weights_normed_rd3
//	bright_weights_normed_rd4
//	bright_weights_normed_rd5
//	bright_weights_normed_rd6
//	bright_weights_normed_rd7
//	bright_weights_normed_rd8
//	bright_weights_normed_rd9
//	bright_weights_normed_rd10
//	bright_weights_normed_rd11
//	bright_weights_normed_rd12
//	bright_weights_normed_rd13
//	bright_weights_normed_rd14
//	bright_weights_normed_rd15
//	bright_weights_normed_rd16
//	bright_weights_normed_rd17
//	bright_weights_normed_rd18
//	bright_weights_normed_rd19
//	bright_weights_normed_rd20
//	bright_weights_normed_rd21
//	bright_weights_normed_rd22
//	bright_weights_normed_rd23
//	bright_weights_normed_rd24
//	bright_weights_normed_rd25
//	bright_weights_normed_rd26
//	bright_weights_normed_rd27
//	bright_weights_normed_rd28
//	bright_weights_normed_rd29
//	bright_weights_normed_rd30
//	bright_weights_normed_rd31
inline hw_uint<512> weight_sums_bright_weights_normed_update_0_read_bundle_read(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_weights_normed_rd0
    // bright_weights_normed_rd1
    // bright_weights_normed_rd2
    // bright_weights_normed_rd3
    // bright_weights_normed_rd4
    // bright_weights_normed_rd5
    // bright_weights_normed_rd6
    // bright_weights_normed_rd7
    // bright_weights_normed_rd8
    // bright_weights_normed_rd9
    // bright_weights_normed_rd10
    // bright_weights_normed_rd11
    // bright_weights_normed_rd12
    // bright_weights_normed_rd13
    // bright_weights_normed_rd14
    // bright_weights_normed_rd15
    // bright_weights_normed_rd16
    // bright_weights_normed_rd17
    // bright_weights_normed_rd18
    // bright_weights_normed_rd19
    // bright_weights_normed_rd20
    // bright_weights_normed_rd21
    // bright_weights_normed_rd22
    // bright_weights_normed_rd23
    // bright_weights_normed_rd24
    // bright_weights_normed_rd25
    // bright_weights_normed_rd26
    // bright_weights_normed_rd27
    // bright_weights_normed_rd28
    // bright_weights_normed_rd29
    // bright_weights_normed_rd30
    // bright_weights_normed_rd31

	hw_uint<512> result;
	hw_uint<16> bright_weights_normed_rd0_res = bright_weights_normed_rd0_select(weight_sums, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_weights_normed_rd0_res);
	hw_uint<16> bright_weights_normed_rd1_res = bright_weights_normed_rd1_select(weight_sums, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_weights_normed_rd1_res);
	hw_uint<16> bright_weights_normed_rd2_res = bright_weights_normed_rd2_select(weight_sums, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_weights_normed_rd2_res);
	hw_uint<16> bright_weights_normed_rd3_res = bright_weights_normed_rd3_select(weight_sums, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_weights_normed_rd3_res);
	hw_uint<16> bright_weights_normed_rd4_res = bright_weights_normed_rd4_select(weight_sums, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_weights_normed_rd4_res);
	hw_uint<16> bright_weights_normed_rd5_res = bright_weights_normed_rd5_select(weight_sums, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_weights_normed_rd5_res);
	hw_uint<16> bright_weights_normed_rd6_res = bright_weights_normed_rd6_select(weight_sums, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_weights_normed_rd6_res);
	hw_uint<16> bright_weights_normed_rd7_res = bright_weights_normed_rd7_select(weight_sums, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_weights_normed_rd7_res);
	hw_uint<16> bright_weights_normed_rd8_res = bright_weights_normed_rd8_select(weight_sums, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_weights_normed_rd8_res);
	hw_uint<16> bright_weights_normed_rd9_res = bright_weights_normed_rd9_select(weight_sums, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_weights_normed_rd9_res);
	hw_uint<16> bright_weights_normed_rd10_res = bright_weights_normed_rd10_select(weight_sums, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_weights_normed_rd10_res);
	hw_uint<16> bright_weights_normed_rd11_res = bright_weights_normed_rd11_select(weight_sums, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_weights_normed_rd11_res);
	hw_uint<16> bright_weights_normed_rd12_res = bright_weights_normed_rd12_select(weight_sums, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_weights_normed_rd12_res);
	hw_uint<16> bright_weights_normed_rd13_res = bright_weights_normed_rd13_select(weight_sums, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_weights_normed_rd13_res);
	hw_uint<16> bright_weights_normed_rd14_res = bright_weights_normed_rd14_select(weight_sums, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_weights_normed_rd14_res);
	hw_uint<16> bright_weights_normed_rd15_res = bright_weights_normed_rd15_select(weight_sums, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_weights_normed_rd15_res);
	hw_uint<16> bright_weights_normed_rd16_res = bright_weights_normed_rd16_select(weight_sums, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_weights_normed_rd16_res);
	hw_uint<16> bright_weights_normed_rd17_res = bright_weights_normed_rd17_select(weight_sums, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_weights_normed_rd17_res);
	hw_uint<16> bright_weights_normed_rd18_res = bright_weights_normed_rd18_select(weight_sums, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_weights_normed_rd18_res);
	hw_uint<16> bright_weights_normed_rd19_res = bright_weights_normed_rd19_select(weight_sums, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_weights_normed_rd19_res);
	hw_uint<16> bright_weights_normed_rd20_res = bright_weights_normed_rd20_select(weight_sums, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_weights_normed_rd20_res);
	hw_uint<16> bright_weights_normed_rd21_res = bright_weights_normed_rd21_select(weight_sums, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_weights_normed_rd21_res);
	hw_uint<16> bright_weights_normed_rd22_res = bright_weights_normed_rd22_select(weight_sums, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_weights_normed_rd22_res);
	hw_uint<16> bright_weights_normed_rd23_res = bright_weights_normed_rd23_select(weight_sums, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_weights_normed_rd23_res);
	hw_uint<16> bright_weights_normed_rd24_res = bright_weights_normed_rd24_select(weight_sums, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_weights_normed_rd24_res);
	hw_uint<16> bright_weights_normed_rd25_res = bright_weights_normed_rd25_select(weight_sums, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_weights_normed_rd25_res);
	hw_uint<16> bright_weights_normed_rd26_res = bright_weights_normed_rd26_select(weight_sums, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_weights_normed_rd26_res);
	hw_uint<16> bright_weights_normed_rd27_res = bright_weights_normed_rd27_select(weight_sums, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_weights_normed_rd27_res);
	hw_uint<16> bright_weights_normed_rd28_res = bright_weights_normed_rd28_select(weight_sums, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_weights_normed_rd28_res);
	hw_uint<16> bright_weights_normed_rd29_res = bright_weights_normed_rd29_select(weight_sums, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_weights_normed_rd29_res);
	hw_uint<16> bright_weights_normed_rd30_res = bright_weights_normed_rd30_select(weight_sums, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_weights_normed_rd30_res);
	hw_uint<16> bright_weights_normed_rd31_res = bright_weights_normed_rd31_select(weight_sums, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_weights_normed_rd31_res);
	return result;
}

// dark_weights_normed_update_0_read
//	dark_weights_normed_rd0
//	dark_weights_normed_rd1
//	dark_weights_normed_rd2
//	dark_weights_normed_rd3
//	dark_weights_normed_rd4
//	dark_weights_normed_rd5
//	dark_weights_normed_rd6
//	dark_weights_normed_rd7
//	dark_weights_normed_rd8
//	dark_weights_normed_rd9
//	dark_weights_normed_rd10
//	dark_weights_normed_rd11
//	dark_weights_normed_rd12
//	dark_weights_normed_rd13
//	dark_weights_normed_rd14
//	dark_weights_normed_rd15
//	dark_weights_normed_rd16
//	dark_weights_normed_rd17
//	dark_weights_normed_rd18
//	dark_weights_normed_rd19
//	dark_weights_normed_rd20
//	dark_weights_normed_rd21
//	dark_weights_normed_rd22
//	dark_weights_normed_rd23
//	dark_weights_normed_rd24
//	dark_weights_normed_rd25
//	dark_weights_normed_rd26
//	dark_weights_normed_rd27
//	dark_weights_normed_rd28
//	dark_weights_normed_rd29
//	dark_weights_normed_rd30
//	dark_weights_normed_rd31
inline hw_uint<512> weight_sums_dark_weights_normed_update_0_read_bundle_read(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_weights_normed_rd0
    // dark_weights_normed_rd1
    // dark_weights_normed_rd2
    // dark_weights_normed_rd3
    // dark_weights_normed_rd4
    // dark_weights_normed_rd5
    // dark_weights_normed_rd6
    // dark_weights_normed_rd7
    // dark_weights_normed_rd8
    // dark_weights_normed_rd9
    // dark_weights_normed_rd10
    // dark_weights_normed_rd11
    // dark_weights_normed_rd12
    // dark_weights_normed_rd13
    // dark_weights_normed_rd14
    // dark_weights_normed_rd15
    // dark_weights_normed_rd16
    // dark_weights_normed_rd17
    // dark_weights_normed_rd18
    // dark_weights_normed_rd19
    // dark_weights_normed_rd20
    // dark_weights_normed_rd21
    // dark_weights_normed_rd22
    // dark_weights_normed_rd23
    // dark_weights_normed_rd24
    // dark_weights_normed_rd25
    // dark_weights_normed_rd26
    // dark_weights_normed_rd27
    // dark_weights_normed_rd28
    // dark_weights_normed_rd29
    // dark_weights_normed_rd30
    // dark_weights_normed_rd31

	hw_uint<512> result;
	hw_uint<16> dark_weights_normed_rd0_res = dark_weights_normed_rd0_select(weight_sums, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_weights_normed_rd0_res);
	hw_uint<16> dark_weights_normed_rd1_res = dark_weights_normed_rd1_select(weight_sums, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_weights_normed_rd1_res);
	hw_uint<16> dark_weights_normed_rd2_res = dark_weights_normed_rd2_select(weight_sums, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_weights_normed_rd2_res);
	hw_uint<16> dark_weights_normed_rd3_res = dark_weights_normed_rd3_select(weight_sums, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_weights_normed_rd3_res);
	hw_uint<16> dark_weights_normed_rd4_res = dark_weights_normed_rd4_select(weight_sums, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_weights_normed_rd4_res);
	hw_uint<16> dark_weights_normed_rd5_res = dark_weights_normed_rd5_select(weight_sums, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_weights_normed_rd5_res);
	hw_uint<16> dark_weights_normed_rd6_res = dark_weights_normed_rd6_select(weight_sums, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_weights_normed_rd6_res);
	hw_uint<16> dark_weights_normed_rd7_res = dark_weights_normed_rd7_select(weight_sums, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_weights_normed_rd7_res);
	hw_uint<16> dark_weights_normed_rd8_res = dark_weights_normed_rd8_select(weight_sums, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_weights_normed_rd8_res);
	hw_uint<16> dark_weights_normed_rd9_res = dark_weights_normed_rd9_select(weight_sums, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_weights_normed_rd9_res);
	hw_uint<16> dark_weights_normed_rd10_res = dark_weights_normed_rd10_select(weight_sums, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_weights_normed_rd10_res);
	hw_uint<16> dark_weights_normed_rd11_res = dark_weights_normed_rd11_select(weight_sums, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_weights_normed_rd11_res);
	hw_uint<16> dark_weights_normed_rd12_res = dark_weights_normed_rd12_select(weight_sums, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_weights_normed_rd12_res);
	hw_uint<16> dark_weights_normed_rd13_res = dark_weights_normed_rd13_select(weight_sums, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_weights_normed_rd13_res);
	hw_uint<16> dark_weights_normed_rd14_res = dark_weights_normed_rd14_select(weight_sums, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_weights_normed_rd14_res);
	hw_uint<16> dark_weights_normed_rd15_res = dark_weights_normed_rd15_select(weight_sums, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_weights_normed_rd15_res);
	hw_uint<16> dark_weights_normed_rd16_res = dark_weights_normed_rd16_select(weight_sums, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_weights_normed_rd16_res);
	hw_uint<16> dark_weights_normed_rd17_res = dark_weights_normed_rd17_select(weight_sums, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_weights_normed_rd17_res);
	hw_uint<16> dark_weights_normed_rd18_res = dark_weights_normed_rd18_select(weight_sums, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_weights_normed_rd18_res);
	hw_uint<16> dark_weights_normed_rd19_res = dark_weights_normed_rd19_select(weight_sums, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_weights_normed_rd19_res);
	hw_uint<16> dark_weights_normed_rd20_res = dark_weights_normed_rd20_select(weight_sums, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_weights_normed_rd20_res);
	hw_uint<16> dark_weights_normed_rd21_res = dark_weights_normed_rd21_select(weight_sums, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_weights_normed_rd21_res);
	hw_uint<16> dark_weights_normed_rd22_res = dark_weights_normed_rd22_select(weight_sums, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_weights_normed_rd22_res);
	hw_uint<16> dark_weights_normed_rd23_res = dark_weights_normed_rd23_select(weight_sums, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_weights_normed_rd23_res);
	hw_uint<16> dark_weights_normed_rd24_res = dark_weights_normed_rd24_select(weight_sums, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_weights_normed_rd24_res);
	hw_uint<16> dark_weights_normed_rd25_res = dark_weights_normed_rd25_select(weight_sums, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_weights_normed_rd25_res);
	hw_uint<16> dark_weights_normed_rd26_res = dark_weights_normed_rd26_select(weight_sums, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_weights_normed_rd26_res);
	hw_uint<16> dark_weights_normed_rd27_res = dark_weights_normed_rd27_select(weight_sums, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_weights_normed_rd27_res);
	hw_uint<16> dark_weights_normed_rd28_res = dark_weights_normed_rd28_select(weight_sums, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_weights_normed_rd28_res);
	hw_uint<16> dark_weights_normed_rd29_res = dark_weights_normed_rd29_select(weight_sums, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_weights_normed_rd29_res);
	hw_uint<16> dark_weights_normed_rd30_res = dark_weights_normed_rd30_select(weight_sums, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_weights_normed_rd30_res);
	hw_uint<16> dark_weights_normed_rd31_res = dark_weights_normed_rd31_select(weight_sums, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_weights_normed_rd31_res);
	return result;
}

// weight_sums_update_0_write
//	weight_sums_weight_sums_update_0_write0
//	weight_sums_weight_sums_update_0_write1
//	weight_sums_weight_sums_update_0_write2
//	weight_sums_weight_sums_update_0_write3
//	weight_sums_weight_sums_update_0_write4
//	weight_sums_weight_sums_update_0_write5
//	weight_sums_weight_sums_update_0_write6
//	weight_sums_weight_sums_update_0_write7
//	weight_sums_weight_sums_update_0_write8
//	weight_sums_weight_sums_update_0_write9
//	weight_sums_weight_sums_update_0_write10
//	weight_sums_weight_sums_update_0_write11
//	weight_sums_weight_sums_update_0_write12
//	weight_sums_weight_sums_update_0_write13
//	weight_sums_weight_sums_update_0_write14
//	weight_sums_weight_sums_update_0_write15
//	weight_sums_weight_sums_update_0_write16
//	weight_sums_weight_sums_update_0_write17
//	weight_sums_weight_sums_update_0_write18
//	weight_sums_weight_sums_update_0_write19
//	weight_sums_weight_sums_update_0_write20
//	weight_sums_weight_sums_update_0_write21
//	weight_sums_weight_sums_update_0_write22
//	weight_sums_weight_sums_update_0_write23
//	weight_sums_weight_sums_update_0_write24
//	weight_sums_weight_sums_update_0_write25
//	weight_sums_weight_sums_update_0_write26
//	weight_sums_weight_sums_update_0_write27
//	weight_sums_weight_sums_update_0_write28
//	weight_sums_weight_sums_update_0_write29
//	weight_sums_weight_sums_update_0_write30
//	weight_sums_weight_sums_update_0_write31
inline void weight_sums_weight_sums_update_0_write_bundle_write(hw_uint<512>& weight_sums_update_0_write, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
	hw_uint<16> weight_sums_weight_sums_update_0_write0_res = weight_sums_update_0_write.extract<0, 15>();
	weight_sums_weight_sums_update_0_write0_write(weight_sums_weight_sums_update_0_write0_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write1_res = weight_sums_update_0_write.extract<16, 31>();
	weight_sums_weight_sums_update_0_write1_write(weight_sums_weight_sums_update_0_write1_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write2_res = weight_sums_update_0_write.extract<32, 47>();
	weight_sums_weight_sums_update_0_write2_write(weight_sums_weight_sums_update_0_write2_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write3_res = weight_sums_update_0_write.extract<48, 63>();
	weight_sums_weight_sums_update_0_write3_write(weight_sums_weight_sums_update_0_write3_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write4_res = weight_sums_update_0_write.extract<64, 79>();
	weight_sums_weight_sums_update_0_write4_write(weight_sums_weight_sums_update_0_write4_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write5_res = weight_sums_update_0_write.extract<80, 95>();
	weight_sums_weight_sums_update_0_write5_write(weight_sums_weight_sums_update_0_write5_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write6_res = weight_sums_update_0_write.extract<96, 111>();
	weight_sums_weight_sums_update_0_write6_write(weight_sums_weight_sums_update_0_write6_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write7_res = weight_sums_update_0_write.extract<112, 127>();
	weight_sums_weight_sums_update_0_write7_write(weight_sums_weight_sums_update_0_write7_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write8_res = weight_sums_update_0_write.extract<128, 143>();
	weight_sums_weight_sums_update_0_write8_write(weight_sums_weight_sums_update_0_write8_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write9_res = weight_sums_update_0_write.extract<144, 159>();
	weight_sums_weight_sums_update_0_write9_write(weight_sums_weight_sums_update_0_write9_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write10_res = weight_sums_update_0_write.extract<160, 175>();
	weight_sums_weight_sums_update_0_write10_write(weight_sums_weight_sums_update_0_write10_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write11_res = weight_sums_update_0_write.extract<176, 191>();
	weight_sums_weight_sums_update_0_write11_write(weight_sums_weight_sums_update_0_write11_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write12_res = weight_sums_update_0_write.extract<192, 207>();
	weight_sums_weight_sums_update_0_write12_write(weight_sums_weight_sums_update_0_write12_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write13_res = weight_sums_update_0_write.extract<208, 223>();
	weight_sums_weight_sums_update_0_write13_write(weight_sums_weight_sums_update_0_write13_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write14_res = weight_sums_update_0_write.extract<224, 239>();
	weight_sums_weight_sums_update_0_write14_write(weight_sums_weight_sums_update_0_write14_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write15_res = weight_sums_update_0_write.extract<240, 255>();
	weight_sums_weight_sums_update_0_write15_write(weight_sums_weight_sums_update_0_write15_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write16_res = weight_sums_update_0_write.extract<256, 271>();
	weight_sums_weight_sums_update_0_write16_write(weight_sums_weight_sums_update_0_write16_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write17_res = weight_sums_update_0_write.extract<272, 287>();
	weight_sums_weight_sums_update_0_write17_write(weight_sums_weight_sums_update_0_write17_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write18_res = weight_sums_update_0_write.extract<288, 303>();
	weight_sums_weight_sums_update_0_write18_write(weight_sums_weight_sums_update_0_write18_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write19_res = weight_sums_update_0_write.extract<304, 319>();
	weight_sums_weight_sums_update_0_write19_write(weight_sums_weight_sums_update_0_write19_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write20_res = weight_sums_update_0_write.extract<320, 335>();
	weight_sums_weight_sums_update_0_write20_write(weight_sums_weight_sums_update_0_write20_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write21_res = weight_sums_update_0_write.extract<336, 351>();
	weight_sums_weight_sums_update_0_write21_write(weight_sums_weight_sums_update_0_write21_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write22_res = weight_sums_update_0_write.extract<352, 367>();
	weight_sums_weight_sums_update_0_write22_write(weight_sums_weight_sums_update_0_write22_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write23_res = weight_sums_update_0_write.extract<368, 383>();
	weight_sums_weight_sums_update_0_write23_write(weight_sums_weight_sums_update_0_write23_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write24_res = weight_sums_update_0_write.extract<384, 399>();
	weight_sums_weight_sums_update_0_write24_write(weight_sums_weight_sums_update_0_write24_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write25_res = weight_sums_update_0_write.extract<400, 415>();
	weight_sums_weight_sums_update_0_write25_write(weight_sums_weight_sums_update_0_write25_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write26_res = weight_sums_update_0_write.extract<416, 431>();
	weight_sums_weight_sums_update_0_write26_write(weight_sums_weight_sums_update_0_write26_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write27_res = weight_sums_update_0_write.extract<432, 447>();
	weight_sums_weight_sums_update_0_write27_write(weight_sums_weight_sums_update_0_write27_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write28_res = weight_sums_update_0_write.extract<448, 463>();
	weight_sums_weight_sums_update_0_write28_write(weight_sums_weight_sums_update_0_write28_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write29_res = weight_sums_update_0_write.extract<464, 479>();
	weight_sums_weight_sums_update_0_write29_write(weight_sums_weight_sums_update_0_write29_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write30_res = weight_sums_update_0_write.extract<480, 495>();
	weight_sums_weight_sums_update_0_write30_write(weight_sums_weight_sums_update_0_write30_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write31_res = weight_sums_update_0_write.extract<496, 511>();
	weight_sums_weight_sums_update_0_write31_write(weight_sums_weight_sums_update_0_write31_res, weight_sums, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 475712 bits


// Operation logic
inline void in_off_chip1_update_0(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip1_oc, in_off_chip1_cache& in_off_chip1, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip1_oc
	auto in_off_chip1_oc_0_c__0_value = in_off_chip1_oc.read();
	auto compute_result = id_unrolled_16(in_off_chip1_oc_0_c__0_value);
	// Produce: in_off_chip1
	in_off_chip1_in_off_chip1_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_oc_in_off_chip1_oc_update_0(in_off_chip0_cache& in_off_chip0, in_off_chip1_cache& in_off_chip1, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0
	auto in_off_chip0_0_c__0_value = in_off_chip0_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in_off_chip1
	auto in_off_chip1_0_c__0_value = in_off_chip1_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = interleave_unrolled_32(in_off_chip0_0_c__0_value, in_off_chip1_0_c__0_value, d0);
	// Produce: in_off_chip0_oc_in_off_chip1_oc
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0_oc_in_off_chip1_oc, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_update_0(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, in_cache& in, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc_in_off_chip1_oc
	auto in_off_chip0_oc_in_off_chip1_oc_0_c__0_value = in_off_chip0_oc_in_off_chip1_oc_in_update_0_read_bundle_read(in_off_chip0_oc_in_off_chip1_oc/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(in_off_chip0_oc_in_off_chip1_oc_0_c__0_value);
	// Produce: in
	in_in_update_0_write_bundle_write(/* arg names */compute_result, in, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_update_0(in_cache& in, dark_cache& dark, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_dark_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = scale_exposure_unrolled_32(in_0_c__0_value);
	// Produce: dark
	dark_dark_update_0_write_bundle_write(/* arg names */compute_result, dark, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_update_0(in_cache& in, bright_cache& bright, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_bright_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(in_0_c__0_value);
	// Produce: bright
	bright_bright_update_0_write_bundle_write(/* arg names */compute_result, bright, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_update_0(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip0_oc, in_off_chip0_cache& in_off_chip0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc
	auto in_off_chip0_oc_0_c__0_value = in_off_chip0_oc.read();
	auto compute_result = id_unrolled_16(in_off_chip0_oc_0_c__0_value);
	// Produce: in_off_chip0
	in_off_chip0_in_off_chip0_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_weights_update_0(dark_cache& dark, dark_weights_cache& dark_weights, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark
	auto dark_0_c__0_value = dark_dark_weights_update_0_read_bundle_read(dark/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = exposure_weight_unrolled_32(dark_0_c__0_value);
	// Produce: dark_weights
	dark_weights_dark_weights_update_0_write_bundle_write(/* arg names */compute_result, dark_weights, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_weights_update_0(bright_cache& bright, bright_weights_cache& bright_weights, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright
	auto bright_0_c__0_value = bright_bright_weights_update_0_read_bundle_read(bright/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = exposure_weight_unrolled_32(bright_0_c__0_value);
	// Produce: bright_weights
	bright_weights_bright_weights_update_0_write_bundle_write(/* arg names */compute_result, bright_weights, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void weight_sums_update_0(dark_weights_cache& dark_weights, bright_weights_cache& bright_weights, weight_sums_cache& weight_sums, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_weights
	auto dark_weights_0_c__0_value = dark_weights_weight_sums_update_0_read_bundle_read(dark_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: bright_weights
	auto bright_weights_0_c__0_value = bright_weights_weight_sums_update_0_read_bundle_read(bright_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = add_unrolled_32(dark_weights_0_c__0_value, bright_weights_0_c__0_value);
	// Produce: weight_sums
	weight_sums_weight_sums_update_0_write_bundle_write(/* arg names */compute_result, weight_sums, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_weights_normed_update_0(dark_weights_cache& dark_weights, weight_sums_cache& weight_sums, dark_weights_normed_cache& dark_weights_normed, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_weights
	auto dark_weights_0_c__0_value = dark_weights_dark_weights_normed_update_0_read_bundle_read(dark_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: weight_sums
	auto weight_sums_0_c__0_value = weight_sums_dark_weights_normed_update_0_read_bundle_read(weight_sums/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f_divide_unrolled_32(dark_weights_0_c__0_value, weight_sums_0_c__0_value);
	// Produce: dark_weights_normed
	dark_weights_normed_dark_weights_normed_update_0_write_bundle_write(/* arg names */compute_result, dark_weights_normed, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_gauss_blur_1_update_0(dark_cache& dark, dark_gauss_blur_1_cache& dark_gauss_blur_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark
	auto dark_0_c__0_value = dark_dark_gauss_blur_1_update_0_read_bundle_read(dark/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = reduce_gauss_unrolled_32(dark_0_c__0_value);
	// Produce: dark_gauss_blur_1
	dark_gauss_blur_1_dark_gauss_blur_1_update_0_write_bundle_write(/* arg names */compute_result, dark_gauss_blur_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_weights_normed_update_0(bright_weights_cache& bright_weights, weight_sums_cache& weight_sums, bright_weights_normed_cache& bright_weights_normed, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_weights
	auto bright_weights_0_c__0_value = bright_weights_bright_weights_normed_update_0_read_bundle_read(bright_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: weight_sums
	auto weight_sums_0_c__0_value = weight_sums_bright_weights_normed_update_0_read_bundle_read(weight_sums/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f_divide_unrolled_32(bright_weights_0_c__0_value, weight_sums_0_c__0_value);
	// Produce: bright_weights_normed
	bright_weights_normed_bright_weights_normed_update_0_write_bundle_write(/* arg names */compute_result, bright_weights_normed, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_gauss_blur_1_update_0(bright_cache& bright, bright_gauss_blur_1_cache& bright_gauss_blur_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright
	auto bright_0_c__0_value = bright_bright_gauss_blur_1_update_0_read_bundle_read(bright/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = reduce_gauss_unrolled_32(bright_0_c__0_value);
	// Produce: bright_gauss_blur_1
	bright_gauss_blur_1_bright_gauss_blur_1_update_0_write_bundle_write(/* arg names */compute_result, bright_gauss_blur_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_weights_normed_gauss_blur_1_update_0(dark_weights_normed_cache& dark_weights_normed, dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_weights_normed
	auto dark_weights_normed_0_c__0_value = dark_weights_normed_dark_weights_normed_gauss_blur_1_update_0_read_bundle_read(dark_weights_normed/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = reduce_gauss_unrolled_32(dark_weights_normed_0_c__0_value);
	// Produce: dark_weights_normed_gauss_blur_1
	dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_blur_1_update_0_write_bundle_write(/* arg names */compute_result, dark_weights_normed_gauss_blur_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_gauss_ds_1_update_0(dark_gauss_blur_1_cache& dark_gauss_blur_1, dark_gauss_ds_1_cache& dark_gauss_ds_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_gauss_blur_1
	auto dark_gauss_blur_1_0_c__0_value = dark_gauss_blur_1_dark_gauss_ds_1_update_0_read_bundle_read(dark_gauss_blur_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(dark_gauss_blur_1_0_c__0_value);
	// Produce: dark_gauss_ds_1
	dark_gauss_ds_1_dark_gauss_ds_1_update_0_write_bundle_write(/* arg names */compute_result, dark_gauss_ds_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_weights_normed_gauss_blur_1_update_0(bright_weights_normed_cache& bright_weights_normed, bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_weights_normed
	auto bright_weights_normed_0_c__0_value = bright_weights_normed_bright_weights_normed_gauss_blur_1_update_0_read_bundle_read(bright_weights_normed/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = reduce_gauss_unrolled_32(bright_weights_normed_0_c__0_value);
	// Produce: bright_weights_normed_gauss_blur_1
	bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_blur_1_update_0_write_bundle_write(/* arg names */compute_result, bright_weights_normed_gauss_blur_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_gauss_ds_1_update_0(bright_gauss_blur_1_cache& bright_gauss_blur_1, bright_gauss_ds_1_cache& bright_gauss_ds_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_gauss_blur_1
	auto bright_gauss_blur_1_0_c__0_value = bright_gauss_blur_1_bright_gauss_ds_1_update_0_read_bundle_read(bright_gauss_blur_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(bright_gauss_blur_1_0_c__0_value);
	// Produce: bright_gauss_ds_1
	bright_gauss_ds_1_bright_gauss_ds_1_update_0_write_bundle_write(/* arg names */compute_result, bright_gauss_ds_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_weights_normed_gauss_ds_1_update_0(dark_weights_normed_gauss_blur_1_cache& dark_weights_normed_gauss_blur_1, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_weights_normed_gauss_blur_1
	auto dark_weights_normed_gauss_blur_1_0_c__0_value = dark_weights_normed_gauss_blur_1_dark_weights_normed_gauss_ds_1_update_0_read_bundle_read(dark_weights_normed_gauss_blur_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(dark_weights_normed_gauss_blur_1_0_c__0_value);
	// Produce: dark_weights_normed_gauss_ds_1
	dark_weights_normed_gauss_ds_1_dark_weights_normed_gauss_ds_1_update_0_write_bundle_write(/* arg names */compute_result, dark_weights_normed_gauss_ds_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_laplace_us_0_update_0(dark_gauss_ds_1_cache& dark_gauss_ds_1, dark_laplace_us_0_cache& dark_laplace_us_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_gauss_ds_1
	auto dark_gauss_ds_1_0_c__0_value = dark_gauss_ds_1_dark_laplace_us_0_update_0_read_bundle_read(dark_gauss_ds_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(dark_gauss_ds_1_0_c__0_value);
	// Produce: dark_laplace_us_0
	dark_laplace_us_0_dark_laplace_us_0_update_0_write_bundle_write(/* arg names */compute_result, dark_laplace_us_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_laplace_diff_0_update_0(dark_cache& dark, dark_laplace_us_0_cache& dark_laplace_us_0, dark_laplace_diff_0_cache& dark_laplace_diff_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark
	auto dark_0_c__0_value = dark_dark_laplace_diff_0_update_0_read_bundle_read(dark/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark_laplace_us_0
	auto dark_laplace_us_0_0_c__0_value = dark_laplace_us_0_dark_laplace_diff_0_update_0_read_bundle_read(dark_laplace_us_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = diff_unrolled_32(dark_0_c__0_value, dark_laplace_us_0_0_c__0_value);
	// Produce: dark_laplace_diff_0
	dark_laplace_diff_0_dark_laplace_diff_0_update_0_write_bundle_write(/* arg names */compute_result, dark_laplace_diff_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_weights_normed_gauss_ds_1_update_0(bright_weights_normed_gauss_blur_1_cache& bright_weights_normed_gauss_blur_1, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_weights_normed_gauss_blur_1
	auto bright_weights_normed_gauss_blur_1_0_c__0_value = bright_weights_normed_gauss_blur_1_bright_weights_normed_gauss_ds_1_update_0_read_bundle_read(bright_weights_normed_gauss_blur_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(bright_weights_normed_gauss_blur_1_0_c__0_value);
	// Produce: bright_weights_normed_gauss_ds_1
	bright_weights_normed_gauss_ds_1_bright_weights_normed_gauss_ds_1_update_0_write_bundle_write(/* arg names */compute_result, bright_weights_normed_gauss_ds_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_laplace_us_0_update_0(bright_gauss_ds_1_cache& bright_gauss_ds_1, bright_laplace_us_0_cache& bright_laplace_us_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_gauss_ds_1
	auto bright_gauss_ds_1_0_c__0_value = bright_gauss_ds_1_bright_laplace_us_0_update_0_read_bundle_read(bright_gauss_ds_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(bright_gauss_ds_1_0_c__0_value);
	// Produce: bright_laplace_us_0
	bright_laplace_us_0_bright_laplace_us_0_update_0_write_bundle_write(/* arg names */compute_result, bright_laplace_us_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_laplace_diff_0_update_0(bright_cache& bright, bright_laplace_us_0_cache& bright_laplace_us_0, bright_laplace_diff_0_cache& bright_laplace_diff_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright
	auto bright_0_c__0_value = bright_bright_laplace_diff_0_update_0_read_bundle_read(bright/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: bright_laplace_us_0
	auto bright_laplace_us_0_0_c__0_value = bright_laplace_us_0_bright_laplace_diff_0_update_0_read_bundle_read(bright_laplace_us_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = diff_unrolled_32(bright_0_c__0_value, bright_laplace_us_0_0_c__0_value);
	// Produce: bright_laplace_diff_0
	bright_laplace_diff_0_bright_laplace_diff_0_update_0_write_bundle_write(/* arg names */compute_result, bright_laplace_diff_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void fused_level_1_update_0(bright_gauss_ds_1_cache& bright_gauss_ds_1, dark_gauss_ds_1_cache& dark_gauss_ds_1, bright_weights_normed_gauss_ds_1_cache& bright_weights_normed_gauss_ds_1, dark_weights_normed_gauss_ds_1_cache& dark_weights_normed_gauss_ds_1, fused_level_1_cache& fused_level_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_gauss_ds_1
	auto bright_gauss_ds_1_0_c__0_value = bright_gauss_ds_1_fused_level_1_update_0_read_bundle_read(bright_gauss_ds_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark_gauss_ds_1
	auto dark_gauss_ds_1_0_c__0_value = dark_gauss_ds_1_fused_level_1_update_0_read_bundle_read(dark_gauss_ds_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: bright_weights_normed_gauss_ds_1
	auto bright_weights_normed_gauss_ds_1_0_c__0_value = bright_weights_normed_gauss_ds_1_fused_level_1_update_0_read_bundle_read(bright_weights_normed_gauss_ds_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark_weights_normed_gauss_ds_1
	auto dark_weights_normed_gauss_ds_1_0_c__0_value = dark_weights_normed_gauss_ds_1_fused_level_1_update_0_read_bundle_read(dark_weights_normed_gauss_ds_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merge_exposures_unrolled_16(bright_gauss_ds_1_0_c__0_value, dark_gauss_ds_1_0_c__0_value, bright_weights_normed_gauss_ds_1_0_c__0_value, dark_weights_normed_gauss_ds_1_0_c__0_value);
	// Produce: fused_level_1
	fused_level_1_fused_level_1_update_0_write_bundle_write(/* arg names */compute_result, fused_level_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void fused_level_0_update_0(bright_laplace_diff_0_cache& bright_laplace_diff_0, dark_laplace_diff_0_cache& dark_laplace_diff_0, bright_weights_normed_cache& bright_weights_normed, dark_weights_normed_cache& dark_weights_normed, fused_level_0_cache& fused_level_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_laplace_diff_0
	auto bright_laplace_diff_0_0_c__0_value = bright_laplace_diff_0_fused_level_0_update_0_read_bundle_read(bright_laplace_diff_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark_laplace_diff_0
	auto dark_laplace_diff_0_0_c__0_value = dark_laplace_diff_0_fused_level_0_update_0_read_bundle_read(dark_laplace_diff_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: bright_weights_normed
	auto bright_weights_normed_0_c__0_value = bright_weights_normed_fused_level_0_update_0_read_bundle_read(bright_weights_normed/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark_weights_normed
	auto dark_weights_normed_0_c__0_value = dark_weights_normed_fused_level_0_update_0_read_bundle_read(dark_weights_normed/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merge_exposures_unrolled_32(bright_laplace_diff_0_0_c__0_value, dark_laplace_diff_0_0_c__0_value, bright_weights_normed_0_c__0_value, dark_weights_normed_0_c__0_value);
	// Produce: fused_level_0
	fused_level_0_fused_level_0_update_0_write_bundle_write(/* arg names */compute_result, fused_level_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void final_merged_0_update_0(fused_level_1_cache& fused_level_1, fused_level_0_cache& fused_level_0, final_merged_0_cache& final_merged_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: fused_level_1
	auto fused_level_1_0_c__0_value = fused_level_1_final_merged_0_update_0_read_bundle_read(fused_level_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: fused_level_0
	auto fused_level_0_0_c__0_value = fused_level_0_final_merged_0_update_0_read_bundle_read(fused_level_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = add_unrolled_32(fused_level_1_0_c__0_value, fused_level_0_0_c__0_value);
	// Produce: final_merged_0
	final_merged_0_final_merged_0_update_0_write_bundle_write(/* arg names */compute_result, final_merged_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void ls16_update_0(final_merged_0_cache& final_merged_0, ls16_cache& ls16, int d0, int d1) {
  // Dynamic address computation

	// Consume: final_merged_0
	auto final_merged_0_0_c__0_value = final_merged_0_ls16_update_0_read_bundle_read(final_merged_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(final_merged_0_0_c__0_value);
	// Produce: ls16
	ls16_ls16_update_0_write_bundle_write(/* arg names */compute_result, ls16, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void ls161_update_0(ls16_cache& ls16, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */ls161, int d0, int d1) {
  // Dynamic address computation

	// Consume: ls16
	auto ls16_0_c__0_value = ls16_ls161_update_0_read_bundle_read(ls16/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(ls16_0_c__0_value);
	// Produce: ls161
	ls161.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void ls160_update_0(ls16_cache& ls16, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */ls160, int d0, int d1) {
  // Dynamic address computation

	// Consume: ls16
	auto ls16_0_c__0_value = ls16_ls160_update_0_read_bundle_read(ls16/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(ls16_0_c__0_value);
	// Produce: ls160
	ls160.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void ls160_ls161_opt(HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip0_oc, HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip1_oc, HWStream<hw_uint<256> >& /* get_args num ports = 16 */ls160, HWStream<hw_uint<256> >& /* get_args num ports = 16 */ls161) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("ls160_ls161_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  bright_cache bright;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_gauss_blur_1_cache bright_gauss_blur_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_gauss_ds_1_cache bright_gauss_ds_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_laplace_diff_0_cache bright_laplace_diff_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_laplace_us_0_cache bright_laplace_us_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_weights_cache bright_weights;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_weights_normed_cache bright_weights_normed;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_weights_normed_gauss_blur_1_cache bright_weights_normed_gauss_blur_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_weights_normed_gauss_ds_1_cache bright_weights_normed_gauss_ds_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_cache dark;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_gauss_blur_1_cache dark_gauss_blur_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_gauss_ds_1_cache dark_gauss_ds_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_laplace_diff_0_cache dark_laplace_diff_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_laplace_us_0_cache dark_laplace_us_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_weights_cache dark_weights;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_weights_normed_cache dark_weights_normed;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_weights_normed_gauss_blur_1_cache dark_weights_normed_gauss_blur_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_weights_normed_gauss_ds_1_cache dark_weights_normed_gauss_ds_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  final_merged_0_cache final_merged_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  fused_level_0_cache fused_level_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  fused_level_1_cache fused_level_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_cache in_off_chip0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_oc_in_off_chip1_oc_cache in_off_chip0_oc_in_off_chip1_oc;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip1_cache in_off_chip1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  ls16_cache ls16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  weight_sums_cache weight_sums;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539; in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539; weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078; bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539; fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539; in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078; dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079; dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078; bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539; bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
//   { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for dark_weights_normed_update_0(((-11 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { ls16_update_0[d0, d1] -> [1 + d1, 1 + d0, 28] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for ls16_update_0(((-28 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for bright_weights_update_0(((-9 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 20] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for dark_laplace_us_0_update_0(((-20 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { fused_level_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 26] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for fused_level_0_update_0(((-26 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { dark_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 19] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
// Condition for dark_weights_normed_gauss_ds_1_update_0(((-1 - i0 + 2*floord(1 + i0, 2) == 0) && (-19 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for in_off_chip0_update_0(((-1 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { ls160_update_0[d0, d1] -> [1 + d1, 1 + d0, 30] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for ls160_update_0(((-30 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { bright_update_0[d0, d1] -> [d1, d0, 7] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for bright_update_0(((-7 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_weights_normed_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
// Condition for bright_weights_normed_gauss_ds_1_update_0(((-1 - i0 + 2*floord(1 + i0, 2) == 0) && (-22 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for weight_sums_update_0(((-10 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 24] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for bright_laplace_diff_0_update_0(((-24 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { bright_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
// Condition for bright_weights_normed_gauss_blur_1_update_0(((-17 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for bright_weights_normed_update_0(((-13 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
// Condition for dark_gauss_ds_1_update_0(((-1 - i0 + 2*floord(1 + i0, 2) == 0) && (-16 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { fused_level_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 25] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
// Condition for fused_level_1_update_0(((-1 - i0 + 2*floord(1 + i0, 2) == 0) && (-25 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { in_update_0[d0, d1] -> [d1, d0, 5] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for in_update_0(((-5 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for in_off_chip0_oc_in_off_chip1_oc_update_0(((-4 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { final_merged_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 27] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for final_merged_0_update_0(((-27 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for dark_weights_update_0(((-8 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_laplace_us_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 23] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for bright_laplace_us_0_update_0(((-23 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { ls161_update_0[d0, d1] -> [1 + d1, 1 + d0, 29] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for ls161_update_0(((-29 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for in_off_chip1_update_0(((-3 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_weights_normed_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
// Condition for dark_weights_normed_gauss_blur_1_update_0(((-15 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_update_0[d0, d1] -> [d1, d0, 6] : -1 <= d0 <= 60 and -1 <= d1 <= 1079 }
// Condition for dark_update_0(((-6 + i2 == 0) && (1 + i1 >= 0) && (60 - i1 >= 0) && (1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_laplace_diff_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for dark_laplace_diff_0_update_0(((-21 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1080 - i0 >= 0)))
//   { dark_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
// Condition for dark_gauss_blur_1_update_0(((-12 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_gauss_ds_1_update_0[d0, d1] -> [1 + 2d1, 1 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 539 }
// Condition for bright_gauss_ds_1_update_0(((-1 - i0 + 2*floord(1 + i0, 2) == 0) && (-18 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_gauss_blur_1_update_0[d0, d1] -> [1 + d1, 1 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1078 }
// Condition for bright_gauss_blur_1_update_0(((-14 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-1 + i0 >= 0) && (1079 - i0 >= 0)))

  /*
  // Schedules...
    // bright_gauss_blur_1_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*14]
    // bright_gauss_ds_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*18]
    // bright_laplace_diff_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*24]
    // bright_laplace_us_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*23]
    // bright_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*7]
    // bright_weights_normed_gauss_blur_1_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*17]
    // bright_weights_normed_gauss_ds_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*22]
    // bright_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*13]
    // bright_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*9]
    // dark_gauss_blur_1_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*12]
    // dark_gauss_ds_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*16]
    // dark_laplace_diff_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*21]
    // dark_laplace_us_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*20]
    // dark_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*6]
    // dark_weights_normed_gauss_blur_1_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*15]
    // dark_weights_normed_gauss_ds_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*19]
    // dark_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*11]
    // dark_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*8]
    // final_merged_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*27]
    // fused_level_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*26]
    // fused_level_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*25]
    // in_off_chip0_oc_in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*4]
    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
    // in_off_chip1_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*5]
    // ls160_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*30]
    // ls161_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*29]
    // ls16_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*28]
    // weight_sums_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*10]
for (int c0 = -1; c0 <= 1080; c0++) {
  for (int c1 = -1; c1 <= 60; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip1_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_oc_in_off_chip1_oc_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_weights_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_weights_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      weight_sums_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_weights_normed_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 1 == 0)) {
      dark_gauss_blur_1_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_weights_normed_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 1 == 0)) {
      bright_gauss_blur_1_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 1 == 0)) {
      dark_weights_normed_gauss_blur_1_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
      dark_gauss_ds_1_update_0((c1 - 1) / 1, (c0 - 1) / 2);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 1 == 0)) {
      bright_weights_normed_gauss_blur_1_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
      bright_gauss_ds_1_update_0((c1 - 1) / 1, (c0 - 1) / 2);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
      dark_weights_normed_gauss_ds_1_update_0((c1 - 1) / 1, (c0 - 1) / 2);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      dark_laplace_us_0_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      dark_laplace_diff_0_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
      bright_weights_normed_gauss_ds_1_update_0((c1 - 1) / 1, (c0 - 1) / 2);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      bright_laplace_us_0_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      bright_laplace_diff_0_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
      fused_level_1_update_0((c1 - 1) / 1, (c0 - 1) / 2);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      fused_level_0_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      final_merged_0_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      ls16_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      ls161_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
      ls160_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

  }
}

  */
	  // Schedules...
	    // bright_gauss_blur_1_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*14]
	    // bright_gauss_ds_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*18]
	    // bright_laplace_diff_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*24]
	    // bright_laplace_us_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*23]
	    // bright_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*7]
	    // bright_weights_normed_gauss_blur_1_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*17]
	    // bright_weights_normed_gauss_ds_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*22]
	    // bright_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*13]
	    // bright_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*9]
	    // dark_gauss_blur_1_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*12]
	    // dark_gauss_ds_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*16]
	    // dark_laplace_diff_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*21]
	    // dark_laplace_us_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*20]
	    // dark_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*6]
	    // dark_weights_normed_gauss_blur_1_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*15]
	    // dark_weights_normed_gauss_ds_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*19]
	    // dark_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*11]
	    // dark_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*8]
	    // final_merged_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*27]
	    // fused_level_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*26]
	    // fused_level_1_update_0 -> [1*d1*1*2 + 1*1,1*d0*1*1 + 1*1,1*25]
	    // in_off_chip0_oc_in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*4]
	    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
	    // in_off_chip1_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
	    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*5]
	    // ls160_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*30]
	    // ls161_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*29]
	    // ls16_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*28]
	    // weight_sums_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*10]
	for (int c0 = -1; c0 <= 1080; c0++) {
	  for (int c1 = -1; c1 <= 60; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_update_0(in_off_chip0_oc /* buf name */, in_off_chip0, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip1_update_0(in_off_chip1_oc /* buf name */, in_off_chip1, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_oc_in_off_chip1_oc_update_0(in_off_chip0 /* buf name */, in_off_chip1 /* buf name */, in_off_chip0_oc_in_off_chip1_oc, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_update_0(in_off_chip0_oc_in_off_chip1_oc /* buf name */, in, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_update_0(in /* buf name */, dark, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_update_0(in /* buf name */, bright, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_weights_update_0(dark /* buf name */, dark_weights, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_weights_update_0(bright /* buf name */, bright_weights, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      weight_sums_update_0(dark_weights /* buf name */, bright_weights /* buf name */, weight_sums, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_weights_normed_update_0(dark_weights /* buf name */, weight_sums /* buf name */, dark_weights_normed, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 1 == 0)) {
	      dark_gauss_blur_1_update_0(dark /* buf name */, dark_gauss_blur_1, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_weights_normed_update_0(bright_weights /* buf name */, weight_sums /* buf name */, bright_weights_normed, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 1 == 0)) {
	      bright_gauss_blur_1_update_0(bright /* buf name */, bright_gauss_blur_1, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 1 == 0)) {
	      dark_weights_normed_gauss_blur_1_update_0(dark_weights_normed /* buf name */, dark_weights_normed_gauss_blur_1, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
	      dark_gauss_ds_1_update_0(dark_gauss_blur_1 /* buf name */, dark_gauss_ds_1, (c1 - 1) / 1, (c0 - 1) / 2);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 1 == 0)) {
	      bright_weights_normed_gauss_blur_1_update_0(bright_weights_normed /* buf name */, bright_weights_normed_gauss_blur_1, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
	      bright_gauss_ds_1_update_0(bright_gauss_blur_1 /* buf name */, bright_gauss_ds_1, (c1 - 1) / 1, (c0 - 1) / 2);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
	      dark_weights_normed_gauss_ds_1_update_0(dark_weights_normed_gauss_blur_1 /* buf name */, dark_weights_normed_gauss_ds_1, (c1 - 1) / 1, (c0 - 1) / 2);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      dark_laplace_us_0_update_0(dark_gauss_ds_1 /* buf name */, dark_laplace_us_0, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      dark_laplace_diff_0_update_0(dark /* buf name */, dark_laplace_us_0 /* buf name */, dark_laplace_diff_0, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
	      bright_weights_normed_gauss_ds_1_update_0(bright_weights_normed_gauss_blur_1 /* buf name */, bright_weights_normed_gauss_ds_1, (c1 - 1) / 1, (c0 - 1) / 2);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      bright_laplace_us_0_update_0(bright_gauss_ds_1 /* buf name */, bright_laplace_us_0, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      bright_laplace_diff_0_update_0(bright /* buf name */, bright_laplace_us_0 /* buf name */, bright_laplace_diff_0, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1079) && ((c0 - 1) % 2 == 0)) {
	      fused_level_1_update_0(bright_gauss_ds_1 /* buf name */, dark_gauss_ds_1 /* buf name */, bright_weights_normed_gauss_ds_1 /* buf name */, dark_weights_normed_gauss_ds_1 /* buf name */, fused_level_1, (c1 - 1) / 1, (c0 - 1) / 2);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      fused_level_0_update_0(bright_laplace_diff_0 /* buf name */, dark_laplace_diff_0 /* buf name */, bright_weights_normed /* buf name */, dark_weights_normed /* buf name */, fused_level_0, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      final_merged_0_update_0(fused_level_1 /* buf name */, fused_level_0 /* buf name */, final_merged_0, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      ls16_update_0(final_merged_0 /* buf name */, ls16, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      ls161_update_0(ls16 /* buf name */, ls161, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1080) && ((c0 - 1) % 1 == 0)) {
	      ls160_update_0(ls16 /* buf name */, ls160, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void ls160_ls161_opt_wrapper(HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip0_oc, HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip1_oc, HWStream<hw_uint<256> >& /* get_args num ports = 16 */ls160, HWStream<hw_uint<256> >& /* get_args num ports = 16 */ls161, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    ls160_ls161_opt(in_off_chip0_oc, in_off_chip1_oc, ls160, ls161);
  }
}
#ifdef __VIVADO_SYNTH__
  // { in_off_chip0_update_0[root = 0, in_off_chip0_0, in_off_chip0_1] -> in_off_chip0_oc[0, 0] : -1 <= in_off_chip0_0 <= 60 and -1 <= in_off_chip0_1 <= 1079 }
const int in_off_chip0_update_0_read_pipe0_num_transfers = 67022;
  // { in_off_chip1_update_0[root = 0, in_off_chip1_0, in_off_chip1_1] -> in_off_chip1_oc[0, 0] : -1 <= in_off_chip1_0 <= 60 and -1 <= in_off_chip1_1 <= 1079 }
const int in_off_chip1_update_0_read_pipe0_num_transfers = 67022;
  // { ls160_update_0[root = 0, ls160_0, ls160_1] -> ls160[0, 0] : 0 <= ls160_0 <= 59 and 0 <= ls160_1 <= 1079 }
const int ls160_update_0_write_pipe0_num_transfers = 64800;
  // { ls161_update_0[root = 0, ls161_0, ls161_1] -> ls161[0, 0] : 0 <= ls161_0 <= 59 and 0 <= ls161_1 <= 1079 }
const int ls161_update_0_write_pipe0_num_transfers = 64800;


extern "C" {

void ls160_ls161_opt_accel(hw_uint<256>* in_off_chip0_update_0_read_pipe0, hw_uint<256>* in_off_chip1_update_0_read_pipe0, hw_uint<256>* ls160_update_0_write_pipe0, hw_uint<256>* ls161_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_off_chip0_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = in_off_chip1_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = ls160_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem2
#pragma HLS INTERFACE m_axi port = ls161_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem3

#pragma HLS INTERFACE s_axilite port = in_off_chip0_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = in_off_chip1_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = ls160_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = ls161_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > in_off_chip0_update_0_read_pipe0_channel;
  static HWStream<hw_uint<256> > in_off_chip1_update_0_read_pipe0_channel;
  static HWStream<hw_uint<256> > ls160_update_0_write_pipe0_channel;
  static HWStream<hw_uint<256> > ls161_update_0_write_pipe0_channel;

  burst_read<256>(in_off_chip0_update_0_read_pipe0, in_off_chip0_update_0_read_pipe0_channel, in_off_chip0_update_0_read_pipe0_num_transfers*size);
  burst_read<256>(in_off_chip1_update_0_read_pipe0, in_off_chip1_update_0_read_pipe0_channel, in_off_chip1_update_0_read_pipe0_num_transfers*size);

  ls160_ls161_opt_wrapper(in_off_chip0_update_0_read_pipe0_channel, in_off_chip1_update_0_read_pipe0_channel, ls160_update_0_write_pipe0_channel, ls161_update_0_write_pipe0_channel, size);

  burst_write<256>(ls160_update_0_write_pipe0, ls160_update_0_write_pipe0_channel, ls160_update_0_write_pipe0_num_transfers*size);
  burst_write<256>(ls161_update_0_write_pipe0, ls161_update_0_write_pipe0_channel, ls161_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void ls160_ls161_opt_rdai(HWStream<hw_uint<256> >& in_off_chip0_update_0_read_pipe0, HWStream<hw_uint<256> >& in_off_chip1_update_0_read_pipe0, HWStream<hw_uint<256> >&  ls160_update_0_write_pipe0, HWStream<hw_uint<256> >&  ls161_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_off_chip0_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = in_off_chip1_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = ls160_update_0_write_pipe0
#pragma HLS INTERFACE axis register port = ls161_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  ls160_ls161_opt(in_off_chip0_update_0_read_pipe0, in_off_chip1_update_0_read_pipe0, ls160_update_0_write_pipe0, ls161_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

