{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "1r2w.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 68.4,
        "techmap_time(ms)": 30.5,
        "Latch Drivers": 1,
        "Pi": 74,
        "Po": 34,
        "latch": 32,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 65
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "input_blif": "1r2w.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 47.4,
        "techmap_time(ms)": 47,
        "Latch Drivers": 1,
        "Pi": 74,
        "Po": 34,
        "logic element": 1656,
        "latch": 544,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 1656,
        "Total Node": 2201
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "1r.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 40.7,
        "techmap_time(ms)": 4.9,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 17
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "input_blif": "1r.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 8.7,
        "techmap_time(ms)": 8.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 300,
        "latch": 136,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 300,
        "Total Node": 437
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "2r1w.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 60.2,
        "techmap_time(ms)": 25.4,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 65,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 97
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "input_blif": "2r1w.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 36.1,
        "techmap_time(ms)": 35.7,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 65,
        "logic element": 1688,
        "latch": 576,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 1688,
        "Total Node": 2265
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "2r2w.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 39.8,
        "techmap_time(ms)": 9.5,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "latch": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 25
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "input_blif": "2r2w.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 17.4,
        "techmap_time(ms)": 17,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 488,
        "latch": 144,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 488,
        "Total Node": 633
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "2r.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 41.5,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "latch": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 25
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "input_blif": "2r.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 13.9,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 488,
        "latch": 144,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 488,
        "Total Node": 633
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adder.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 38,
        "techmap_time(ms)": 2.5,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "input_blif": "adder.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adffe.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 37.8,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "input_blif": "adffe.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adff.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 35.1,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "input_blif": "adff.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adlatch.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 40.1,
        "techmap_time(ms)": 4.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "input_blif": "adlatch.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bitwise_not.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.3,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "input_blif": "bitwise_not.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 2.7,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bram.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 48,
        "techmap_time(ms)": 11.9,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 8,
        "logic element": 9,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 26
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "input_blif": "bram.blif",
        "max_rss(MiB)": 20.6,
        "exec_time(ms)": 128.6,
        "techmap_time(ms)": 128.2,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 8,
        "logic element": 7457,
        "latch": 2056,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 7457,
        "Total Node": 9514
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffe.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.4,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "input_blif": "dffe.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dff.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 37.4,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "input_blif": "dff.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffsre.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 40.7,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "input_blif": "dffsre.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffsr.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.7,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "input_blif": "dffsr.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 4.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "div_by_const.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 94,
        "techmap_time(ms)": 63.1,
        "Pi": 4,
        "Po": 7,
        "logic element": 1024,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1089,
        "Average Path": 8,
        "Estimated LUTs": 1024,
        "Total Node": 2079
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "input_blif": "div_by_const.blif",
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 119.4,
        "techmap_time(ms)": 118.9,
        "Pi": 4,
        "Po": 7,
        "logic element": 8346,
        "Longest Path": 2239,
        "Average Path": 14,
        "Estimated LUTs": 8346,
        "Total Node": 8346
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "div.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.5,
        "techmap_time(ms)": 4.1,
        "Pi": 8,
        "Po": 7,
        "logic element": 16,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 35
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "input_blif": "div.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 4.6,
        "Pi": 8,
        "Po": 7,
        "logic element": 142,
        "Longest Path": 55,
        "Average Path": 6,
        "Estimated LUTs": 142,
        "Total Node": 142
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dlatch.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 38.8,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "input_blif": "dlatch.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ge.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 37.8,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "input_blif": "ge.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "gt.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 35.5,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "input_blif": "gt.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "hierarchy.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 37.8,
        "techmap_time(ms)": 3.3,
        "Pi": 3,
        "Po": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Total Node": 4
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "input_blif": "hierarchy.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.9,
        "techmap_time(ms)": 3.5,
        "Pi": 3,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "le.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 35.6,
        "techmap_time(ms)": 2.5,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "input_blif": "le.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.4,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "logical_not.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 32.4,
        "techmap_time(ms)": 2.4,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "input_blif": "logical_not.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.5,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "lt.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 38.6,
        "techmap_time(ms)": 1.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "input_blif": "lt.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mem.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 41.6,
        "techmap_time(ms)": 6.5,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 17
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "input_blif": "mem.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 11.2,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "logic element": 480,
        "latch": 136,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 480,
        "Total Node": 617
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memrd.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 35.2,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 17
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "input_blif": "memrd.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 10.1,
        "techmap_time(ms)": 9.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 300,
        "latch": 136,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 300,
        "Total Node": 437
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 40.7,
        "techmap_time(ms)": 4.5,
        "Pi": 8,
        "Po": 7,
        "logic element": 20,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 39
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "input_blif": "mod.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 4.9,
        "Pi": 8,
        "Po": 7,
        "logic element": 150,
        "Longest Path": 56,
        "Average Path": 6,
        "Estimated LUTs": 150,
        "Total Node": 150
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mult_const.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 43.7,
        "techmap_time(ms)": 7.4,
        "Pi": 4,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "input_blif": "mult_const.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 8.3,
        "techmap_time(ms)": 7.9,
        "Pi": 4,
        "Po": 4,
        "logic element": 11,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mult.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.1,
        "techmap_time(ms)": 3,
        "Pi": 8,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "input_blif": "mult.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 3.3,
        "Pi": 8,
        "Po": 4,
        "logic element": 19,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mux.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 32.4,
        "techmap_time(ms)": 2.2,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "input_blif": "mux.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.7,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nr.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 44.1,
        "techmap_time(ms)": 10.1,
        "Latch Drivers": 1,
        "Pi": 15,
        "Po": 24,
        "logic element": 64,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 97
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "input_blif": "nr.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 19.3,
        "Latch Drivers": 1,
        "Pi": 15,
        "Po": 24,
        "logic element": 364,
        "latch": 152,
        "Longest Path": 15,
        "Average Path": 4,
        "Estimated LUTs": 364,
        "Total Node": 517
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nrnw.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 52.7,
        "techmap_time(ms)": 17.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 24,
        "logic element": 106,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 106,
        "Total Node": 139
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "input_blif": "nrnw.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 25.3,
        "techmap_time(ms)": 24.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 24,
        "logic element": 586,
        "latch": 152,
        "Longest Path": 16,
        "Average Path": 4,
        "Estimated LUTs": 586,
        "Total Node": 739
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pmux.blif",
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 201.1,
        "techmap_time(ms)": 169.2,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "input_blif": "pmux.blif",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 158.7,
        "techmap_time(ms)": 158.2,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pow_const.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 42.8,
        "techmap_time(ms)": 6.2,
        "Pi": 2,
        "Po": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 4
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "input_blif": "pow_const.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 9.3,
        "techmap_time(ms)": 8.9,
        "Pi": 2,
        "Po": 8,
        "logic element": 340,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 340,
        "Total Node": 340
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pow.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.4,
        "techmap_time(ms)": 4.1,
        "Pi": 5,
        "Po": 8,
        "logic element": 56,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 62
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "input_blif": "pow.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 11.4,
        "techmap_time(ms)": 11,
        "Pi": 5,
        "Po": 8,
        "logic element": 566,
        "Longest Path": 59,
        "Average Path": 5,
        "Estimated LUTs": 566,
        "Total Node": 566
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "reduce_and.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 35.2,
        "techmap_time(ms)": 2.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "input_blif": "reduce_and.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "reduce_bool.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 37.2,
        "techmap_time(ms)": 3.2,
        "Pi": 11,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 2
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "input_blif": "reduce_bool.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 3.1,
        "Pi": 11,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "register.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 39,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 7
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "input_blif": "register.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "latch": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 7
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rom.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 37,
        "techmap_time(ms)": 5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 25
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "input_blif": "rom.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 9.2,
        "techmap_time(ms)": 8.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 308,
        "latch": 136,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 308,
        "Total Node": 445
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sdffce.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 37.5,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "input_blif": "sdffce.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sdffe.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.7,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "input_blif": "sdffe.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sdff.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 34.9,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "input_blif": "sdff.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sr.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 34,
        "techmap_time(ms)": 3.8,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "input_blif": "sr.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 5.1,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sub.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 39.1,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "input_blif": "sub.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
