#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x59115fd00cf0 .scope module, "exp_tb" "exp_tb" 2 3;
 .timescale -9 -12;
v0x59115fd31350_0 .var "clk", 0 0;
v0x59115fd31410_0 .net "done", 0 0, v0x59115fcfb990_0;  1 drivers
v0x59115fd31520_0 .net "rBus", 17 0, L_0x59115fcfb770;  1 drivers
v0x59115fd31610_0 .var "rst", 0 0;
v0x59115fd316b0_0 .var "start", 0 0;
v0x59115fd317f0_0 .var "xBus", 15 0;
E_0x59115fcd1460 .event posedge, v0x59115fcfb990_0;
S_0x59115fcddd60 .scope module, "dut" "expTop" 2 21, 3 237 0, S_0x59115fd00cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "xBus";
    .port_info 4 /OUTPUT 18 "rBus";
    .port_info 5 /OUTPUT 1 "done";
v0x59115fd30320_0 .net "clk", 0 0, v0x59115fd31350_0;  1 drivers
v0x59115fd303e0_0 .net "cnt8", 0 0, L_0x59115fd42740;  1 drivers
v0x59115fd304f0_0 .net "cntUp", 0 0, v0x59115fcfb890_0;  1 drivers
v0x59115fd30590_0 .net "done", 0 0, v0x59115fcfb990_0;  alias, 1 drivers
v0x59115fd30630_0 .net "init0", 0 0, v0x59115fcccd20_0;  1 drivers
v0x59115fd30720_0 .net "initExp1", 0 0, v0x59115fccce20_0;  1 drivers
v0x59115fd307c0_0 .net "initT1", 0 0, v0x59115fd2af20_0;  1 drivers
v0x59115fd30860_0 .net "ldExp", 0 0, v0x59115fd2afe0_0;  1 drivers
v0x59115fd30900_0 .net "ldT", 0 0, v0x59115fd2b0a0_0;  1 drivers
v0x59115fd309a0_0 .net "ldX", 0 0, v0x59115fd2b160_0;  1 drivers
v0x59115fd30a40_0 .net "rBus", 17 0, L_0x59115fcfb770;  alias, 1 drivers
v0x59115fd30ae0_0 .net "rst", 0 0, v0x59115fd31610_0;  1 drivers
v0x59115fd30b80_0 .net "selXorI", 0 0, v0x59115fd2b3c0_0;  1 drivers
v0x59115fd30c20_0 .net "start", 0 0, v0x59115fd316b0_0;  1 drivers
v0x59115fd30cc0_0 .net "xBus", 15 0, v0x59115fd317f0_0;  1 drivers
S_0x59115fcddef0 .scope module, "expControl" "expControlUnit" 3 247, 3 144 0, S_0x59115fcddd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "cnt8";
    .port_info 4 /OUTPUT 1 "ldX";
    .port_info 5 /OUTPUT 1 "initT1";
    .port_info 6 /OUTPUT 1 "initExp1";
    .port_info 7 /OUTPUT 1 "init0";
    .port_info 8 /OUTPUT 1 "ldT";
    .port_info 9 /OUTPUT 1 "ldExp";
    .port_info 10 /OUTPUT 1 "selXorI";
    .port_info 11 /OUTPUT 1 "cntUp";
    .port_info 12 /OUTPUT 1 "done";
P_0x59115fcd5e60 .param/l "ACCUM" 0 3 164, C4<100>;
P_0x59115fcd5ea0 .param/l "DONE" 0 3 165, C4<101>;
P_0x59115fcd5ee0 .param/l "IDLE" 0 3 160, C4<000>;
P_0x59115fcd5f20 .param/l "INIT" 0 3 161, C4<001>;
P_0x59115fcd5f60 .param/l "ITERATE1" 0 3 162, C4<010>;
P_0x59115fcd5fa0 .param/l "ITERATE2" 0 3 163, C4<011>;
v0x59115fcfae10_0 .net "clk", 0 0, v0x59115fd31350_0;  alias, 1 drivers
v0x59115fcfaf10_0 .net "cnt8", 0 0, L_0x59115fd42740;  alias, 1 drivers
v0x59115fcfb890_0 .var "cntUp", 0 0;
v0x59115fcfb990_0 .var "done", 0 0;
v0x59115fcccd20_0 .var "init0", 0 0;
v0x59115fccce20_0 .var "initExp1", 0 0;
v0x59115fd2af20_0 .var "initT1", 0 0;
v0x59115fd2afe0_0 .var "ldExp", 0 0;
v0x59115fd2b0a0_0 .var "ldT", 0 0;
v0x59115fd2b160_0 .var "ldX", 0 0;
v0x59115fd2b220_0 .var "next", 2 0;
v0x59115fd2b300_0 .net "rst", 0 0, v0x59115fd31610_0;  alias, 1 drivers
v0x59115fd2b3c0_0 .var "selXorI", 0 0;
v0x59115fd2b480_0 .net "start", 0 0, v0x59115fd316b0_0;  alias, 1 drivers
v0x59115fd2b540_0 .var "state", 2 0;
E_0x59115fcd1940 .event anyedge, v0x59115fd2b540_0, v0x59115fd2b480_0, v0x59115fcfaf10_0;
E_0x59115fcd1ba0 .event posedge, v0x59115fd2b300_0, v0x59115fcfae10_0;
S_0x59115fd2b7c0 .scope module, "expDataPath" "expDataPathUnit" 3 254, 3 77 0, S_0x59115fcddd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /INPUT 1 "ldX";
    .port_info 5 /INPUT 1 "ldT";
    .port_info 6 /INPUT 1 "initT1";
    .port_info 7 /INPUT 1 "initExp1";
    .port_info 8 /INPUT 1 "ldExp";
    .port_info 9 /INPUT 1 "selXorI";
    .port_info 10 /INPUT 16 "xBus";
    .port_info 11 /OUTPUT 1 "cnt8";
    .port_info 12 /OUTPUT 18 "rBus";
L_0x59115fcfb770 .functor BUFZ 18, v0x59115fd2c8e0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x7ad7e85c60a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59115fd2e520_0 .net *"_ivl_11", 15 0, L_0x7ad7e85c60a8;  1 drivers
L_0x7ad7e85c60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59115fd2e620_0 .net/2u *"_ivl_16", 0 0, L_0x7ad7e85c60f0;  1 drivers
v0x59115fd2e700_0 .net *"_ivl_18", 18 0, L_0x59115fd41f70;  1 drivers
L_0x7ad7e85c6138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x59115fd2e7c0_0 .net/2u *"_ivl_20", 2 0, L_0x7ad7e85c6138;  1 drivers
v0x59115fd2e8a0_0 .net *"_ivl_22", 18 0, L_0x59115fd42140;  1 drivers
v0x59115fd2e980_0 .net *"_ivl_27", 0 0, L_0x59115fd423c0;  1 drivers
L_0x7ad7e85c6180 .functor BUFT 1, C4<111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x59115fd2ea60_0 .net/2u *"_ivl_28", 17 0, L_0x7ad7e85c6180;  1 drivers
v0x59115fd2eb40_0 .net *"_ivl_31", 17 0, L_0x59115fd424b0;  1 drivers
L_0x7ad7e85c61c8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x59115fd2ec20_0 .net/2u *"_ivl_34", 2 0, L_0x7ad7e85c61c8;  1 drivers
v0x59115fd2ed90_0 .net *"_ivl_4", 31 0, L_0x59115fd31a10;  1 drivers
L_0x7ad7e85c6060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59115fd2ee70_0 .net *"_ivl_7", 15 0, L_0x7ad7e85c6060;  1 drivers
v0x59115fd2ef50_0 .net *"_ivl_8", 31 0, L_0x59115fd41b80;  1 drivers
v0x59115fd2f030_0 .net "addOut", 17 0, L_0x59115fd425b0;  1 drivers
v0x59115fd2f0f0_0 .net "clk", 0 0, v0x59115fd31350_0;  alias, 1 drivers
v0x59115fd2f190_0 .net "cnt8", 0 0, L_0x59115fd42740;  alias, 1 drivers
v0x59115fd2f260_0 .net "cntOut", 2 0, v0x59115fd2be70_0;  1 drivers
v0x59115fd2f300_0 .net "cntUp", 0 0, v0x59115fcfb890_0;  alias, 1 drivers
v0x59115fd2f3a0_0 .net "expOut", 17 0, v0x59115fd2c8e0_0;  1 drivers
v0x59115fd2f440_0 .net "fullAdd", 18 0, L_0x59115fd42230;  1 drivers
v0x59115fd2f500_0 .net "init0", 0 0, v0x59115fcccd20_0;  alias, 1 drivers
v0x59115fd2f5f0_0 .net "initExp1", 0 0, v0x59115fccce20_0;  alias, 1 drivers
v0x59115fd2f6e0_0 .net "initT1", 0 0, v0x59115fd2af20_0;  alias, 1 drivers
v0x59115fd2f7d0_0 .net "ldExp", 0 0, v0x59115fd2afe0_0;  alias, 1 drivers
v0x59115fd2f8c0_0 .net "ldT", 0 0, v0x59115fd2b0a0_0;  alias, 1 drivers
v0x59115fd2f9b0_0 .net "ldX", 0 0, v0x59115fd2b160_0;  alias, 1 drivers
v0x59115fd2faa0_0 .net "lutOut", 15 0, v0x59115fd2cea0_0;  1 drivers
v0x59115fd2fb60_0 .net "multOut", 15 0, L_0x59115fd41e30;  1 drivers
v0x59115fd2fc00_0 .net "multResult", 31 0, L_0x59115fd41cc0;  1 drivers
v0x59115fd2fcc0_0 .net "muxOut", 15 0, L_0x59115fd31900;  1 drivers
v0x59115fd2fda0_0 .net "rBus", 17 0, L_0x59115fcfb770;  alias, 1 drivers
v0x59115fd2fe80_0 .net "rst", 0 0, v0x59115fd31610_0;  alias, 1 drivers
v0x59115fd2ff20_0 .net "selXorI", 0 0, v0x59115fd2b3c0_0;  alias, 1 drivers
v0x59115fd2ffc0_0 .net "tOut", 15 0, v0x59115fd2d890_0;  1 drivers
v0x59115fd30060_0 .net "xBus", 15 0, v0x59115fd317f0_0;  alias, 1 drivers
v0x59115fd30100_0 .net "xOut", 15 0, v0x59115fd2e230_0;  1 drivers
L_0x59115fd31900 .functor MUXZ 16, v0x59115fd2cea0_0, v0x59115fd2e230_0, v0x59115fd2b3c0_0, C4<>;
L_0x59115fd31a10 .concat [ 16 16 0 0], v0x59115fd2d890_0, L_0x7ad7e85c6060;
L_0x59115fd41b80 .concat [ 16 16 0 0], L_0x59115fd31900, L_0x7ad7e85c60a8;
L_0x59115fd41cc0 .arith/mult 32, L_0x59115fd31a10, L_0x59115fd41b80;
L_0x59115fd41e30 .part L_0x59115fd41cc0, 16, 16;
L_0x59115fd41f70 .concat [ 18 1 0 0], v0x59115fd2c8e0_0, L_0x7ad7e85c60f0;
L_0x59115fd42140 .concat [ 16 3 0 0], v0x59115fd2d890_0, L_0x7ad7e85c6138;
L_0x59115fd42230 .arith/sum 19, L_0x59115fd41f70, L_0x59115fd42140;
L_0x59115fd423c0 .part L_0x59115fd42230, 18, 1;
L_0x59115fd424b0 .part L_0x59115fd42230, 0, 18;
L_0x59115fd425b0 .functor MUXZ 18, L_0x59115fd424b0, L_0x7ad7e85c6180, L_0x59115fd423c0, C4<>;
L_0x59115fd42740 .cmp/eq 3, v0x59115fd2be70_0, L_0x7ad7e85c61c8;
S_0x59115fd2bab0 .scope module, "cntr" "cntReg" 3 99, 3 30 0, S_0x59115fd2b7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /OUTPUT 3 "cnt";
P_0x59115fd2bc90 .param/l "m" 0 3 31, +C4<00000000000000000000000000000011>;
v0x59115fd2bdb0_0 .net "clk", 0 0, v0x59115fd31350_0;  alias, 1 drivers
v0x59115fd2be70_0 .var "cnt", 2 0;
v0x59115fd2bf30_0 .net "cntUp", 0 0, v0x59115fcfb890_0;  alias, 1 drivers
v0x59115fd2bfd0_0 .net "init0", 0 0, v0x59115fcccd20_0;  alias, 1 drivers
v0x59115fd2c070_0 .net "rst", 0 0, v0x59115fd31610_0;  alias, 1 drivers
S_0x59115fd2c180 .scope module, "eReg" "nBitReg" 3 121, 3 7 0, S_0x59115fd2b7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 18 "in";
    .port_info 5 /OUTPUT 18 "out";
P_0x59115fd0ec00 .param/l "INIT_VALUE" 0 3 9, C4<010000000000000000>;
P_0x59115fd0ec40 .param/l "n" 0 3 8, +C4<00000000000000000000000000010010>;
v0x59115fd2c5a0_0 .net "clk", 0 0, v0x59115fd31350_0;  alias, 1 drivers
v0x59115fd2c660_0 .net "in", 17 0, L_0x59115fd425b0;  alias, 1 drivers
v0x59115fd2c740_0 .net "init", 0 0, v0x59115fccce20_0;  alias, 1 drivers
v0x59115fd2c810_0 .net "load", 0 0, v0x59115fd2afe0_0;  alias, 1 drivers
v0x59115fd2c8e0_0 .var "out", 17 0;
v0x59115fd2c9d0_0 .net "rst", 0 0, v0x59115fd31610_0;  alias, 1 drivers
S_0x59115fd2cb60 .scope module, "lut" "expLUT" 3 104, 3 54 0, S_0x59115fd2b7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /OUTPUT 16 "out";
v0x59115fd2cdc0_0 .net "addr", 2 0, v0x59115fd2be70_0;  alias, 1 drivers
v0x59115fd2cea0_0 .var "dataOut", 15 0;
v0x59115fd2cf60_0 .net "out", 15 0, v0x59115fd2cea0_0;  alias, 1 drivers
E_0x59115fd2cd40 .event anyedge, v0x59115fd2be70_0;
S_0x59115fd2d0b0 .scope module, "tReg" "nBitReg" 3 115, 3 7 0, S_0x59115fd2b7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_0x59115fd2c470 .param/l "INIT_VALUE" 0 3 9, C4<1111111111111111>;
P_0x59115fd2c4b0 .param/l "n" 0 3 8, +C4<00000000000000000000000000010000>;
v0x59115fd2d520_0 .net "clk", 0 0, v0x59115fd31350_0;  alias, 1 drivers
v0x59115fd2d5e0_0 .net "in", 15 0, L_0x59115fd41e30;  alias, 1 drivers
v0x59115fd2d6c0_0 .net "init", 0 0, v0x59115fd2af20_0;  alias, 1 drivers
v0x59115fd2d7c0_0 .net "load", 0 0, v0x59115fd2b0a0_0;  alias, 1 drivers
v0x59115fd2d890_0 .var "out", 15 0;
v0x59115fd2d930_0 .net "rst", 0 0, v0x59115fd31610_0;  alias, 1 drivers
S_0x59115fd2dab0 .scope module, "xReg" "nBitReg" 3 109, 3 7 0, S_0x59115fd2b7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_0x59115fd2d380 .param/l "INIT_VALUE" 0 3 9, C4<0000000000000000>;
P_0x59115fd2d3c0 .param/l "n" 0 3 8, +C4<00000000000000000000000000010000>;
v0x59115fd2df20_0 .net "clk", 0 0, v0x59115fd31350_0;  alias, 1 drivers
v0x59115fd2dfe0_0 .net "in", 15 0, v0x59115fd317f0_0;  alias, 1 drivers
L_0x7ad7e85c6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59115fd2e0c0_0 .net "init", 0 0, L_0x7ad7e85c6018;  1 drivers
v0x59115fd2e160_0 .net "load", 0 0, v0x59115fd2b160_0;  alias, 1 drivers
v0x59115fd2e230_0 .var "out", 15 0;
v0x59115fd2e2f0_0 .net "rst", 0 0, v0x59115fd31610_0;  alias, 1 drivers
S_0x59115fd30e10 .scope function.vec4.s1, "is_within_margin" "is_within_margin" 2 37, 2 37 0, S_0x59115fd00cf0;
 .timescale -9 -12;
v0x59115fd31010_0 .var "actual", 17 0;
v0x59115fd310f0_0 .var "expected", 17 0;
; Variable is_within_margin is vec4 return value of scope S_0x59115fd30e10
v0x59115fd31270_0 .var "margin", 17 0;
TD_exp_tb.is_within_margin ;
    %load/vec4 v0x59115fd31010_0;
    %load/vec4 v0x59115fd310f0_0;
    %load/vec4 v0x59115fd31270_0;
    %add;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.0, 5;
    %load/vec4 v0x59115fd310f0_0;
    %load/vec4 v0x59115fd31270_0;
    %sub;
    %load/vec4 v0x59115fd31010_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.0;
    %ret/vec4 0, 0, 1;  Assign to is_within_margin (store_vec4_to_lval)
    %end;
    .scope S_0x59115fcddef0;
T_1 ;
    %wait E_0x59115fcd1ba0;
    %load/vec4 v0x59115fd2b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59115fd2b540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59115fd2b220_0;
    %assign/vec4 v0x59115fd2b540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59115fcddef0;
T_2 ;
    %wait E_0x59115fcd1940;
    %load/vec4 v0x59115fd2b540_0;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd2b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd2af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fccce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fcccd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd2b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd2afe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd2b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fcfb890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fcfb990_0, 0, 1;
    %load/vec4 v0x59115fd2b540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x59115fd2b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
T_2.9 ;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd2af20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fccce20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fcccd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd2b160_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd2b3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd2b0a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd2b3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd2b0a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd2afe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fcfb890_0, 0, 1;
    %load/vec4 v0x59115fcfaf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
T_2.11 ;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fcfb990_0, 0, 1;
    %load/vec4 v0x59115fd2b480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59115fd2b220_0, 0, 3;
T_2.13 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59115fd2bab0;
T_3 ;
    %wait E_0x59115fcd1ba0;
    %load/vec4 v0x59115fd2c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59115fd2be70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59115fd2bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59115fd2be70_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x59115fd2bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x59115fd2be70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x59115fd2be70_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59115fd2cb60;
T_4 ;
    %wait E_0x59115fd2cd40;
    %load/vec4 v0x59115fd2cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 10923, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 9362, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x59115fd2cea0_0, 0, 16;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x59115fd2dab0;
T_5 ;
    %wait E_0x59115fcd1ba0;
    %load/vec4 v0x59115fd2e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59115fd2e230_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x59115fd2e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59115fd2e230_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x59115fd2e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x59115fd2dfe0_0;
    %assign/vec4 v0x59115fd2e230_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59115fd2d0b0;
T_6 ;
    %wait E_0x59115fcd1ba0;
    %load/vec4 v0x59115fd2d930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59115fd2d890_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59115fd2d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x59115fd2d890_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x59115fd2d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x59115fd2d5e0_0;
    %assign/vec4 v0x59115fd2d890_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59115fd2c180;
T_7 ;
    %wait E_0x59115fcd1ba0;
    %load/vec4 v0x59115fd2c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x59115fd2c8e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x59115fd2c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 65536, 0, 18;
    %assign/vec4 v0x59115fd2c8e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x59115fd2c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x59115fd2c660_0;
    %assign/vec4 v0x59115fd2c8e0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x59115fd00cf0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd31350_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59115fd31350_0;
    %inv;
    %store/vec4 v0x59115fd31350_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x59115fd00cf0;
T_9 ;
    %vpi_call 2 50 "$dumpfile", "exp_test.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59115fd00cf0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd31610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59115fd317f0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd31610_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "\012Test Case 1: exp(0)" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59115fd317f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %wait E_0x59115fcd1460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %vpi_call 2 67 "$display", "Input x = 0.0" {0 0 0};
    %vpi_call 2 68 "$display", "Expected: 18'h10000 (1.0)" {0 0 0};
    %vpi_call 2 69 "$display", "Got:      18'h%h", v0x59115fd31520_0 {0 0 0};
    %load/vec4 v0x59115fd31520_0;
    %pushi/vec4 65536, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x59115fd31270_0, 0, 18;
    %store/vec4 v0x59115fd310f0_0, 0, 18;
    %store/vec4 v0x59115fd31010_0, 0, 18;
    %callf/vec4 TD_exp_tb.is_within_margin, S_0x59115fd30e10;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %vpi_call 2 70 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 75 "$display", "\012Test Case 2: exp(1)" {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x59115fd317f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %wait E_0x59115fcd1460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %vpi_call 2 80 "$display", "Input x = 1.0" {0 0 0};
    %vpi_call 2 81 "$display", "Expected: 18'h2B7E1 (2.718281828)" {0 0 0};
    %vpi_call 2 82 "$display", "Got:      18'h%h", v0x59115fd31520_0 {0 0 0};
    %load/vec4 v0x59115fd31520_0;
    %pushi/vec4 178145, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x59115fd31270_0, 0, 18;
    %store/vec4 v0x59115fd310f0_0, 0, 18;
    %store/vec4 v0x59115fd31010_0, 0, 18;
    %callf/vec4 TD_exp_tb.is_within_margin, S_0x59115fd30e10;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %vpi_call 2 83 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 88 "$display", "\012Test Case 3: exp(0.5)" {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x59115fd317f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %wait E_0x59115fcd1460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %vpi_call 2 93 "$display", "Input x = 0.5" {0 0 0};
    %vpi_call 2 94 "$display", "Expected: 18'h1A612 (1.648721271)" {0 0 0};
    %vpi_call 2 95 "$display", "Got:      18'h%h", v0x59115fd31520_0 {0 0 0};
    %load/vec4 v0x59115fd31520_0;
    %pushi/vec4 108050, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x59115fd31270_0, 0, 18;
    %store/vec4 v0x59115fd310f0_0, 0, 18;
    %store/vec4 v0x59115fd31010_0, 0, 18;
    %callf/vec4 TD_exp_tb.is_within_margin, S_0x59115fd30e10;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %vpi_call 2 96 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 101 "$display", "\012Test Case 4: exp(-0.5)" {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x59115fd317f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %wait E_0x59115fcd1460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %vpi_call 2 106 "$display", "Input x = -0.5" {0 0 0};
    %vpi_call 2 107 "$display", "Expected: 18'h09B63 (0.606530659)" {0 0 0};
    %vpi_call 2 108 "$display", "Got:      18'h%h", v0x59115fd31520_0 {0 0 0};
    %load/vec4 v0x59115fd31520_0;
    %pushi/vec4 39779, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x59115fd31270_0, 0, 18;
    %store/vec4 v0x59115fd310f0_0, 0, 18;
    %store/vec4 v0x59115fd31010_0, 0, 18;
    %callf/vec4 TD_exp_tb.is_within_margin, S_0x59115fd30e10;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %vpi_call 2 109 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 114 "$display", "\012Test Case 5: Reset during operation" {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x59115fd317f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd31610_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd31610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %vpi_call 2 122 "$display", "Reset test completed" {0 0 0};
    %vpi_call 2 123 "$display", "Expected after reset: 18'h00000" {0 0 0};
    %vpi_call 2 124 "$display", "Got:                 18'h%h", v0x59115fd31520_0 {0 0 0};
    %load/vec4 v0x59115fd31520_0;
    %cmpi/e 0, 0, 18;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %vpi_call 2 125 "$display", "Status:              %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 130 "$display", "\012Test Case 6: Back-to-back calculations" {0 0 0};
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x59115fd317f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %wait E_0x59115fcd1460;
    %delay 10000, 0;
    %vpi_call 2 136 "$display", "First calculation (exp(0.25)):" {0 0 0};
    %vpi_call 2 137 "$display", "Expected: 18'h148B1 (1.284025416)" {0 0 0};
    %vpi_call 2 138 "$display", "Got:      18'h%h", v0x59115fd31520_0 {0 0 0};
    %load/vec4 v0x59115fd31520_0;
    %pushi/vec4 84145, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x59115fd31270_0, 0, 18;
    %store/vec4 v0x59115fd310f0_0, 0, 18;
    %store/vec4 v0x59115fd31010_0, 0, 18;
    %callf/vec4 TD_exp_tb.is_within_margin, S_0x59115fd30e10;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %vpi_call 2 139 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x59115fd317f0_0, 0, 16;
    %wait E_0x59115fcd1460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59115fd316b0_0, 0, 1;
    %vpi_call 2 145 "$display", "Second calculation (exp(0.75)):" {0 0 0};
    %vpi_call 2 146 "$display", "Expected: 18'h21EB8 (2.117000017)" {0 0 0};
    %vpi_call 2 147 "$display", "Got:      18'h%h", v0x59115fd31520_0 {0 0 0};
    %load/vec4 v0x59115fd31520_0;
    %pushi/vec4 138936, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x59115fd31270_0, 0, 18;
    %store/vec4 v0x59115fd310f0_0, 0, 18;
    %store/vec4 v0x59115fd31010_0, 0, 18;
    %callf/vec4 TD_exp_tb.is_within_margin, S_0x59115fd30e10;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %vpi_call 2 148 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 100000, 0;
    %vpi_call 2 152 "$display", "\012Testbench completed" {0 0 0};
    %vpi_call 2 153 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x59115fd00cf0;
T_10 ;
    %delay 100000000, 0;
    %vpi_call 2 159 "$display", "Timeout: Simulation took too long!" {0 0 0};
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "expTB.v";
    "exp.v";
