{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722259538851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722259538865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 22:25:37 2024 " "Processing started: Mon Jul 29 22:25:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722259538865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1722259538865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_nano_ptmch -c DE0_Nano " "Command: quartus_sta de0_nano_ptmch -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1722259538865 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1722259539457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1722259540569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1722259540569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259540654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259540654 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1722259541112 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1722259541312 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1722259541312 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722259541360 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722259541382 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722259541399 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722259541430 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1722259541438 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1722259541438 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722259541438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1722259541438 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722259541444 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722259541459 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722259541535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722259541651 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1722259541654 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1722259541681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1722259541855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1722259541855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.989 " "Worst-case setup slack is -3.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.989            -122.484 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -3.989            -122.484 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -10.895 SPI_CLK  " "   -1.976             -10.895 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.328              -6.261 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -1.328              -6.261 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.805               0.000 CLK50M  " "   16.805               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.638               0.000 altera_reserved_tck  " "   46.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259541860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.312               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.316               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLK50M  " "    0.343               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 SPI_CLK  " "    0.392               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259541898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.822 " "Worst-case recovery slack is -1.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.822             -66.247 SPI_CLK  " "   -1.822             -66.247 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.709               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.775               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.775               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.932               0.000 CLK50M  " "   17.932               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.612               0.000 altera_reserved_tck  " "   48.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259541916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.741 " "Worst-case removal slack is 0.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 CLK50M  " "    0.741               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 altera_reserved_tck  " "    0.885               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.888               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.493               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.493               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.611               0.000 SPI_CLK  " "    1.611               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259541934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.867 " "Worst-case minimum pulse width slack is 2.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.867               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.867               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.596               0.000 SPI_CLK  " "    4.596               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.740               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.740               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.580               0.000 CLK50M  " "    9.580               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.535               0.000 altera_reserved_tck  " "   49.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259541948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259541948 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1722259542360 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722259542409 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722259542409 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1722259542428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1722259542489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1722259543676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722259544042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1722259544144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1722259544144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.413 " "Worst-case setup slack is -3.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.413            -103.915 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -3.413            -103.915 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673              -9.275 SPI_CLK  " "   -1.673              -9.275 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077              -5.038 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -1.077              -5.038 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.130               0.000 CLK50M  " "   17.130               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.042               0.000 altera_reserved_tck  " "   47.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259544157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLK50M  " "    0.299               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.306               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.311               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 SPI_CLK  " "    0.355               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259544196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.527 " "Worst-case recovery slack is -1.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.527             -56.042 SPI_CLK  " "   -1.527             -56.042 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.212               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.212               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.235               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    6.235               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.158               0.000 CLK50M  " "   18.158               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.820               0.000 altera_reserved_tck  " "   48.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259544217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.682 " "Worst-case removal slack is 0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 CLK50M  " "    0.682               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 altera_reserved_tck  " "    0.791               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.800               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.341               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.506               0.000 SPI_CLK  " "    1.506               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259544239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.868 " "Worst-case minimum pulse width slack is 2.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.868               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.868               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.598               0.000 SPI_CLK  " "    4.598               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.743               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.589               0.000 CLK50M  " "    9.589               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.495               0.000 altera_reserved_tck  " "   49.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259544255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259544255 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1722259544756 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722259544791 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722259544791 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1722259544813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722259545059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1722259545086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1722259545086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.673 " "Worst-case setup slack is -1.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673             -50.917 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -1.673             -50.917 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -2.714 SPI_CLK  " "   -0.546              -2.714 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -0.788 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.215              -0.788 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.234               0.000 CLK50M  " "   18.234               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.377               0.000 altera_reserved_tck  " "   48.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259545102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.157               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.158               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK50M  " "    0.179               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 SPI_CLK  " "    0.204               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259545148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.684 " "Worst-case recovery slack is -0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684             -23.968 SPI_CLK  " "   -0.684             -23.968 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.469               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    3.469               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.511               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    7.511               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.788               0.000 CLK50M  " "   18.788               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.533               0.000 altera_reserved_tck  " "   49.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259545173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.398 " "Worst-case removal slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 CLK50M  " "    0.398               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.487               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.836               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 SPI_CLK  " "    0.846               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259545200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.877 " "Worst-case minimum pulse width slack is 2.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.877               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.272               0.000 SPI_CLK  " "    4.272               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.751               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.751               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245               0.000 CLK50M  " "    9.245               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.309               0.000 altera_reserved_tck  " "   49.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722259545219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722259545219 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1722259545861 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722259545893 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722259545893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1722259546629 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1722259546632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722259546969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 22:25:46 2024 " "Processing ended: Mon Jul 29 22:25:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722259546969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722259546969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722259546969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1722259546969 ""}
