{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607094909705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607094909706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  4 16:15:09 2020 " "Processing started: Fri Dec  4 16:15:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607094909706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1607094909706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DADDA -c DADDA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DADDA -c DADDA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1607094909706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1607094909848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1607094909848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/HA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/HA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-struct " "Found design unit 1: HA-struct" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/HA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/HA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918874 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/HA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/HA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607094918874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DADDA-structural " "Found design unit 1: DADDA-structural" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918877 ""} { "Info" "ISGN_ENTITY_NAME" "1 DADDA " "Found entity 1: DADDA" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607094918877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/ieee_proposed/array_std.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/ieee_proposed/array_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_std " "Found design unit 1: array_std" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/ieee_proposed/array_std.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/ieee_proposed/array_std.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607094918878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-structural " "Found design unit 1: FA-structural" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918880 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607094918880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA-structural " "Found design unit 1: CSA-structural" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918881 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607094918881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607094918881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DADDA " "Elaborating entity \"DADDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1607094919022 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SUM DADDA.vhd(12) " "VHDL Signal Declaration warning at DADDA.vhd(12): used implicit default value for signal \"SUM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919028 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_12 DADDA.vhd(47) " "Verilog HDL or VHDL warning at DADDA.vhd(47): object \"internal_0_12\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607094919028 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_13 DADDA.vhd(48) " "Verilog HDL or VHDL warning at DADDA.vhd(48): object \"internal_0_13\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607094919028 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_14 DADDA.vhd(49) " "Verilog HDL or VHDL warning at DADDA.vhd(49): object \"internal_0_14\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607094919028 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_15 DADDA.vhd(50) " "Verilog HDL or VHDL warning at DADDA.vhd(50): object \"internal_0_15\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607094919028 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_16 DADDA.vhd(51) " "Verilog HDL or VHDL warning at DADDA.vhd(51): object \"internal_0_16\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607094919028 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_5 DADDA.vhd(57) " "VHDL Signal Declaration warning at DADDA.vhd(57): used implicit default value for signal \"internal_1_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919028 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_6 DADDA.vhd(58) " "VHDL Signal Declaration warning at DADDA.vhd(58): used implicit default value for signal \"internal_1_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_7 DADDA.vhd(59) " "VHDL Signal Declaration warning at DADDA.vhd(59): used implicit default value for signal \"internal_1_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_8 DADDA.vhd(60) " "VHDL Signal Declaration warning at DADDA.vhd(60): used implicit default value for signal \"internal_1_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_9 DADDA.vhd(61) " "VHDL Signal Declaration warning at DADDA.vhd(61): used implicit default value for signal \"internal_1_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_10 DADDA.vhd(62) " "VHDL Signal Declaration warning at DADDA.vhd(62): used implicit default value for signal \"internal_1_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_11 DADDA.vhd(63) " "VHDL Signal Declaration warning at DADDA.vhd(63): used implicit default value for signal \"internal_1_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_2_5 DADDA.vhd(70) " "VHDL Signal Declaration warning at DADDA.vhd(70): used implicit default value for signal \"internal_2_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_2_6 DADDA.vhd(71) " "VHDL Signal Declaration warning at DADDA.vhd(71): used implicit default value for signal \"internal_2_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_2_7 DADDA.vhd(72) " "VHDL Signal Declaration warning at DADDA.vhd(72): used implicit default value for signal \"internal_2_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_2_8 DADDA.vhd(73) " "VHDL Signal Declaration warning at DADDA.vhd(73): used implicit default value for signal \"internal_2_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_3_4 DADDA.vhd(78) " "VHDL Signal Declaration warning at DADDA.vhd(78): used implicit default value for signal \"internal_3_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_3_5 DADDA.vhd(79) " "VHDL Signal Declaration warning at DADDA.vhd(79): used implicit default value for signal \"internal_3_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_5_2 DADDA.vhd(86) " "VHDL Signal Declaration warning at DADDA.vhd(86): used implicit default value for signal \"internal_5_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_6_0 DADDA.vhd(87) " "Verilog HDL or VHDL warning at DADDA.vhd(87): object \"internal_6_0\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_6_1 DADDA.vhd(88) " "Verilog HDL or VHDL warning at DADDA.vhd(88): object \"internal_6_1\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_0\[48..41\] DADDA.vhd(52) " "Using initial value X (don't care) for net \"internal_1_0\[48..41\]\" at DADDA.vhd(52)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 52 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_0\[21..14\] DADDA.vhd(52) " "Using initial value X (don't care) for net \"internal_1_0\[21..14\]\" at DADDA.vhd(52)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 52 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_1\[48..38\] DADDA.vhd(53) " "Using initial value X (don't care) for net \"internal_1_1\[48..38\]\" at DADDA.vhd(53)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 53 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_1\[18..13\] DADDA.vhd(53) " "Using initial value X (don't care) for net \"internal_1_1\[18..13\]\" at DADDA.vhd(53)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 53 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_2\[43..33\] DADDA.vhd(54) " "Using initial value X (don't care) for net \"internal_1_2\[43..33\]\" at DADDA.vhd(54)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_2\[19..11\] DADDA.vhd(54) " "Using initial value X (don't care) for net \"internal_1_2\[19..11\]\" at DADDA.vhd(54)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_3\[39..29\] DADDA.vhd(55) " "Using initial value X (don't care) for net \"internal_1_3\[39..29\]\" at DADDA.vhd(55)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 55 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_3\[19..11\] DADDA.vhd(55) " "Using initial value X (don't care) for net \"internal_1_3\[19..11\]\" at DADDA.vhd(55)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 55 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_4\[37..25\] DADDA.vhd(56) " "Using initial value X (don't care) for net \"internal_1_4\[37..25\]\" at DADDA.vhd(56)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 56 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_1_4\[19..9\] DADDA.vhd(56) " "Using initial value X (don't care) for net \"internal_1_4\[19..9\]\" at DADDA.vhd(56)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 56 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_0\[54..49\] DADDA.vhd(65) " "Using initial value X (don't care) for net \"internal_2_0\[54..49\]\" at DADDA.vhd(65)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 65 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_0\[13..8\] DADDA.vhd(65) " "Using initial value X (don't care) for net \"internal_2_0\[13..8\]\" at DADDA.vhd(65)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 65 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919029 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_1\[54..46\] DADDA.vhd(66) " "Using initial value X (don't care) for net \"internal_2_1\[54..46\]\" at DADDA.vhd(66)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 66 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_1\[10..7\] DADDA.vhd(66) " "Using initial value X (don't care) for net \"internal_2_1\[10..7\]\" at DADDA.vhd(66)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 66 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_2\[49..41\] DADDA.vhd(67) " "Using initial value X (don't care) for net \"internal_2_2\[49..41\]\" at DADDA.vhd(67)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 67 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_2\[11..5\] DADDA.vhd(67) " "Using initial value X (don't care) for net \"internal_2_2\[11..5\]\" at DADDA.vhd(67)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 67 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_3\[45..37\] DADDA.vhd(68) " "Using initial value X (don't care) for net \"internal_2_3\[45..37\]\" at DADDA.vhd(68)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_3\[11..5\] DADDA.vhd(68) " "Using initial value X (don't care) for net \"internal_2_3\[11..5\]\" at DADDA.vhd(68)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_4\[43..33\] DADDA.vhd(69) " "Using initial value X (don't care) for net \"internal_2_4\[43..33\]\" at DADDA.vhd(69)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_2_4\[12..3\] DADDA.vhd(69) " "Using initial value X (don't care) for net \"internal_2_4\[12..3\]\" at DADDA.vhd(69)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_3_0\[58..55\] DADDA.vhd(74) " "Using initial value X (don't care) for net \"internal_3_0\[58..55\]\" at DADDA.vhd(74)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 74 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_3_0\[7..4\] DADDA.vhd(74) " "Using initial value X (don't care) for net \"internal_3_0\[7..4\]\" at DADDA.vhd(74)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 74 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_3_1\[58..52\] DADDA.vhd(75) " "Using initial value X (don't care) for net \"internal_3_1\[58..52\]\" at DADDA.vhd(75)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_3_1\[4..3\] DADDA.vhd(75) " "Using initial value X (don't care) for net \"internal_3_1\[4..3\]\" at DADDA.vhd(75)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_3_2\[53..47\] DADDA.vhd(76) " "Using initial value X (don't care) for net \"internal_3_2\[53..47\]\" at DADDA.vhd(76)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 76 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_3_2\[5..1\] DADDA.vhd(76) " "Using initial value X (don't care) for net \"internal_3_2\[5..1\]\" at DADDA.vhd(76)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 76 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_3_3\[49..43\] DADDA.vhd(77) " "Using initial value X (don't care) for net \"internal_3_3\[49..43\]\" at DADDA.vhd(77)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 77 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_3_3\[6..2\] DADDA.vhd(77) " "Using initial value X (don't care) for net \"internal_3_3\[6..2\]\" at DADDA.vhd(77)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 77 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_4_0\[60..59\] DADDA.vhd(80) " "Using initial value X (don't care) for net \"internal_4_0\[60..59\]\" at DADDA.vhd(80)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 80 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_4_0\[3..2\] DADDA.vhd(80) " "Using initial value X (don't care) for net \"internal_4_0\[3..2\]\" at DADDA.vhd(80)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 80 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_4_1\[60..59\] DADDA.vhd(81) " "Using initial value X (don't care) for net \"internal_4_1\[60..59\]\" at DADDA.vhd(81)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 81 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_4_1\[57..56\] DADDA.vhd(81) " "Using initial value X (don't care) for net \"internal_4_1\[57..56\]\" at DADDA.vhd(81)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 81 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_4_2\[55..51\] DADDA.vhd(82) " "Using initial value X (don't care) for net \"internal_4_2\[55..51\]\" at DADDA.vhd(82)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 82 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_4_2\[2..0\] DADDA.vhd(82) " "Using initial value X (don't care) for net \"internal_4_2\[2..0\]\" at DADDA.vhd(82)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 82 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919030 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_5_0\[62..61\] DADDA.vhd(84) " "Using initial value X (don't care) for net \"internal_5_0\[62..61\]\" at DADDA.vhd(84)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 84 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919031 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_5_0\[1\] DADDA.vhd(84) " "Using initial value X (don't care) for net \"internal_5_0\[1\]\" at DADDA.vhd(84)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 84 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919031 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_5_1\[62..61\] DADDA.vhd(85) " "Using initial value X (don't care) for net \"internal_5_1\[62..61\]\" at DADDA.vhd(85)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 85 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919031 "|DADDA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_5_1\[59..58\] DADDA.vhd(85) " "Using initial value X (don't care) for net \"internal_5_1\[59..58\]\" at DADDA.vhd(85)" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 85 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1607094919031 "|DADDA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_1 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_1\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_1" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA CSA:CSA_1\|FA:\\compressor_generate:0:compr " "Elaborating entity \"FA\" for hierarchy \"CSA:CSA_1\|FA:\\compressor_generate:0:compr\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" "\\compressor_generate:0:compr" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA CSA:CSA_1\|FA:\\compressor_generate:0:compr\|HA:HALF1 " "Elaborating entity \"HA\" for hierarchy \"CSA:CSA_1\|FA:\\compressor_generate:0:compr\|HA:HALF1\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" "HALF1" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_2 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_2\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_2" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_3 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_3\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_3" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_4 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_4\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_4" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_5 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_5\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_5" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_6 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_6\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_6" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_7 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_7\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_7" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_8 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_8\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_8" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_9 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_9\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_9" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_10 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_10\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_10" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_11 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_11\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_11" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_12 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_12\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_12" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_13 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_13\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_13" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_14 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_14\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_14" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA_15 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA_15\"" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "CSA_15" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607094919801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607094920356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  4 16:15:20 2020 " "Processing ended: Fri Dec  4 16:15:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607094920356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607094920356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607094920356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1607094920356 ""}
