# Verilog
BCD Adder
![](bcd_adder/bcd_adder.jpg)
Dual Address RAM
![](dual_address_ram/dual_address_ram1.jpg)
![](dual_address_ram/dual_address_ram2.jpg)
![](dual_address_ram/dual_address_ram3.jpg)
Restoring and Non Restoring Division
![](Restoring%20and%20Non%20Restoring%20Division/Non%20Restoring%20Division%20Radix%202.jpg)
![](Restoring%20and%20Non%20Restoring%20Division/Restoring%20Division%20Radix%202.jpg)
![](Restoring%20and%20Non%20Restoring%20Division/Restoring%20Division%20Radix%204.jpg)
Universal Shift Register
![](Universal_Shift_Register/Universal_shift_reg.jpg)
