// Seed: 3976488643
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  logic [1 : -1] id_8, id_9, id_10, id_11, id_12, id_13 = 1, id_14, id_15;
endmodule
module module_1 #(
    parameter id_2 = 32'd3
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_13,
      id_10,
      id_5,
      id_12
  );
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_14;
  assign id_5[id_2==id_2] = 'b0;
endmodule
