# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../jahwa_daq_system.ip_repo/axi_clock_divider_1.0/hdl/clock_divider.v" \
"../../../../../../jahwa_daq_system.ip_repo/axi_clock_divider_1.0/hdl/tb_clock_divider.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
