# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 -O3 --x-assign fast --x-initial fast --noassert --bbox-sys -Wno-STMTDLY -Wno-UNOPTFLAT -Wno-WIDTH -Wno-lint -Wno-COMBDLY -Wno-INITIALDLY --autoflush --coverage --threads 1 -DBSV_RESET_FIFO_HEAD -DBSV_RESET_FIFO_ARRAY --output-split 20000 --output-split-ctrace 10000 --top-module fulladd --vpi -LDFLAGS -L /home/divya/cocotb_tests/tests/adder/test/build                 -lvpi -lgpi -lcocotb -lgpilog -lcocotbutils /home/divya/cocotb_tests/tests/adder/hdl/adder.v sim_build/verilator.cpp"
S   5083192  3287627  1577556158   632347752  1577556158   632347752 "/home/divya/Downloads/cocotb_river/cocotb-verilator/verilator//bin/verilator_bin"
S       216  5250277  1577895085     1702519  1577895084   937699332 "/home/divya/cocotb_tests/tests/adder/hdl/adder.v"
T      9484  5510751  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd.cpp"
T      3076  5510750  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd.h"
T      1948  5510754  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd.mk"
T      4875  5510752  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd__Slow.cpp"
T       588  5510748  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd__Syms.cpp"
T       879  5510749  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd__Syms.h"
T       422  5510755  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd__ver.d"
T         0        0  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd__verFiles.dat"
T      1300  5510753  1577895181   482616791  1577895181   482616791 "sim_build/Vfulladd_classes.mk"
