// Copyright 2020-2021 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include <driver/dma.h>
#include <driver/gpio.h>
#include <driver/int.h>
#include <driver/spi.h>
#include "clock_driver.h"
#include "dma_hal.h"
#include "gpio_driver.h"
#include "icu_driver.h"
#include <common/bk_include.h>
#include <os/mem.h>
#include "power_driver.h"
#include <os/os.h>
#include "spi_driver.h"
#include "spi_hal.h"
#include "spi_statis.h"
#include "spi_config.h"
#include "sys_driver.h"
#include "bk_misc.h"
#if CONFIG_SPE
#include "security.h"
#endif
#if CONFIG_SPI_PM_CB_SUPPORT || CONFIG_PM_AP_FAST_BOOT_ENABLE
#include <modules/pm.h>
#endif
#if CONFIG_PM_AP_FAST_BOOT_ENABLE
#include "cmsis_gcc.h"
#endif

#include "interrupt.h"

#ifdef CONFIG_FREERTOS_SMP
#include "spinlock.h"
static SPINLOCK_SECTION volatile spinlock_t spi_spin_lock = SPIN_LOCK_INIT;
#endif // CONFIG_FREERTOS_SMP

typedef struct {
	spi_hal_t hal;
	uint8_t id_init_bits;
	uint8_t * tx_buf;
	uint32_t tx_size;
	uint8_t * rx_buf;
	uint32_t rx_size;
	volatile uint32_t rx_offset;
	bool is_tx_blocked;
	bool is_sw_tx_finished;
	bool is_rx_blocked;
	beken_semaphore_t tx_sema;
	beken_semaphore_t rx_sema;
	dma_id_t spi_tx_dma_chan;
	dma_id_t spi_rx_dma_chan;
	bool dma_inited;
#if CONFIG_SPI_DMA
	/* kept so the channels can be reprogrammed after a power loss without the
	 * original spi_config_t (see spi_fast_resume) */
	dma_data_width_t spi_tx_dma_width;
	dma_data_width_t spi_rx_dma_width;
#endif
#if CONFIG_SPI_PM_CB_SUPPORT
	uint32_t pm_backup[SPI_PM_BACKUP_REG_NUM];
	uint8_t pm_backup_is_valid;
#endif
} spi_driver_t;

typedef struct {
	spi_isr_t callback;
	void *param;
} spi_callback_t;

#define SPI_RETURN_ON_NOT_INIT() do {\
	if (!s_spi_driver_is_init) {\
		SPI_LOGE("SPI driver not init\r\n");\
		return BK_ERR_SPI_NOT_INIT;\
	}\
} while(0)

#define SPI_RETURN_ON_ID_NOT_INIT(id) do {\
	if (!s_spi[id].id_init_bits) {\
		SPI_LOGE("SPI(%d) not init\r\n", id);\
		return BK_ERR_SPI_ID_NOT_INIT;\
	}\
} while(0)

#define SPI_RETURN_ON_INVALID_ID(id) do {\
	if ((id) >= SOC_SPI_UNIT_NUM) {\
		SPI_LOGE("SPI id number(%d) is invalid\r\n", (id));\
		return BK_ERR_SPI_INVALID_ID;\
	}\
} while(0)

#if CONFIG_SPE
#if (SOC_SPI_UNIT_NUM == 1)
#define SPI_CHECK_SECURE(id) do {\
	switch (id) {\
	case SPI_ID_0:\
		BK_ASSERT(DEV_IS_SECURE(SPI0) == 1);\
		break;\
	default:\
		break;\
	}\
} while(0)
#elif (SOC_SPI_UNIT_NUM == 2)
#define SPI_CHECK_SECURE(id) do {\
	switch (id) {\
	case SPI_ID_0:\
		BK_ASSERT(DEV_IS_SECURE(SPI0) == 1);\
		break;\
	case SPI_ID_1:\
		BK_ASSERT(DEV_IS_SECURE(SPI1) == 1);\
		break;\
	default:\
		break;\
	}\
} while(0)
#elif (SOC_SPI_UNIT_NUM == 3)
#define SPI_CHECK_SECURE(id) do {\
	switch (id) {\
	case SPI_ID_0:\
		BK_ASSERT(DEV_IS_SECURE(SPI0) == 1);\
		break;\
	case SPI_ID_1:\
		BK_ASSERT(DEV_IS_SECURE(SPI1) == 1);\
		break;\
	case SPI_ID_2:\
		BK_ASSERT(DEV_IS_SECURE(SPI2) == 1);\
		break;\
	default:\
		break;\
	}\
} while(0)
#elif (SOC_SPI_UNIT_NUM >= 4)
#define SPI_CHECK_SECURE(id) do {\
	switch (id) {\
	case SPI_ID_0:\
		BK_ASSERT(DEV_IS_SECURE(SPI0) == 1);\
		break;\
	case SPI_ID_1:\
		BK_ASSERT(DEV_IS_SECURE(SPI1) == 1);\
		break;\
	case SPI_ID_2:\
		BK_ASSERT(DEV_IS_SECURE(SPI2) == 1);\
		break;\
	case SPI_ID_3:\
		BK_ASSERT(DEV_IS_SECURE(SPI3) == 1);\
		break;\
	default:\
		break;\
	}\
} while(0)
#endif
#else
#define SPI_CHECK_SECURE(id)
#endif

static spi_driver_t s_spi[SOC_SPI_UNIT_NUM] = {
	{
		.hal.hw = (spi_hw_t *)(SOC_SPI_REG_BASE),
	},
#if (SOC_SPI_UNIT_NUM > 1)
	{
		.hal.hw = (spi_hw_t *)(SOC_SPI1_REG_BASE),
	},
#endif
#if(SOC_SPI_UNIT_NUM > 2)
	{
		.hal.hw = (spi_hw_t *)(SOC_SPI2_REG_BASE),
	},
#endif
#if(SOC_SPI_UNIT_NUM > 3)
	{
		.hal.hw = (spi_hw_t *)(SOC_SPI3_REG_BASE),
	},
#endif
};

#if CONFIG_PM_AP_FAST_BOOT_ENABLE
#define SPI_FAST_BACKUP_REG_NUM (3U)

typedef struct {
	uint32_t regs[SOC_SPI_UNIT_NUM][SPI_FAST_BACKUP_REG_NUM];
	uint32_t valid_mask;
	bool registered;
} spi_fast_pm_context_t;

static spi_fast_pm_context_t s_spi_fast_pm;
#endif

static bool s_spi_driver_is_init = false;
#if CONFIG_SPI_DMA
/* Serializes DMA channel alloc/free bookkeeping in bk_spi_init/bk_spi_deinit so
 * concurrent init/deinit (across ids, or racing on the same id) cannot double
 * allocate or leak channels. The DMA pool itself is already critical-section
 * protected; this mutex only guards the per-id s_spi[] channel bookkeeping. */
static beken_mutex_t s_spi_dma_mutex = NULL;
#endif
static volatile spi_id_t s_current_spi_dma_wr_id;
static volatile spi_id_t s_current_spi_dma_rd_id;
static spi_callback_t s_spi_rx_isr[SOC_SPI_UNIT_NUM] = {NULL};
static spi_callback_t s_spi_tx_finish_isr[SOC_SPI_UNIT_NUM] = {NULL};
static spi_callback_t s_spi_rx_finish_isr[SOC_SPI_UNIT_NUM] = {NULL};

static void spi_isr(void);
#if (SOC_SPI_UNIT_NUM > 1)
static void spi2_isr(void);
#endif
#if (SOC_SPI_UNIT_NUM > 2)
static void spi3_isr(void);
#endif
#if (SOC_SPI_UNIT_NUM > 3)
static void spi4_isr(void);
#endif

static inline uint32_t spi_enter_critical()
{
       uint32_t flags = rtos_disable_int();

#ifdef CONFIG_FREERTOS_SMP
       spin_lock(&spi_spin_lock);
#endif // CONFIG_FREERTOS_SMP

       return flags;
}

static inline void spi_exit_critical(uint32_t flags)
{
#ifdef CONFIG_FREERTOS_SMP
       spin_unlock(&spi_spin_lock);
#endif // CONFIG_FREERTOS_SMP

       rtos_enable_int(flags);
}

bk_err_t bk_spi_set_role(spi_id_t id, spi_role_t role)
{
	if(role == SPI_ROLE_SLAVE) {
		spi_hal_set_role_slave(&s_spi[id].hal);
	} else {
		spi_hal_set_role_master(&s_spi[id].hal);
	}
	return BK_OK;
}

bk_err_t bk_spi_clear_tx_fifo(spi_id_t id)
{
	spi_hal_clear_tx_fifo(&s_spi[id].hal);
	return BK_OK;
}

bk_err_t bk_spi_clear_rx_fifo(spi_id_t id)
{
	spi_hal_clear_rx_fifo(&s_spi[id].hal);
	return BK_OK;
}

#if (CONFIG_SYSTEM_CTRL)
static void spi_clock_enable(spi_id_t id)
{
	switch(id)
	{
		case SPI_ID_0:
			bk_pm_clock_ctrl(CLK_PWR_ID_SPI0, CLK_PWR_CTRL_PWR_UP);
			break;
#if (SOC_SPI_UNIT_NUM > 1)
		case SPI_ID_1:
			bk_pm_clock_ctrl(CLK_PWR_ID_SPI1, CLK_PWR_CTRL_PWR_UP);
			break;
#endif
#if (SOC_SPI_UNIT_NUM > 2)
		case SPI_ID_2:
			bk_pm_clock_ctrl(CLK_PWR_ID_SPI2, CLK_PWR_CTRL_PWR_UP);
			break;
#endif
#if (SOC_SPI_UNIT_NUM > 3)
		case SPI_ID_3:
			bk_pm_clock_ctrl(CLK_PWR_ID_SPI3, CLK_PWR_CTRL_PWR_UP);
			break;
#endif
		default:
			break;
    }
}

static void spi_clock_disable(spi_id_t id)
{
	switch(id)
	{
		case SPI_ID_0:
			bk_pm_clock_ctrl(CLK_PWR_ID_SPI0, CLK_PWR_CTRL_PWR_DOWN);
			break;
#if (SOC_SPI_UNIT_NUM > 1)
		case SPI_ID_1:
			bk_pm_clock_ctrl(CLK_PWR_ID_SPI1, CLK_PWR_CTRL_PWR_DOWN);
			break;
#endif
#if (SOC_SPI_UNIT_NUM > 2)
		case SPI_ID_2:
			bk_pm_clock_ctrl(CLK_PWR_ID_SPI2, CLK_PWR_CTRL_PWR_DOWN);
			break;
#endif
#if (SOC_SPI_UNIT_NUM > 3)
		case SPI_ID_3:
			bk_pm_clock_ctrl(CLK_PWR_ID_SPI3, CLK_PWR_CTRL_PWR_DOWN);
			break;
#endif
		default:
			break;
	}
}

static uint32_t spi_get_int_src(spi_id_t id)
{
	uint32_t int_src = INT_SRC_SPI0;
	switch(id)
	{
		case SPI_ID_0:
			int_src = INT_SRC_SPI0;
			break;
#if (SOC_SPI_UNIT_NUM > 1)
		case SPI_ID_1:
			int_src = INT_SRC_SPI1;
			break;
#endif
#if (SOC_SPI_UNIT_NUM > 2)
		case SPI_ID_2:
			int_src = INT_SRC_SPI2;
			break;
#endif
#if (SOC_SPI_UNIT_NUM > 3)
		case SPI_ID_3:
			int_src = INT_SRC_SPI3;
			break;
#endif
		default:
			break;
	}
	return int_src;
}

static void spi_interrupt_enable(spi_id_t id)
{
	uint32_t int_src = spi_get_int_src(id);
#if CONFIG_SOC_SMP
	sys_drv_set_int_en(CPU2_CORE_ID, int_src, 1);
#else
	sys_drv_set_int_en(rtos_get_core_id(), int_src, 1);
#endif
}

static void spi_interrupt_disable(spi_id_t id)
{
	uint32_t int_src = spi_get_int_src(id);
#if CONFIG_SOC_SMP
	sys_drv_set_int_en(CPU2_CORE_ID, int_src, 0);
#else
	sys_drv_set_int_en(rtos_get_core_id(), int_src, 0);
#endif
}
#endif

#if CONFIG_USR_GPIO_CFG_EN
#define SPI_SET_PIN(id) do {\
	gpio_dev_map_by_func(GPIO_DEV_SPI##id##_CSN);\
	gpio_dev_map_by_func(GPIO_DEV_SPI##id##_SCK);\
	gpio_dev_map_by_func(GPIO_DEV_SPI##id##_MOSI);\
	gpio_dev_map_by_func(GPIO_DEV_SPI##id##_MISO);\
} while(0)
#endif

static void spi_init_gpio(spi_id_t id)
{
#if CONFIG_USR_GPIO_CFG_EN
	switch (id) {
	case SPI_ID_0:
		SPI_SET_PIN(0);
		break;
#if (SOC_SPI_UNIT_NUM > 1)
	case SPI_ID_1:
		SPI_SET_PIN(1);
		break;
#endif
#if (SOC_SPI_UNIT_NUM > 2)
	case SPI_ID_2:
		SPI_SET_PIN(2);
		break;
#endif
#if (SOC_SPI_UNIT_NUM > 3)
	case SPI_ID_3:
		SPI_SET_PIN(3);
		break;
#endif
	default:
		break;
	}
#endif
}

/* 1. power up spi
 * 2. set clk
 * 3. set gpio as spi
 * 4. icu enable interrupt
 */
static bk_err_t spi_id_init_common(spi_id_t id)
{
	int ret = 0;

#if (CONFIG_SYSTEM_CTRL)
	spi_clock_enable(id);
	spi_interrupt_enable(id);
#else
	power_up_spi(id);
	clk_set_spi_clk_26m(id);
	icu_enable_spi_interrupt(id);
#endif
	spi_init_gpio(id);

	if (s_spi[id].tx_sema == NULL) {
		ret = rtos_init_semaphore(&(s_spi[id].tx_sema), 1);
		BK_ASSERT(kNoErr == ret); /* ASSERT VERIFIED */
	}
	if (s_spi[id].rx_sema == NULL) {
		ret = rtos_init_semaphore(&(s_spi[id].rx_sema), 1);
		BK_ASSERT(kNoErr == ret); /* ASSERT VERIFIED */
	}
	s_spi[id].is_tx_blocked = false;
	s_spi[id].is_sw_tx_finished = true;
	s_spi[id].is_rx_blocked = false;
	s_spi[id].id_init_bits |= BIT(id);

	return ret;
}

static void spi_id_deinit_common(spi_id_t id)
{
	spi_hal_stop_common(&s_spi[id].hal);

#if (CONFIG_SYSTEM_CTRL)
	spi_clock_disable(id);
	spi_interrupt_disable(id);
#else
	icu_disable_spi_interrupt(id);
	power_down_spi(id);
#endif

	// Release any tasks waiting on semaphores before deleting them
	if (s_spi[id].is_tx_blocked && s_spi[id].tx_sema != NULL) {
		rtos_set_semaphore(&s_spi[id].tx_sema);
		s_spi[id].is_tx_blocked = false;
	}
	if (s_spi[id].is_rx_blocked && s_spi[id].rx_sema != NULL) {
		rtos_set_semaphore(&s_spi[id].rx_sema);
		s_spi[id].is_rx_blocked = false;
	}

	// Only deinit semaphores if they were initialized
	if (s_spi[id].tx_sema != NULL) {
		rtos_deinit_semaphore(&(s_spi[id].tx_sema));
		s_spi[id].tx_sema = NULL;
	}
	if (s_spi[id].rx_sema != NULL) {
		rtos_deinit_semaphore(&(s_spi[id].rx_sema));
		s_spi[id].rx_sema = NULL;
	}
	s_spi[id].id_init_bits &= ~BIT(id);
}

static void spi_id_write_bytes_common(spi_id_t id)
{
	for (int i = 0; i < s_spi[id].tx_size; i++) {
		BK_WHILE (!spi_hal_is_tx_fifo_wr_ready(&s_spi[id].hal));
		spi_hal_write_byte(&s_spi[id].hal, s_spi[id].tx_buf[i]);
	}
}

static uint32_t spi_id_read_bytes_common(spi_id_t id)
{
	uint16_t data = 0;
	uint32_t offset = s_spi[id].rx_offset;

	while (spi_hal_read_byte(&s_spi[id].hal, &data) == BK_OK) {
		if ((s_spi[id].rx_buf) && (offset < s_spi[id].rx_size)) {
			s_spi[id].rx_buf[offset++] = (uint8_t)data;
		}
	}
	s_spi[id].rx_offset = offset;
	SPI_LOGV("spi offset:%d\r\n", s_spi[id].rx_offset);
	return offset;
}

#if CONFIG_SPI_DMA

static void spi_dma_tx_finish_handler(dma_id_t id)
{
	SPI_LOGV("[%s] spi_id:%d\r\n", __func__, s_current_spi_dma_wr_id);

	if (s_spi_tx_finish_isr[s_current_spi_dma_wr_id].callback){
		s_spi_tx_finish_isr[s_current_spi_dma_wr_id].callback(s_current_spi_dma_wr_id,s_spi_tx_finish_isr[s_current_spi_dma_wr_id].param);
	}
	if (s_spi[s_current_spi_dma_wr_id].is_tx_blocked) {
		rtos_set_semaphore(&s_spi[s_current_spi_dma_wr_id].tx_sema);
		s_spi[s_current_spi_dma_wr_id].is_tx_blocked = false;
	}
}

static void spi_dma_rx_finish_handler(dma_id_t id)
{
	SPI_LOGV("[%s] spi_id:%d\r\n", __func__, s_current_spi_dma_rd_id);
	if (s_spi_rx_finish_isr[s_current_spi_dma_rd_id].callback){
		s_spi_rx_finish_isr[s_current_spi_dma_rd_id].callback(s_current_spi_dma_rd_id,s_spi_rx_finish_isr[s_current_spi_dma_rd_id].param);
	}
	if (s_spi[s_current_spi_dma_rd_id].is_rx_blocked) {
		rtos_set_semaphore(&s_spi[s_current_spi_dma_rd_id].rx_sema);
		s_spi[s_current_spi_dma_rd_id].is_rx_blocked = false;
	}
}

static void spi_dma_tx_init(spi_id_t id, dma_id_t spi_tx_dma_chan, dma_data_width_t spi_tx_dma_width)
{
	dma_config_t dma_config = {0};
	spi_int_config_t int_cfg_table[] = SPI_INT_CONFIG_TABLE;

	s_spi[id].spi_tx_dma_chan = spi_tx_dma_chan;
	s_spi[id].spi_tx_dma_width = spi_tx_dma_width;

	dma_config.mode = DMA_WORK_MODE_SINGLE;
	dma_config.chan_prio = 0;
	dma_config.src.dev = DMA_DEV_DTCM;
	dma_config.src.width = DMA_DATA_WIDTH_32BITS;
	dma_config.src.addr_inc_en = DMA_ADDR_INC_ENABLE;
	dma_config.src.addr_loop_en = DMA_ADDR_LOOP_DISABLE;
	dma_config.dst.width = spi_tx_dma_width;
	dma_config.dst.start_addr = (uint32_t)&s_spi[id].hal.hw->data.v;
	dma_config.dst.dev = int_cfg_table[id].dma_dev;

	BK_LOG_ON_ERR(bk_dma_init(spi_tx_dma_chan, &dma_config));
	BK_LOG_ON_ERR(bk_dma_register_isr(spi_tx_dma_chan, NULL, spi_dma_tx_finish_handler));
	BK_LOG_ON_ERR(bk_dma_enable_finish_interrupt(spi_tx_dma_chan));
#if CONFIG_SPE
	BK_LOG_ON_ERR(bk_dma_set_dest_sec_attr(spi_tx_dma_chan, DMA_ATTR_SEC));
	BK_LOG_ON_ERR(bk_dma_set_src_sec_attr(spi_tx_dma_chan, DMA_ATTR_SEC));
#endif
}

static void spi_dma_rx_init(spi_id_t id, dma_id_t spi_rx_dma_chan, dma_data_width_t spi_rx_dma_width)
{
	dma_config_t dma_config = {0};
	spi_int_config_t int_cfg_table[] = SPI_RX_INT_CONFIG_TABLE;

	s_spi[id].spi_rx_dma_chan = spi_rx_dma_chan;
	s_spi[id].spi_rx_dma_width = spi_rx_dma_width;

	dma_config.mode = DMA_WORK_MODE_SINGLE;
	dma_config.chan_prio = 0;
	dma_config.src.dev = int_cfg_table[id].dma_dev;
	dma_config.src.width = spi_rx_dma_width;
	dma_config.src.start_addr = (uint32_t)&s_spi[id].hal.hw->data.v;
	dma_config.dst.dev = DMA_DEV_DTCM;
	dma_config.dst.width = DMA_DATA_WIDTH_32BITS;
	dma_config.dst.addr_inc_en = DMA_ADDR_INC_ENABLE;
	dma_config.dst.addr_loop_en = DMA_ADDR_LOOP_DISABLE;

	BK_LOG_ON_ERR(bk_dma_init(spi_rx_dma_chan, &dma_config));
	BK_LOG_ON_ERR(bk_dma_register_isr(spi_rx_dma_chan, NULL, spi_dma_rx_finish_handler));
	BK_LOG_ON_ERR(bk_dma_enable_finish_interrupt(spi_rx_dma_chan));
#if CONFIG_SPE
	BK_LOG_ON_ERR(bk_dma_set_dest_sec_attr(spi_rx_dma_chan, DMA_ATTR_SEC));
	BK_LOG_ON_ERR(bk_dma_set_src_sec_attr(spi_rx_dma_chan, DMA_ATTR_SEC));
#endif
}

/* Release the DMA channels owned by an SPI id. Caller must hold s_spi_dma_mutex.
 * Idempotent: safe to call when nothing is allocated. */
static void spi_dma_chan_release_locked(spi_id_t id)
{
	spi_int_config_t tx_cfg_table[] = SPI_INT_CONFIG_TABLE;
	spi_int_config_t rx_cfg_table[] = SPI_RX_INT_CONFIG_TABLE;

	if (s_spi[id].spi_tx_dma_chan < DMA_ID_MAX) {
		bk_dma_deinit(s_spi[id].spi_tx_dma_chan);
		bk_dma_free(tx_cfg_table[id].dma_dev, s_spi[id].spi_tx_dma_chan);
		s_spi[id].spi_tx_dma_chan = DMA_ID_MAX;
	}
	if (s_spi[id].spi_rx_dma_chan < DMA_ID_MAX) {
		bk_dma_deinit(s_spi[id].spi_rx_dma_chan);
		bk_dma_free(rx_cfg_table[id].dma_dev, s_spi[id].spi_rx_dma_chan);
		s_spi[id].spi_rx_dma_chan = DMA_ID_MAX;
	}
	s_spi[id].dma_inited = false;
}

/* Allocate and initialize the tx/rx DMA channels for an SPI id. The channels
 * are owned by the driver (allocated here, released in bk_spi_deinit); callers
 * no longer need to allocate them. user_id comes from the per-id GSPIx dma_dev
 * so each id uses distinct channels. */
static bk_err_t spi_dma_init(spi_id_t id, const spi_config_t *config)
{
	spi_int_config_t tx_cfg_table[] = SPI_INT_CONFIG_TABLE;
	spi_int_config_t rx_cfg_table[] = SPI_RX_INT_CONFIG_TABLE;
	dma_data_width_t width = (config->bit_width == SPI_BIT_WIDTH_16BITS) ?
				DMA_DATA_WIDTH_16BITS : DMA_DATA_WIDTH_8BITS;
	dma_id_t tx_chan, rx_chan;

	rtos_lock_mutex(&s_spi_dma_mutex);

	/* Guard against re-init without deinit leaking previously owned channels. */
	if (s_spi[id].dma_inited) {
		spi_dma_chan_release_locked(id);
	}

	tx_chan = bk_dma_alloc(tx_cfg_table[id].dma_dev);
	if (tx_chan >= DMA_ID_MAX) {
		rtos_unlock_mutex(&s_spi_dma_mutex);
		SPI_LOGE("spi(%d) alloc tx dma chan fail\r\n", id);
		return BK_ERR_NO_MEM;
	}
	rx_chan = bk_dma_alloc(rx_cfg_table[id].dma_dev);
	if (rx_chan >= DMA_ID_MAX) {
		bk_dma_free(tx_cfg_table[id].dma_dev, tx_chan);
		rtos_unlock_mutex(&s_spi_dma_mutex);
		SPI_LOGE("spi(%d) alloc rx dma chan fail\r\n", id);
		return BK_ERR_NO_MEM;
	}

	spi_dma_tx_init(id, tx_chan, width); /* stores tx_chan into s_spi[id] */
	spi_dma_rx_init(id, rx_chan, width); /* stores rx_chan into s_spi[id] */
	s_spi[id].dma_inited = true;

	rtos_unlock_mutex(&s_spi_dma_mutex);
	return BK_OK;
}

#endif /* CONFIG_SPI_DMA */

#if (CONFIG_SPI_PM_CB_SUPPORT)
#define SPI_PM_CHECK_RESTORE(id) do {\
	if ((id == SPI_ID_1) && bk_pm_module_lv_sleep_state_get(PM_DEV_ID_SPI_2)) {\
		bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI1, PM_POWER_MODULE_STATE_ON);\
		bk_spi_restore(0, (void *)id);\
		bk_pm_module_lv_sleep_state_clear(PM_DEV_ID_SPI_2); \
	}\
} while(0)

static int bk_spi_backup(uint64_t sleep_time, void *args)
{
	spi_id_t id = (spi_id_t)args;
	SPI_RETURN_ON_NOT_INIT();
	// SPI_RETURN_ON_ID_NOT_INIT(id);
	if (!s_spi[id].pm_backup_is_valid)
	{
		s_spi[id].pm_backup_is_valid = 1;
		spi_hal_backup(&s_spi[id].hal, &s_spi[id].pm_backup[0]);
		spi_clock_disable(id);
	}
	return BK_OK;
}
static int bk_spi_restore(uint64_t sleep_time, void *args)
{
	spi_id_t id = (spi_id_t)args;
	SPI_RETURN_ON_NOT_INIT();
	//SPI_RETURN_ON_ID_NOT_INIT(id);
	if (s_spi[id].pm_backup_is_valid)
	{
		spi_clock_enable(id);
		spi_hal_restore(&s_spi[id].hal, &s_spi[id].pm_backup[0]);
		s_spi[id].pm_backup_is_valid = 0;
	}
	return BK_OK;
}
#else
#define SPI_PM_CHECK_RESTORE(id)
#endif

#if CONFIG_PM_AP_FAST_BOOT_ENABLE
static bk_err_t spi_fast_quiesce(void *arg)
{
	(void)arg;

	for (spi_id_t id = SPI_ID_0; id < SPI_ID_MAX; id++) {
		spi_hw_t *hw = s_spi[id].hal.hw;

		if (s_spi[id].is_tx_blocked || s_spi[id].is_rx_blocked ||
			hw->cfg.tx_en || hw->cfg.rx_en) {
			return BK_ERR_BUSY;
		}
	}
	return BK_OK;
}

static bk_err_t spi_fast_backup(void *arg)
{
	spi_fast_pm_context_t *ctx = arg;

	ctx->valid_mask = 0U;
	for (spi_id_t id = SPI_ID_0; id < SPI_ID_MAX; id++) {
		spi_hw_t *hw;

		/*
		 * Only keep-alive (still inited) units are saved. Dumping a
		 * deinited/unclocked SPI writes 0 back at restore, which clears
		 * clk_gate_bypass; later spi_hal_init() only sets soft_reset and
		 * leaves DMA request generation dead.
		 */
		if (!s_spi[id].id_init_bits) {
			continue;
		}
		hw = s_spi[id].hal.hw;
		ctx->regs[id][0] = hw->global_ctrl.v;
		ctx->regs[id][1] = hw->ctrl.v;
		ctx->regs[id][2] = hw->cfg.v;
		ctx->valid_mask |= BIT(id);
		hw->global_ctrl.v = 0U;
	}
	__DMB();
	return BK_OK;
}

static bk_err_t spi_fast_restore(void *arg)
{
	spi_fast_pm_context_t *ctx = arg;

	for (spi_id_t id = SPI_ID_0; id < SPI_ID_MAX; id++) {
		spi_hw_t *hw;

		if (!(ctx->valid_mask & BIT(id))) {
			continue;
		}
		hw = s_spi[id].hal.hw;
		hw->ctrl.v = ctx->regs[id][1];
		hw->cfg.v = ctx->regs[id][2];
		hw->global_ctrl.v = ctx->regs[id][0];
	}
	ctx->valid_mask = 0U;
	__DMB();
	return BK_OK;
}

/*
 * spi_fast_restore() above replays the SPI register file, but the TX/RX GDMA
 * channels this SPI owns lose their own configuration (req_mux, work mode,
 * addr inc/loop, finish interrupt, secure attrs) when BAKP loses power. A driver
 * that reprograms only address and length per transfer - which is what
 * bk_spi_dma_duplex_xfer() does - cannot bring those back, so a keep-alive SPI
 * would wait on tx_sema forever after a wake.
 *
 * Reprogram them here rather than relying on the GDMA driver to replay a
 * snapshot: the channel owner is the only party that knows the intended
 * configuration, and this is the same contract uart_fast_resume_dma() already
 * uses. bk_dma_alloc() is not called again - the channels stay owned across the
 * cycle, only the hardware is reconfigured.
 */
static bk_err_t spi_fast_resume(void *arg)
{
	(void)arg;

#if CONFIG_SPI_DMA
	for (spi_id_t id = SPI_ID_0; id < SPI_ID_MAX; id++) {
		if (!s_spi[id].id_init_bits || !s_spi[id].dma_inited) {
			continue;
		}
		spi_dma_tx_init(id, s_spi[id].spi_tx_dma_chan, s_spi[id].spi_tx_dma_width);
		spi_dma_rx_init(id, s_spi[id].spi_rx_dma_chan, s_spi[id].spi_rx_dma_width);
	}
#endif
	return BK_OK;
}

static const pm_ap_fast_pm_ops_t s_spi_fast_ops = {
	.name = "spi",
	.quiesce = spi_fast_quiesce,
	.backup = spi_fast_backup,
	.restore = spi_fast_restore,
	.resume = spi_fast_resume,
	.arg = &s_spi_fast_pm,
	.priority = PM_AP_FAST_PRIORITY_PERIPHERAL,
};
#endif

bk_err_t bk_spi_driver_init(void)
{
	if (s_spi_driver_is_init) {
		return BK_OK;
	}

	spi_int_config_t int_config_table[] = SPI_INT_CONFIG_TABLE;
	os_memset(&s_spi_rx_isr, 0, sizeof(s_spi_rx_isr));
	os_memset(&s_spi_tx_finish_isr, 0, sizeof(s_spi_tx_finish_isr));
	for (int id = SPI_ID_0; id < SPI_ID_MAX; id++) {
#if (CONFIG_SPI_PM_CB_SUPPORT)
		if (id == SPI_ID_0) {
			//SPI_ID_0 of BK7236 is in AON domain
		} else if (id == SPI_ID_1) {
			bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI1, PM_POWER_MODULE_STATE_ON);
		}
		/*TODO:if SPI2 and SPI3 have PM_POWER_SUB_MODULE_NAME_BAKP_SPIx support*/
		/*else if (id == SPI_ID_2) {
			bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI2, PM_POWER_MODULE_STATE_ON);
		} else if (id == SPI_ID_3) {
			bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI3, PM_POWER_MODULE_STATE_ON);
		}*/
#endif
		spi_int_config_t *cur_int_cfg = &int_config_table[id];
		//bk_int_isr_register(cur_int_cfg->int_src, cur_int_cfg->isr, NULL);
		bk_interrupt_register_m55sub_int(cur_int_cfg->int_src, cur_int_cfg->isr);
		s_spi[id].hal.id = id;
#if CONFIG_SPI_DMA
		s_spi[id].spi_tx_dma_chan = DMA_ID_MAX;
		s_spi[id].spi_rx_dma_chan = DMA_ID_MAX;
		s_spi[id].dma_inited = false;
#endif
	}
#if CONFIG_SPI_DMA
	if (s_spi_dma_mutex == NULL) {
		bk_err_t mret = rtos_init_mutex(&s_spi_dma_mutex);
		BK_ASSERT(kNoErr == mret); /* ASSERT VERIFIED */
	}
#endif
	spi_statis_init();

#if CONFIG_PM_AP_FAST_BOOT_ENABLE
	bk_err_t pm_ret = bk_pm_ap_fast_ops_register(&s_spi_fast_ops);
	if (pm_ret != BK_OK) {
		return pm_ret;
	}
	s_spi_fast_pm.registered = true;
#endif

	s_spi_driver_is_init = true;

#if CONFIG_CLI && CONFIG_SPI_TEST
	int bk_spi_register_cli_test_feature(void);
	bk_spi_register_cli_test_feature();
#endif

	return BK_OK;
}

bk_err_t bk_spi_driver_deinit(void)
{
	if (!s_spi_driver_is_init) {
		return BK_OK;
	}

#if CONFIG_PM_AP_FAST_BOOT_ENABLE
	if (s_spi_fast_pm.registered) {
		bk_err_t pm_ret = bk_pm_ap_fast_ops_unregister(&s_spi_fast_ops);
		if (pm_ret != BK_OK) {
			return pm_ret;
		}
		os_memset(&s_spi_fast_pm, 0, sizeof(s_spi_fast_pm));
	}
#endif

	spi_int_config_t int_cfg_table[] = SPI_INT_CONFIG_TABLE;
	for (int id = SPI_ID_0; id < SOC_SPI_UNIT_NUM; id++) {
		// Only deinit SPI units that were actually initialized
		if (s_spi[id].id_init_bits & BIT(id)) {
			spi_id_deinit_common(id);
		}
		bk_int_isr_unregister(int_cfg_table[id].int_src);
#if (CONFIG_SPI_PM_CB_SUPPORT)
		if (id == SPI_ID_0) {
			//SPI_ID_0 of BK7236 is in AON domain
		} else if (id == SPI_ID_1) {
			bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI1, PM_POWER_MODULE_STATE_OFF);
		}
		/*TODO:if SPI2 and SPI3 have PM_POWER_SUB_MODULE_NAME_BAKP_SPIx support*/
		/*else if (id == SPI_ID_2) {
			bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI2, PM_POWER_MODULE_STATE_OFF);
		} else if (id == SPI_ID_3) {
			bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI3, PM_POWER_MODULE_STATE_OFF);
		}*/
#endif
	}

#if CONFIG_SPI_DMA
	if (s_spi_dma_mutex != NULL) {
		rtos_deinit_mutex(&s_spi_dma_mutex);
		s_spi_dma_mutex = NULL;
	}
#endif

	s_spi_driver_is_init = false;

	return BK_OK;
}

bk_err_t bk_spi_init(spi_id_t id, const spi_config_t *config)
{
	BK_RETURN_ON_NULL(config);
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_CHECK_SECURE(id);

#if (CONFIG_SPI_PM_CB_SUPPORT)
	pm_cb_conf_t enter_config = {bk_spi_backup, (void *)id};
	if (id == SPI_ID_1) {
		bk_pm_module_lv_sleep_state_clear(PM_DEV_ID_SPI_2);
		bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI1, PM_POWER_MODULE_STATE_ON);
		bk_pm_sleep_register_cb(PM_MODE_LOW_VOLTAGE, PM_DEV_ID_SPI_2, &enter_config, NULL);
	}/* TODO:if SPI2 and SPI3 have PM_POWER_SUB_MODULE_NAME_BAKP_SPIx support */
	/*else if (id == SPI_ID_2) {
		bk_pm_module_lv_sleep_state_clear(PM_DEV_ID_SPI_2);
		bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI2, PM_POWER_MODULE_STATE_ON);
		bk_pm_sleep_register_cb(PM_MODE_LOW_VOLTAGE, PM_DEV_ID_SPI_2, &enter_config, NULL);
	}
	else if (id == SPI_ID_3) {
		bk_pm_module_lv_sleep_state_clear(PM_DEV_ID_SPI_3);
		bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI3, PM_POWER_MODULE_STATE_ON);
		bk_pm_sleep_register_cb(PM_MODE_LOW_VOLTAGE, PM_DEV_ID_SPI_3, &enter_config, NULL);
	}*/
#endif
	spi_id_init_common(id);
	spi_hal_init(&s_spi[id].hal);
	spi_hal_configure(&s_spi[id].hal, config);
	spi_hal_start_common(&s_spi[id].hal);
#if (CONFIG_SPI_DMA)
	if (config->dma_mode) {
		bk_err_t dma_ret = spi_dma_init(id, config);
		if (dma_ret != BK_OK) {
			spi_id_deinit_common(id);
			return dma_ret;
		}
	}
#endif

	return BK_OK;
}

bk_err_t bk_spi_deinit(spi_id_t id)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);

#if (CONFIG_SPI_DMA)
	rtos_lock_mutex(&s_spi_dma_mutex);
	if (s_spi[id].dma_inited) {
		spi_dma_chan_release_locked(id);
	}
	rtos_unlock_mutex(&s_spi_dma_mutex);
#endif

	spi_id_deinit_common(id);
#if (CONFIG_SPI_PM_CB_SUPPORT)
	if (id == SPI_ID_1) {
		bk_pm_sleep_unregister_cb(PM_MODE_LOW_VOLTAGE, PM_DEV_ID_SPI_2, true, true);
		bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI1, PM_POWER_MODULE_STATE_OFF);
	}/* if SPI2 and SPI3 are supported */
	/*else if (id == SPI_ID_2) {
		bk_pm_sleep_unregister_cb(PM_MODE_LOW_VOLTAGE, PM_DEV_ID_SPI_2, true, true);
		bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI2, PM_POWER_MODULE_STATE_OFF);
	} else if (id == SPI_ID_3) {
		bk_pm_sleep_unregister_cb(PM_MODE_LOW_VOLTAGE, PM_DEV_ID_SPI_3, true, true);
		bk_pm_module_vote_power_ctrl(PM_POWER_SUB_MODULE_NAME_BAKP_SPI3, PM_POWER_MODULE_STATE_OFF);
	}*/
#endif

	return BK_OK;
}

bk_err_t bk_spi_set_mode(spi_id_t id, spi_mode_t mode)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);

	spi_hal_t *hal = &s_spi[id].hal;
	switch (mode) {
	case SPI_POL_MODE_0:
		spi_hal_set_cpol(hal, SPI_POLARITY_LOW);
		spi_hal_set_cpha(hal, SPI_PHASE_1ST_EDGE);
		break;
	case SPI_POL_MODE_1:
		spi_hal_set_cpol(hal, SPI_POLARITY_LOW);
		spi_hal_set_cpha(hal, SPI_PHASE_2ND_EDGE);
		break;
	case SPI_POL_MODE_2:
		spi_hal_set_cpol(hal, SPI_POLARITY_HIGH);
		spi_hal_set_cpha(hal, SPI_PHASE_1ST_EDGE);
		break;
	case SPI_POL_MODE_3:
	default:
		spi_hal_set_cpol(hal, SPI_POLARITY_HIGH);
		spi_hal_set_cpha(hal, SPI_PHASE_2ND_EDGE);
		break;
	}
	return BK_OK;
}

bk_err_t bk_spi_set_bit_width(spi_id_t id, spi_bit_width_t bit_width)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	spi_hal_set_bit_width(&s_spi[id].hal, bit_width);
	return BK_OK;
}

bk_err_t bk_spi_set_wire_mode(spi_id_t id, spi_wire_mode_t wire_mode)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	spi_hal_set_wire_mode(&s_spi[id].hal, wire_mode);
	return BK_OK;
}

bk_err_t bk_spi_set_baud_rate(spi_id_t id, uint32_t baud_rate)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	spi_hal_set_baud_rate(&s_spi[id].hal, baud_rate);
	return BK_OK;
}

bk_err_t bk_spi_set_bit_order(spi_id_t id, spi_bit_order_t bit_order)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	spi_hal_set_first_bit(&s_spi[id].hal, bit_order);
	return BK_OK;
}

bk_err_t bk_spi_register_rx_isr(spi_id_t id, spi_isr_t isr, void *param)
{
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	uint32_t int_level = spi_enter_critical();
	s_spi_rx_isr[id].callback = isr;
	s_spi_rx_isr[id].param = param;
	spi_exit_critical(int_level);
	return BK_OK;
}

bk_err_t bk_spi_register_rx_finish_isr(spi_id_t id, spi_isr_t isr, void *param)
{
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	uint32_t int_level = spi_enter_critical();
	s_spi_rx_finish_isr[id].callback = isr;
	s_spi_rx_finish_isr[id].param = param;
	spi_exit_critical(int_level);
	return BK_OK;
}


bk_err_t bk_spi_register_tx_finish_isr(spi_id_t id, spi_isr_t isr, void *param)
{
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	uint32_t int_level = spi_enter_critical();
	s_spi_tx_finish_isr[id].callback = isr;
	s_spi_tx_finish_isr[id].param = param;
	spi_exit_critical(int_level);
	return BK_OK;
}

bk_err_t bk_spi_unregister_rx_isr(spi_id_t id)
{
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	uint32_t int_level = spi_enter_critical();
	s_spi_rx_isr[id].callback = NULL;
	s_spi_rx_isr[id].param = NULL;
	spi_exit_critical(int_level);
	return BK_OK;
}

bk_err_t bk_spi_unregister_rx_finish_isr(spi_id_t id)
{
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	uint32_t int_level = spi_enter_critical();
	s_spi_rx_finish_isr[id].callback = NULL;
	s_spi_rx_finish_isr[id].param = NULL;
	spi_exit_critical(int_level);
	return BK_OK;
}


bk_err_t bk_spi_unregister_tx_finish_isr(spi_id_t id)
{
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_PM_CHECK_RESTORE(id);
	uint32_t int_level = spi_enter_critical();
	s_spi_tx_finish_isr[id].callback = NULL;
	s_spi_tx_finish_isr[id].param = NULL;
	spi_exit_critical(int_level);
	return BK_OK;
}


bk_err_t bk_spi_write_bytes(spi_id_t id, const void *data, uint32_t size)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_RETURN_ON_ID_NOT_INIT(id);
	BK_RETURN_ON_NULL(data);
	SPI_PM_CHECK_RESTORE(id);

	uint32_t int_level = spi_enter_critical();
	s_spi[id].tx_buf = (uint8_t *)data;
	s_spi[id].tx_size = size;
	s_spi[id].is_sw_tx_finished = false;
	s_spi[id].is_tx_blocked = true;
	s_spi[id].rx_size = size;
	s_spi[id].rx_offset = 0;
	spi_hal_clear_tx_fifo(&s_spi[id].hal);
	spi_hal_set_tx_trans_len(&s_spi[id].hal, size);
#if CONFIG_SPI_SUPPORT_TX_FIFO_WR_READY
	spi_hal_disable_tx_fifo_int(&s_spi[id].hal);
#else
	spi_hal_enable_tx_fifo_int(&s_spi[id].hal);
#endif
	spi_hal_enable_tx(&s_spi[id].hal);
	spi_exit_critical(int_level);

#if CONFIG_SPI_SUPPORT_TX_FIFO_WR_READY
	s_spi[id].is_sw_tx_finished = true;
	spi_id_write_bytes_common(id); /* to solve slave write */
#endif

	rtos_get_semaphore(&s_spi[id].tx_sema, BEKEN_NEVER_TIMEOUT);

	int_level = spi_enter_critical();
	spi_hal_disable_tx_fifo_int(&s_spi[id].hal);
	spi_hal_disable_tx(&s_spi[id].hal);
	spi_exit_critical(int_level);

	return BK_OK;
}

bk_err_t bk_spi_read_bytes(spi_id_t id, void *data, uint32_t size)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_RETURN_ON_ID_NOT_INIT(id);
	BK_RETURN_ON_NULL(data);
	SPI_PM_CHECK_RESTORE(id);

	uint32_t int_level = spi_enter_critical();
	s_spi[id].rx_size = size;
	s_spi[id].rx_buf = (uint8_t *)data;
	s_spi[id].rx_offset = 0;
	s_spi[id].is_rx_blocked = true;
	spi_hal_set_rx_trans_len(&s_spi[id].hal, size);
	spi_hal_clear_rx_fifo(&s_spi[id].hal);
	spi_hal_enable_rx_fifo_int(&s_spi[id].hal);
	spi_hal_enable_rx_finish_int(&s_spi[id].hal);
	spi_hal_enable_rx(&s_spi[id].hal);
#if !CONFIG_SPI_SUPPORT_TX_FIFO_WR_READY
	/* special for bk7251, bk7251 need enable tx fifo int, otherwize spi_isr will not triggered */
	spi_hal_enable_tx_fifo_int(&s_spi[id].hal);
#endif
	spi_exit_critical(int_level);

	rtos_get_semaphore(&(s_spi[id].rx_sema), BEKEN_NEVER_TIMEOUT);

	int_level = spi_enter_critical();
	spi_hal_disable_rx(&s_spi[id].hal);
	spi_hal_disable_tx_fifo_int(&s_spi[id].hal);
	spi_hal_disable_rx_fifo_int(&s_spi[id].hal);
	s_spi[id].rx_size = 0;
	s_spi[id].rx_offset = 0;
	s_spi[id].rx_buf = NULL;
	spi_exit_critical(int_level);

	return BK_OK;
}

bk_err_t bk_spi_clr_tx(spi_id_t id)
{
    spi_hal_disable_tx_fifo_int(&s_spi[id].hal);
    spi_hal_disable_tx(&s_spi[id].hal);
    return BK_OK;
}

bk_err_t bk_spi_clr_rx(spi_id_t id)
{
    spi_hal_disable_rx(&s_spi[id].hal);
    spi_hal_disable_tx_fifo_int(&s_spi[id].hal);
    spi_hal_disable_rx_fifo_int(&s_spi[id].hal);
    s_spi[id].rx_size = 0;
    s_spi[id].rx_offset = 0;
    s_spi[id].rx_buf = NULL;
    return BK_OK;
}


bk_err_t bk_spi_write_bytes_async(spi_id_t id, const void *data, uint32_t size)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_RETURN_ON_ID_NOT_INIT(id);
	BK_RETURN_ON_NULL(data);
	SPI_PM_CHECK_RESTORE(id);

	uint32_t int_level = spi_enter_critical();
	s_spi[id].tx_buf = (uint8_t *)data;
	s_spi[id].tx_size = size;
	s_spi[id].is_sw_tx_finished = false;
	s_spi[id].is_tx_blocked = false;
	s_spi[id].rx_size = size;
	s_spi[id].rx_offset = 0;
	spi_hal_clear_tx_fifo(&s_spi[id].hal);
	spi_hal_set_tx_trans_len(&s_spi[id].hal, size);
#if CONFIG_SPI_SUPPORT_TX_FIFO_WR_READY
	spi_hal_disable_tx_fifo_int(&s_spi[id].hal);
#else
	spi_hal_enable_tx_fifo_int(&s_spi[id].hal);
#endif
	spi_hal_enable_tx(&s_spi[id].hal);
	spi_exit_critical(int_level);

#if CONFIG_SPI_SUPPORT_TX_FIFO_WR_READY
	s_spi[id].is_sw_tx_finished = true;
	spi_id_write_bytes_common(id); /* to solve slave write */
#endif

	return BK_OK;
}

bk_err_t bk_spi_read_bytes_async(spi_id_t id, void *data, uint32_t size)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_RETURN_ON_ID_NOT_INIT(id);
	BK_RETURN_ON_NULL(data);

	uint32_t int_level = spi_enter_critical();
	s_spi[id].rx_size = size;
	s_spi[id].rx_buf = (uint8_t *)data;
	s_spi[id].rx_offset = 0;
	s_spi[id].is_rx_blocked = false;
	spi_hal_set_rx_trans_len(&s_spi[id].hal, size);
	spi_hal_clear_rx_fifo(&s_spi[id].hal);
	spi_hal_enable_rx_fifo_int(&s_spi[id].hal);
	spi_hal_enable_rx_finish_int(&s_spi[id].hal);
	spi_hal_enable_rx(&s_spi[id].hal);
#if !CONFIG_SPI_SUPPORT_TX_FIFO_WR_READY
	/* special for bk7251, bk7251 need enable tx fifo int, otherwize spi_isr will not triggered */
	spi_hal_enable_tx_fifo_int(&s_spi[id].hal);
#endif
	spi_exit_critical(int_level);

	return BK_OK;
}


#if CONFIG_SPI_DMA

static bk_err_t spi_duplex_tx_rx_enable(spi_id_t id, bool start_tx_dma)
{
	/* Get the rx path (dma + rx_en) ready before tx starts clocking the bus.
	 * With a pre-filled tx fifo, enabling tx first would immediately generate
	 * SCK and shift out the first frame before rx_en is set, so at high clock
	 * rates rx misses the first byte. Enable tx/rx together in a single
	 * register write so the shared clock starts with rx already armed. */
	if (s_spi[id].is_rx_blocked) {
		bk_dma_start(s_spi[id].spi_rx_dma_chan);
	}
	if (start_tx_dma) {
		bk_dma_start(s_spi[id].spi_tx_dma_chan);
	}
	spi_hal_enable_tx_rx(&s_spi[id].hal);
	return BK_OK;
}

bk_err_t bk_spi_dma_duplex_init(spi_id_t id)
{
	spi_hal_duplex_config(&s_spi[id].hal);
	bk_dma_disable_src_addr_loop(s_spi[id].spi_tx_dma_chan);
	bk_dma_disable_dest_addr_loop(s_spi[id].spi_rx_dma_chan);
	return BK_OK;
}

bk_err_t bk_spi_dma_duplex_deinit(spi_id_t id)
{
	spi_hal_duplex_release(&s_spi[id].hal);
	bk_dma_enable_src_addr_loop(s_spi[id].spi_tx_dma_chan);
	bk_dma_enable_dest_addr_loop(s_spi[id].spi_rx_dma_chan);
	return BK_OK;
}

bk_err_t bk_spi_dma_duplex_xfer(spi_id_t id, const void *tx_data, uint32_t tx_size, void *rx_data, uint32_t rx_size)
{
	SPI_RETURN_ON_NOT_INIT();
	SPI_RETURN_ON_ID_NOT_INIT(id);
	SPI_RETURN_ON_INVALID_ID(id);

	if (tx_size != rx_size) {
		SPI_LOGW("tx and rx size must equal.\r\n");
		return BK_ERR_SPI_DUPLEX_SIZE_NOT_EQUAL;
	}

	uint32_t len = rx_size > 0 ? rx_size : tx_size;
	uint32_t offset = 0;
	s_current_spi_dma_wr_id = id;
	s_current_spi_dma_rd_id = id;
	uint8_t *tx_buf = (uint8_t *)tx_data;
	while(len > 0) {
		uint32_t chunk_size = (len < SPI_MAX_LENGTH) ? len : SPI_MAX_LENGTH;
		uint32_t frame_size = (s_spi[id].hal.hw->ctrl.bit_width == SPI_BIT_WIDTH_16BITS) ? 2 : 1;
		/* Pre-fill part of the TX FIFO by CPU before enabling tx/rx, so that valid
		 * TX data is already present the moment the SPI clock starts. Otherwise the
		 * shared tx/rx clock can start toggling before the tx DMA has filled the FIFO,
		 * causing the rx side to sample early (rx clock triggered ahead of tx data). */
		uint32_t fifo_prefill = (chunk_size > (48 * frame_size)) ? (48 * frame_size) : chunk_size;

		s_spi[id].is_tx_blocked = false;
		s_spi[id].is_rx_blocked = false;
		if(rx_data) {
			s_spi[id].rx_buf = (uint8_t *)rx_data + offset;
			if (s_spi[id].hal.hw->ctrl.bit_width == SPI_BIT_WIDTH_8BITS) {
				s_spi[id].rx_size = chunk_size;
			} else {
				s_spi[id].rx_size = chunk_size >> 1;
			}
			s_spi[id].rx_offset = 0;
			s_spi[id].is_rx_blocked = true;
			spi_hal_clear_rx_fifo(&s_spi[id].hal);
			spi_hal_set_rx_trans_len(&s_spi[id].hal, chunk_size);
			bk_dma_set_dest_start_addr(s_spi[id].spi_rx_dma_chan, ((uint32_t)rx_data + offset));
			bk_dma_set_transfer_len(s_spi[id].spi_rx_dma_chan, chunk_size);
		}

		if(tx_data) {
			uint32_t tx_dma_len = chunk_size - fifo_prefill;

			/* BK7259 transfer_len=0 means 0 bytes. Starting that channel
			 * after Deep-LV never raises finish, so len=1 (all in FIFO)
			 * would block forever on tx_sema. */
			s_spi[id].is_tx_blocked = (tx_dma_len > 0);
			spi_hal_clear_tx_fifo(&s_spi[id].hal);
			uint16_t *tx_data16 = (uint16_t *)((uint8_t *)tx_data + offset);

			for (uint32_t i = 0; i < fifo_prefill; i += frame_size) {
				uint32_t data;
				if (frame_size == 1) {
					data = (uint32_t)tx_buf[offset + i];
				} else {
					data = (uint32_t)tx_data16[i >> 1];
				}
				BK_WHILE (!spi_hal_is_tx_fifo_wr_ready(&s_spi[id].hal));
				spi_hal_write_byte(&s_spi[id].hal, data);
			}
			spi_hal_set_tx_trans_len(&s_spi[id].hal, chunk_size);
			if (tx_dma_len > 0) {
				bk_dma_set_src_start_addr(s_spi[id].spi_tx_dma_chan, ((uint32_t)tx_data + offset + fifo_prefill));
				bk_dma_set_transfer_len(s_spi[id].spi_tx_dma_chan, tx_dma_len);
			}
		}
		uint32_t int_level = spi_enter_critical();
		spi_duplex_tx_rx_enable(id, s_spi[id].is_tx_blocked);
		spi_exit_critical(int_level);

		if (s_spi[id].is_tx_blocked) {
			rtos_get_semaphore(&s_spi[id].tx_sema, BEKEN_NEVER_TIMEOUT);
		}
		if (s_spi[id].is_rx_blocked) {
			rtos_get_semaphore(&s_spi[id].rx_sema, BEKEN_NEVER_TIMEOUT);
		}

		int_level = spi_enter_critical();
		spi_hal_disable_rx(&s_spi[id].hal);
		spi_hal_disable_tx(&s_spi[id].hal);
		spi_hal_disable_tx_fifo_int(&s_spi[id].hal);
		spi_hal_disable_rx_fifo_int(&s_spi[id].hal);
		/* Transfer is already complete here (tx/rx semaphores taken). Stop the DMA
		 * channels directly instead of dma_wait_to_idle(): in duplex mode the enable
		 * bit does not auto-clear after the burst, so waiting would always spin to
		 * DMA_MAX_BUSY_TIME and spam "chN busy,remain len=0". */
		bk_dma_stop(s_spi[id].spi_tx_dma_chan);
		bk_dma_stop(s_spi[id].spi_rx_dma_chan);
		spi_exit_critical(int_level);

		len -= chunk_size;
		offset += chunk_size;
	}

	return BK_OK;
}

bk_err_t bk_spi_dma_write_bytes(spi_id_t id, const void *data, uint32_t size)
{
	BK_RETURN_ON_NULL(data);
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_RETURN_ON_ID_NOT_INIT(id);

	int32_t left_len = size;
	uint32_t tx_len = 0;
	uint32_t buf_offset = 0;
	while(left_len > 0) {
		tx_len = (left_len < SPI_MAX_LENGTH)? left_len : SPI_MAX_LENGTH;
		SPI_LOGV("tx_len = 0x%x, left_len=0x%x\r\n", tx_len, left_len);

		uint32_t int_level = spi_enter_critical();
		s_spi[id].is_tx_blocked = true;
		s_current_spi_dma_wr_id = id;
		spi_hal_clear_tx_fifo(&s_spi[id].hal);
		//set spi trans_len as 0, to increase max trans_len from 4096(spi max length) to 65536(dma max length).
		spi_hal_set_tx_trans_len(&s_spi[id].hal, 0);
		spi_hal_enable_tx(&s_spi[id].hal);
		spi_exit_critical(int_level);
		bk_dma_write(s_spi[id].spi_tx_dma_chan, (uint8_t *)data + buf_offset, tx_len);
		rtos_get_semaphore(&s_spi[id].tx_sema, BEKEN_NEVER_TIMEOUT);
		int_level = spi_enter_critical();
		//wait spi last fifo data transfer finish
		spi_hal_enable_tx_fifo_int(&s_spi[id].hal);
		for (int i = 0; i <= 500; i++) {
			bk_delay_us(1);
			SPI_LOGV("index = %d, id=%d, tx_fifo_int_status = %d\n", i, id, spi_hal_is_tx_fifo_int_triggered(&s_spi[id].hal));
			if(spi_hal_is_tx_fifo_int_triggered(&s_spi[id].hal)) {
				bk_delay_us(1);
				break;
			}
			if(i == 500)
				SPI_LOGE("wait tx fifo empty timeout.\n");
		}
		spi_hal_disable_tx_fifo_int(&s_spi[id].hal);
		spi_hal_clear_tx_fifo_int_status(&s_spi[id].hal);
		spi_hal_disable_tx(&s_spi[id].hal);
		bk_dma_stop(s_spi[id].spi_tx_dma_chan);
		spi_exit_critical(int_level);
		left_len -= tx_len;
		buf_offset += tx_len;
	}
	return BK_OK;
}

bk_err_t bk_spi_dma_read_bytes(spi_id_t id, void *data, uint32_t size)
{
	SPI_RETURN_ON_INVALID_ID(id);
	SPI_RETURN_ON_ID_NOT_INIT(id);
	BK_RETURN_ON_NULL(data);

	int32_t left_len = size;
	uint32_t rx_len = 0;
	uint32_t buf_offset = 0;

	while(left_len > 0) {
		rx_len = (left_len < SPI_MAX_LENGTH)? left_len : SPI_MAX_LENGTH;
		uint32_t int_level = spi_enter_critical();
		s_current_spi_dma_rd_id = id;
		s_spi[id].is_rx_blocked = true;

		//set spi trans_len as 0, to increase max trans_len from 4096(spi max length) to 65536(dma max length).
		spi_hal_set_rx_trans_len(&s_spi[id].hal, 0);
		spi_hal_clear_rx_fifo(&s_spi[id].hal);
		spi_hal_disable_rx_fifo_int(&s_spi[id].hal);
		spi_hal_disable_rx_overflow_int(&s_spi[id].hal);
		spi_hal_enable_rx(&s_spi[id].hal);
		spi_exit_critical(int_level);
		bk_dma_read(s_spi[id].spi_rx_dma_chan, (uint8_t *)data + buf_offset, rx_len);

		rtos_get_semaphore(&s_spi[id].rx_sema, BEKEN_NEVER_TIMEOUT);

		int_level = spi_enter_critical();
		spi_hal_disable_rx(&s_spi[id].hal);
		bk_dma_stop(s_spi[id].spi_rx_dma_chan);
		spi_exit_critical(int_level);

		left_len -= rx_len;
		buf_offset += rx_len;
	}
	return BK_OK;
}

#endif

static void spi_isr_common(spi_id_t id)
{
	spi_hal_t *hal = &s_spi[id].hal;
	uint16_t rd_data = 0;
	uint32_t int_status = 0;
	uint32_t rd_offset = s_spi[id].rx_offset;
	SPI_STATIS_DEC();
	SPI_STATIS_GET(spi_statis, id);

	int_status = spi_hal_get_interrupt_status(hal);
	spi_hal_clear_interrupt_status(hal, int_status);

	SPI_LOGV("int_status:%x\r\n", int_status);

	if (spi_hal_is_rx_fifo_int_triggered_with_status(hal, int_status)) {
		SPI_STATIS_INC(spi_statis->rx_fifo_isr_cnt);
		SPI_LOGV("rx fifo int triggered\r\n");
		spi_id_read_bytes_common(id);
		if (s_spi_rx_isr[id].callback) {
			s_spi_rx_isr[id].callback(id, s_spi_rx_isr[id].param);
		}
	}

	if (spi_hal_is_rx_finish_int_triggered(hal, int_status)) {
		SPI_STATIS_INC(spi_statis->rx_finish_isr_cnt);
		SPI_LOGV("rx fifo finish int triggered\r\n");
		if (s_spi[id].rx_size && s_spi[id].rx_buf) {
			while (spi_hal_read_byte(hal, &rd_data) == BK_OK) {
				if (rd_offset < s_spi[id].rx_size) {
					s_spi[id].rx_buf[rd_offset++] = (uint8_t)rd_data;
				}
			}
			s_spi[id].rx_offset = rd_offset;
		}
		bk_spi_clr_rx(id);
		if (s_spi_rx_finish_isr[id].callback){
			s_spi_rx_finish_isr[id].callback(s_current_spi_dma_rd_id,s_spi_rx_finish_isr[id].param);
		}
		if (s_spi[id].is_rx_blocked) {
			rtos_set_semaphore(&s_spi[id].rx_sema);
			s_spi[id].is_rx_blocked = false;
		}
	}

	if (spi_hal_is_rx_overflow_int_triggered(hal, int_status)) {
		SPI_STATIS_INC(spi_statis->rx_overflow_isr_cnt);
		SPI_LOGW("rx overflow int triggered\r\n");
	}

	if (spi_hal_is_tx_fifo_int_triggered_with_status(hal, int_status)) {
		SPI_STATIS_INC(spi_statis->tx_fifo_isr_cnt);
		SPI_LOGV("tx fifo int triggered\r\n");
#if !CONFIG_SPI_SUPPORT_TX_FIFO_WR_READY
		if ((!s_spi[id].is_sw_tx_finished) &&
			s_spi[id].tx_size &&
			s_spi[id].tx_buf) {
			spi_id_write_bytes_common(id);
			s_spi[id].is_sw_tx_finished = true;
		}
		for (int i = 0; (i < s_spi[id].rx_size) && s_spi[id].rx_buf; i++) {
			/* bk7251 need spi_hal_write_byte when read byte,
			 * bk7251 master read data will not work without this operation */
			if (spi_hal_is_master(hal)) {
				spi_hal_write_byte(hal, 0xff);
			}
			if (spi_hal_read_byte(hal, &rd_data) == BK_OK) {
				SPI_LOGV("tx fifo int read byte\r\n");
				if (rd_offset < s_spi[id].rx_size) {
					s_spi[id].rx_buf[rd_offset++] = (uint8_t)rd_data;
				}
			} else {
				break;
			}
		}
		s_spi[id].rx_offset = rd_offset;
		if (s_spi[id].is_sw_tx_finished) {
			spi_hal_disable_tx_fifo_int(hal);
		}
#endif
	}

	if (spi_hal_is_tx_finish_int_triggered(hal, int_status) &&
		s_spi[id].is_sw_tx_finished) {
		SPI_STATIS_INC(spi_statis->tx_finish_isr_cnt);
		SPI_LOGV("tx finish int triggered\r\n");
		if (spi_hal_is_master(hal)) {
			if (s_spi[id].is_tx_blocked) {
				rtos_set_semaphore(&s_spi[id].tx_sema);
				s_spi[id].is_tx_blocked = false;
			}
			if (s_spi_tx_finish_isr[id].callback) {
				s_spi_tx_finish_isr[id].callback(id, s_spi_tx_finish_isr[id].param);
			}
			bk_spi_clr_tx(id);
		} else {
			SPI_LOGW("tx finish int triggered, but current mode is spi_slave\r\n");
		}
	}

	if (spi_hal_is_tx_underflow_int_triggered(hal, int_status)) {
		SPI_STATIS_INC(spi_statis->tx_underflow_isr_cnt);
		SPI_LOGW("tx underflow int triggered\r\n");
	}

	if (spi_hal_is_slave_release_int_triggered(hal, int_status)) {
		SPI_STATIS_INC(spi_statis->slave_release_isr_cnt);
		SPI_LOGV("slave cs up int triggered\r\n");
		if (spi_hal_is_slave(hal)) {
			if (s_spi[id].is_tx_blocked) {
				rtos_set_semaphore(&s_spi[id].tx_sema);
				s_spi[id].is_tx_blocked = false;
			}
			if (s_spi_tx_finish_isr[id].callback) {
				s_spi_tx_finish_isr[id].callback(id, s_spi_tx_finish_isr[id].param);
			}
		}
		if (s_spi[id].is_rx_blocked) {
			rtos_set_semaphore(&s_spi[id].rx_sema);
			s_spi[id].is_rx_blocked = false;
		}
	}
}

static void spi_isr(void)
{
	SPI_STATIS_DEC();
	SPI_STATIS_GET(spi_statis, SPI_ID_0);
	SPI_STATIS_INC(spi_statis->spi_isr_cnt);
	spi_isr_common(SPI_ID_0);
}

#if (SOC_SPI_UNIT_NUM > 1)

static void spi2_isr(void)
{
	SPI_STATIS_DEC();
	SPI_STATIS_GET(spi_statis, SPI_ID_1);
	SPI_STATIS_INC(spi_statis->spi_isr_cnt);
	spi_isr_common(SPI_ID_1);
}

#endif

#if (SOC_SPI_UNIT_NUM > 2)

static void spi3_isr(void)
{
	SPI_STATIS_DEC();
	SPI_STATIS_GET(spi_statis, SPI_ID_2);
	SPI_STATIS_INC(spi_statis->spi_isr_cnt);
	spi_isr_common(SPI_ID_2);
}

#endif

#if (SOC_SPI_UNIT_NUM > 3)

static void spi4_isr(void)
{
	SPI_STATIS_DEC();
	SPI_STATIS_GET(spi_statis, SPI_ID_3);
	SPI_STATIS_INC(spi_statis->spi_isr_cnt);
	spi_isr_common(SPI_ID_3);
}

#endif
