
SelfDriving_RTOS_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a04  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  08109ca4  08109ca4  00019ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0810a024  0810a024  0001a024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0810a028  0810a028  0001a028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000120  10000000  0810a02c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00004c24  10000120  0810a14c  00020120  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  10004d44  0810a14c  00024d44  2**0
                  ALLOC
  8 .openamp_section 0000008c  38000000  0810a14c  00030000  2**2
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020120  2**0
                  CONTENTS, READONLY
 10 .debug_info   00048677  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008535  00000000  00000000  000687c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002108  00000000  00000000  00070d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001e18  00000000  00000000  00072e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00044643  00000000  00000000  00074c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003097e  00000000  00000000  000b9263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001923f7  00000000  00000000  000e9be1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0027bfd8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008fb8  00000000  00000000  0027c02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000120 	.word	0x10000120
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08109c8c 	.word	0x08109c8c

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000124 	.word	0x10000124
 81002dc:	08109c8c 	.word	0x08109c8c

081002e0 <strcmp>:
 81002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 81002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 81002e8:	2a01      	cmp	r2, #1
 81002ea:	bf28      	it	cs
 81002ec:	429a      	cmpcs	r2, r3
 81002ee:	d0f7      	beq.n	81002e0 <strcmp>
 81002f0:	1ad0      	subs	r0, r2, r3
 81002f2:	4770      	bx	lr
	...

08100300 <memchr>:
 8100300:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8100304:	2a10      	cmp	r2, #16
 8100306:	db2b      	blt.n	8100360 <memchr+0x60>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	d008      	beq.n	8100320 <memchr+0x20>
 810030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100312:	3a01      	subs	r2, #1
 8100314:	428b      	cmp	r3, r1
 8100316:	d02d      	beq.n	8100374 <memchr+0x74>
 8100318:	f010 0f07 	tst.w	r0, #7
 810031c:	b342      	cbz	r2, 8100370 <memchr+0x70>
 810031e:	d1f6      	bne.n	810030e <memchr+0xe>
 8100320:	b4f0      	push	{r4, r5, r6, r7}
 8100322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810032a:	f022 0407 	bic.w	r4, r2, #7
 810032e:	f07f 0700 	mvns.w	r7, #0
 8100332:	2300      	movs	r3, #0
 8100334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100338:	3c08      	subs	r4, #8
 810033a:	ea85 0501 	eor.w	r5, r5, r1
 810033e:	ea86 0601 	eor.w	r6, r6, r1
 8100342:	fa85 f547 	uadd8	r5, r5, r7
 8100346:	faa3 f587 	sel	r5, r3, r7
 810034a:	fa86 f647 	uadd8	r6, r6, r7
 810034e:	faa5 f687 	sel	r6, r5, r7
 8100352:	b98e      	cbnz	r6, 8100378 <memchr+0x78>
 8100354:	d1ee      	bne.n	8100334 <memchr+0x34>
 8100356:	bcf0      	pop	{r4, r5, r6, r7}
 8100358:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810035c:	f002 0207 	and.w	r2, r2, #7
 8100360:	b132      	cbz	r2, 8100370 <memchr+0x70>
 8100362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100366:	3a01      	subs	r2, #1
 8100368:	ea83 0301 	eor.w	r3, r3, r1
 810036c:	b113      	cbz	r3, 8100374 <memchr+0x74>
 810036e:	d1f8      	bne.n	8100362 <memchr+0x62>
 8100370:	2000      	movs	r0, #0
 8100372:	4770      	bx	lr
 8100374:	3801      	subs	r0, #1
 8100376:	4770      	bx	lr
 8100378:	2d00      	cmp	r5, #0
 810037a:	bf06      	itte	eq
 810037c:	4635      	moveq	r5, r6
 810037e:	3803      	subeq	r0, #3
 8100380:	3807      	subne	r0, #7
 8100382:	f015 0f01 	tst.w	r5, #1
 8100386:	d107      	bne.n	8100398 <memchr+0x98>
 8100388:	3001      	adds	r0, #1
 810038a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810038e:	bf02      	ittt	eq
 8100390:	3001      	addeq	r0, #1
 8100392:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100396:	3001      	addeq	r0, #1
 8100398:	bcf0      	pop	{r4, r5, r6, r7}
 810039a:	3801      	subs	r0, #1
 810039c:	4770      	bx	lr
 810039e:	bf00      	nop

081003a0 <rpmsg_recv_callback>:

uint32_t receivedDataPointer = 0;

int rpmsg_recv_callback(struct rpmsg_endpoint *ept, void *data,
		size_t len, uint32_t src, void *priv)
{
 81003a0:	b580      	push	{r7, lr}
 81003a2:	b084      	sub	sp, #16
 81003a4:	af00      	add	r7, sp, #0
 81003a6:	60f8      	str	r0, [r7, #12]
 81003a8:	60b9      	str	r1, [r7, #8]
 81003aa:	607a      	str	r2, [r7, #4]
 81003ac:	603b      	str	r3, [r7, #0]
	received_data = *((unsigned int *) data);
 81003ae:	68bb      	ldr	r3, [r7, #8]
 81003b0:	681b      	ldr	r3, [r3, #0]
 81003b2:	4a09      	ldr	r2, [pc, #36]	; (81003d8 <rpmsg_recv_callback+0x38>)
 81003b4:	6013      	str	r3, [r2, #0]
	receivedDataPointer = (uint32_t)((unsigned int *) data);
 81003b6:	68bb      	ldr	r3, [r7, #8]
 81003b8:	4a08      	ldr	r2, [pc, #32]	; (81003dc <rpmsg_recv_callback+0x3c>)
 81003ba:	6013      	str	r3, [r2, #0]
	message_received=1;
 81003bc:	4b08      	ldr	r3, [pc, #32]	; (81003e0 <rpmsg_recv_callback+0x40>)
 81003be:	2201      	movs	r2, #1
 81003c0:	601a      	str	r2, [r3, #0]
	parseRecievedMessages((uint8_t)received_data);
 81003c2:	4b05      	ldr	r3, [pc, #20]	; (81003d8 <rpmsg_recv_callback+0x38>)
 81003c4:	681b      	ldr	r3, [r3, #0]
 81003c6:	b2db      	uxtb	r3, r3
 81003c8:	4618      	mov	r0, r3
 81003ca:	f000 f81f 	bl	810040c <parseRecievedMessages>
	return 0;
 81003ce:	2300      	movs	r3, #0
}
 81003d0:	4618      	mov	r0, r3
 81003d2:	3710      	adds	r7, #16
 81003d4:	46bd      	mov	sp, r7
 81003d6:	bd80      	pop	{r7, pc}
 81003d8:	10004bf0 	.word	0x10004bf0
 81003dc:	1000013c 	.word	0x1000013c
 81003e0:	10004c34 	.word	0x10004c34

081003e4 <receive_message>:

#ifdef CORE_CM4
unsigned int receive_message(void)
{
 81003e4:	b580      	push	{r7, lr}
 81003e6:	af00      	add	r7, sp, #0
	while (message_received == 0)
 81003e8:	e001      	b.n	81003ee <receive_message+0xa>
	{
		OPENAMP_check_for_message();
 81003ea:	f008 fb8d 	bl	8108b08 <OPENAMP_check_for_message>
	while (message_received == 0)
 81003ee:	4b05      	ldr	r3, [pc, #20]	; (8100404 <receive_message+0x20>)
 81003f0:	681b      	ldr	r3, [r3, #0]
 81003f2:	2b00      	cmp	r3, #0
 81003f4:	d0f9      	beq.n	81003ea <receive_message+0x6>
	}
	message_received = 0;
 81003f6:	4b03      	ldr	r3, [pc, #12]	; (8100404 <receive_message+0x20>)
 81003f8:	2200      	movs	r2, #0
 81003fa:	601a      	str	r2, [r3, #0]

	return received_data;
 81003fc:	4b02      	ldr	r3, [pc, #8]	; (8100408 <receive_message+0x24>)
 81003fe:	681b      	ldr	r3, [r3, #0]
}
 8100400:	4618      	mov	r0, r3
 8100402:	bd80      	pop	{r7, pc}
 8100404:	10004c34 	.word	0x10004c34
 8100408:	10004bf0 	.word	0x10004bf0

0810040c <parseRecievedMessages>:
#ifdef CORE_CM7
//#include "GUI_Paint.h"
#endif

void parseRecievedMessages(uint8_t opCode)
{
 810040c:	b480      	push	{r7}
 810040e:	b083      	sub	sp, #12
 8100410:	af00      	add	r7, sp, #0
 8100412:	4603      	mov	r3, r0
 8100414:	71fb      	strb	r3, [r7, #7]
		default:
		{

		}
	}
}
 8100416:	bf00      	nop
 8100418:	370c      	adds	r7, #12
 810041a:	46bd      	mov	sp, r7
 810041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100420:	4770      	bx	lr
	...

08100424 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100424:	b480      	push	{r7}
 8100426:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100428:	4b0b      	ldr	r3, [pc, #44]	; (8100458 <SystemInit+0x34>)
 810042a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810042e:	4a0a      	ldr	r2, [pc, #40]	; (8100458 <SystemInit+0x34>)
 8100430:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100434:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100438:	4b07      	ldr	r3, [pc, #28]	; (8100458 <SystemInit+0x34>)
 810043a:	691b      	ldr	r3, [r3, #16]
 810043c:	4a06      	ldr	r2, [pc, #24]	; (8100458 <SystemInit+0x34>)
 810043e:	f043 0310 	orr.w	r3, r3, #16
 8100442:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8100444:	4b04      	ldr	r3, [pc, #16]	; (8100458 <SystemInit+0x34>)
 8100446:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 810044a:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 810044c:	bf00      	nop
 810044e:	46bd      	mov	sp, r7
 8100450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100454:	4770      	bx	lr
 8100456:	bf00      	nop
 8100458:	e000ed00 	.word	0xe000ed00

0810045c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 810045c:	b480      	push	{r7}
 810045e:	b083      	sub	sp, #12
 8100460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8100462:	4b0a      	ldr	r3, [pc, #40]	; (810048c <MX_DMA_Init+0x30>)
 8100464:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100468:	4a08      	ldr	r2, [pc, #32]	; (810048c <MX_DMA_Init+0x30>)
 810046a:	f043 0301 	orr.w	r3, r3, #1
 810046e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100472:	4b06      	ldr	r3, [pc, #24]	; (810048c <MX_DMA_Init+0x30>)
 8100474:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100478:	f003 0301 	and.w	r3, r3, #1
 810047c:	607b      	str	r3, [r7, #4]
 810047e:	687b      	ldr	r3, [r7, #4]

}
 8100480:	bf00      	nop
 8100482:	370c      	adds	r7, #12
 8100484:	46bd      	mov	sp, r7
 8100486:	f85d 7b04 	ldr.w	r7, [sp], #4
 810048a:	4770      	bx	lr
 810048c:	58024400 	.word	0x58024400

08100490 <rpmsg_send>:
 *
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
 8100490:	b580      	push	{r7, lr}
 8100492:	b086      	sub	sp, #24
 8100494:	af02      	add	r7, sp, #8
 8100496:	60f8      	str	r0, [r7, #12]
 8100498:	60b9      	str	r1, [r7, #8]
 810049a:	607a      	str	r2, [r7, #4]
	if (ept->dest_addr == RPMSG_ADDR_ANY)
 810049c:	68fb      	ldr	r3, [r7, #12]
 810049e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81004a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81004a4:	d101      	bne.n	81004aa <rpmsg_send+0x1a>
		return RPMSG_ERR_ADDR;
 81004a6:	4b09      	ldr	r3, [pc, #36]	; (81004cc <rpmsg_send+0x3c>)
 81004a8:	e00c      	b.n	81004c4 <rpmsg_send+0x34>
	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
 81004aa:	68fb      	ldr	r3, [r7, #12]
 81004ac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 81004ae:	68fb      	ldr	r3, [r7, #12]
 81004b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 81004b2:	2301      	movs	r3, #1
 81004b4:	9301      	str	r3, [sp, #4]
 81004b6:	687b      	ldr	r3, [r7, #4]
 81004b8:	9300      	str	r3, [sp, #0]
 81004ba:	68bb      	ldr	r3, [r7, #8]
 81004bc:	68f8      	ldr	r0, [r7, #12]
 81004be:	f007 f895 	bl	81075ec <rpmsg_send_offchannel_raw>
 81004c2:	4603      	mov	r3, r0
					 len, true);
}
 81004c4:	4618      	mov	r0, r3
 81004c6:	3710      	adds	r7, #16
 81004c8:	46bd      	mov	sp, r7
 81004ca:	bd80      	pop	{r7, pc}
 81004cc:	fffff829 	.word	0xfffff829

081004d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 81004d0:	b580      	push	{r7, lr}
 81004d2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 81004d4:	4a04      	ldr	r2, [pc, #16]	; (81004e8 <MX_FREERTOS_Init+0x18>)
 81004d6:	2100      	movs	r1, #0
 81004d8:	4804      	ldr	r0, [pc, #16]	; (81004ec <MX_FREERTOS_Init+0x1c>)
 81004da:	f003 fcab 	bl	8103e34 <osThreadNew>
 81004de:	4603      	mov	r3, r0
 81004e0:	4a03      	ldr	r2, [pc, #12]	; (81004f0 <MX_FREERTOS_Init+0x20>)
 81004e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 81004e4:	bf00      	nop
 81004e6:	bd80      	pop	{r7, pc}
 81004e8:	08109ed8 	.word	0x08109ed8
 81004ec:	081004f5 	.word	0x081004f5
 81004f0:	10004b9c 	.word	0x10004b9c

081004f4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 81004f4:	b580      	push	{r7, lr}
 81004f6:	b084      	sub	sp, #16
 81004f8:	af00      	add	r7, sp, #0
 81004fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	int32_t status = 0;
 81004fc:	2300      	movs	r3, #0
 81004fe:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
//	  message = receive_message();
	  message++;
 8100500:	4b07      	ldr	r3, [pc, #28]	; (8100520 <StartDefaultTask+0x2c>)
 8100502:	681b      	ldr	r3, [r3, #0]
 8100504:	3301      	adds	r3, #1
 8100506:	4a06      	ldr	r2, [pc, #24]	; (8100520 <StartDefaultTask+0x2c>)
 8100508:	6013      	str	r3, [r2, #0]
	  status = OPENAMP_send(&rp_endpoint, &message, sizeof(message));
 810050a:	2204      	movs	r2, #4
 810050c:	4904      	ldr	r1, [pc, #16]	; (8100520 <StartDefaultTask+0x2c>)
 810050e:	4805      	ldr	r0, [pc, #20]	; (8100524 <StartDefaultTask+0x30>)
 8100510:	f7ff ffbe 	bl	8100490 <rpmsg_send>
 8100514:	60f8      	str	r0, [r7, #12]
    osDelay(1);
 8100516:	2001      	movs	r0, #1
 8100518:	f003 fd1e 	bl	8103f58 <osDelay>
	  message++;
 810051c:	e7f0      	b.n	8100500 <StartDefaultTask+0xc>
 810051e:	bf00      	nop
 8100520:	10004bec 	.word	0x10004bec
 8100524:	10004bf4 	.word	0x10004bf4

08100528 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8100528:	b480      	push	{r7}
 810052a:	b083      	sub	sp, #12
 810052c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 810052e:	4b12      	ldr	r3, [pc, #72]	; (8100578 <MX_GPIO_Init+0x50>)
 8100530:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100534:	4a10      	ldr	r2, [pc, #64]	; (8100578 <MX_GPIO_Init+0x50>)
 8100536:	f043 0301 	orr.w	r3, r3, #1
 810053a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810053e:	4b0e      	ldr	r3, [pc, #56]	; (8100578 <MX_GPIO_Init+0x50>)
 8100540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100544:	f003 0301 	and.w	r3, r3, #1
 8100548:	607b      	str	r3, [r7, #4]
 810054a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810054c:	4b0a      	ldr	r3, [pc, #40]	; (8100578 <MX_GPIO_Init+0x50>)
 810054e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100552:	4a09      	ldr	r2, [pc, #36]	; (8100578 <MX_GPIO_Init+0x50>)
 8100554:	f043 0302 	orr.w	r3, r3, #2
 8100558:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810055c:	4b06      	ldr	r3, [pc, #24]	; (8100578 <MX_GPIO_Init+0x50>)
 810055e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100562:	f003 0302 	and.w	r3, r3, #2
 8100566:	603b      	str	r3, [r7, #0]
 8100568:	683b      	ldr	r3, [r7, #0]

}
 810056a:	bf00      	nop
 810056c:	370c      	adds	r7, #12
 810056e:	46bd      	mov	sp, r7
 8100570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100574:	4770      	bx	lr
 8100576:	bf00      	nop
 8100578:	58024400 	.word	0x58024400

0810057c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 810057c:	b580      	push	{r7, lr}
 810057e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8100580:	4b1b      	ldr	r3, [pc, #108]	; (81005f0 <MX_I2C2_Init+0x74>)
 8100582:	4a1c      	ldr	r2, [pc, #112]	; (81005f4 <MX_I2C2_Init+0x78>)
 8100584:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00301242;
 8100586:	4b1a      	ldr	r3, [pc, #104]	; (81005f0 <MX_I2C2_Init+0x74>)
 8100588:	4a1b      	ldr	r2, [pc, #108]	; (81005f8 <MX_I2C2_Init+0x7c>)
 810058a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 810058c:	4b18      	ldr	r3, [pc, #96]	; (81005f0 <MX_I2C2_Init+0x74>)
 810058e:	2200      	movs	r2, #0
 8100590:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8100592:	4b17      	ldr	r3, [pc, #92]	; (81005f0 <MX_I2C2_Init+0x74>)
 8100594:	2201      	movs	r2, #1
 8100596:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8100598:	4b15      	ldr	r3, [pc, #84]	; (81005f0 <MX_I2C2_Init+0x74>)
 810059a:	2200      	movs	r2, #0
 810059c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 810059e:	4b14      	ldr	r3, [pc, #80]	; (81005f0 <MX_I2C2_Init+0x74>)
 81005a0:	2200      	movs	r2, #0
 81005a2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81005a4:	4b12      	ldr	r3, [pc, #72]	; (81005f0 <MX_I2C2_Init+0x74>)
 81005a6:	2200      	movs	r2, #0
 81005a8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81005aa:	4b11      	ldr	r3, [pc, #68]	; (81005f0 <MX_I2C2_Init+0x74>)
 81005ac:	2200      	movs	r2, #0
 81005ae:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81005b0:	4b0f      	ldr	r3, [pc, #60]	; (81005f0 <MX_I2C2_Init+0x74>)
 81005b2:	2200      	movs	r2, #0
 81005b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 81005b6:	480e      	ldr	r0, [pc, #56]	; (81005f0 <MX_I2C2_Init+0x74>)
 81005b8:	f000 ffb0 	bl	810151c <HAL_I2C_Init>
 81005bc:	4603      	mov	r3, r0
 81005be:	2b00      	cmp	r3, #0
 81005c0:	d001      	beq.n	81005c6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 81005c2:	f000 f93d 	bl	8100840 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81005c6:	2100      	movs	r1, #0
 81005c8:	4809      	ldr	r0, [pc, #36]	; (81005f0 <MX_I2C2_Init+0x74>)
 81005ca:	f001 f850 	bl	810166e <HAL_I2CEx_ConfigAnalogFilter>
 81005ce:	4603      	mov	r3, r0
 81005d0:	2b00      	cmp	r3, #0
 81005d2:	d001      	beq.n	81005d8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 81005d4:	f000 f934 	bl	8100840 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 81005d8:	2100      	movs	r1, #0
 81005da:	4805      	ldr	r0, [pc, #20]	; (81005f0 <MX_I2C2_Init+0x74>)
 81005dc:	f001 f892 	bl	8101704 <HAL_I2CEx_ConfigDigitalFilter>
 81005e0:	4603      	mov	r3, r0
 81005e2:	2b00      	cmp	r3, #0
 81005e4:	d001      	beq.n	81005ea <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 81005e6:	f000 f92b 	bl	8100840 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 81005ea:	bf00      	nop
 81005ec:	bd80      	pop	{r7, pc}
 81005ee:	bf00      	nop
 81005f0:	10004ba0 	.word	0x10004ba0
 81005f4:	40005800 	.word	0x40005800
 81005f8:	00301242 	.word	0x00301242

081005fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 81005fc:	b580      	push	{r7, lr}
 81005fe:	b0b8      	sub	sp, #224	; 0xe0
 8100600:	af00      	add	r7, sp, #0
 8100602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100604:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100608:	2200      	movs	r2, #0
 810060a:	601a      	str	r2, [r3, #0]
 810060c:	605a      	str	r2, [r3, #4]
 810060e:	609a      	str	r2, [r3, #8]
 8100610:	60da      	str	r2, [r3, #12]
 8100612:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100614:	f107 0310 	add.w	r3, r7, #16
 8100618:	22bc      	movs	r2, #188	; 0xbc
 810061a:	2100      	movs	r1, #0
 810061c:	4618      	mov	r0, r3
 810061e:	f008 fc0d 	bl	8108e3c <memset>
  if(i2cHandle->Instance==I2C2)
 8100622:	687b      	ldr	r3, [r7, #4]
 8100624:	681b      	ldr	r3, [r3, #0]
 8100626:	4a29      	ldr	r2, [pc, #164]	; (81006cc <HAL_I2C_MspInit+0xd0>)
 8100628:	4293      	cmp	r3, r2
 810062a:	d14a      	bne.n	81006c2 <HAL_I2C_MspInit+0xc6>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 810062c:	2308      	movs	r3, #8
 810062e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8100630:	2300      	movs	r3, #0
 8100632:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100636:	f107 0310 	add.w	r3, r7, #16
 810063a:	4618      	mov	r0, r3
 810063c:	f001 fb3a 	bl	8101cb4 <HAL_RCCEx_PeriphCLKConfig>
 8100640:	4603      	mov	r3, r0
 8100642:	2b00      	cmp	r3, #0
 8100644:	d001      	beq.n	810064a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8100646:	f000 f8fb 	bl	8100840 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 810064a:	4b21      	ldr	r3, [pc, #132]	; (81006d0 <HAL_I2C_MspInit+0xd4>)
 810064c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100650:	4a1f      	ldr	r2, [pc, #124]	; (81006d0 <HAL_I2C_MspInit+0xd4>)
 8100652:	f043 0302 	orr.w	r3, r3, #2
 8100656:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810065a:	4b1d      	ldr	r3, [pc, #116]	; (81006d0 <HAL_I2C_MspInit+0xd4>)
 810065c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100660:	f003 0302 	and.w	r3, r3, #2
 8100664:	60fb      	str	r3, [r7, #12]
 8100666:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL___OLED_Screen_Pin|I2C2_SDA___OLED_Screen_Pin;
 8100668:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 810066c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8100670:	2312      	movs	r3, #18
 8100672:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8100676:	2301      	movs	r3, #1
 8100678:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810067c:	2300      	movs	r3, #0
 810067e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8100682:	2304      	movs	r3, #4
 8100684:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100688:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810068c:	4619      	mov	r1, r3
 810068e:	4811      	ldr	r0, [pc, #68]	; (81006d4 <HAL_I2C_MspInit+0xd8>)
 8100690:	f000 fd3a 	bl	8101108 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8100694:	4b0e      	ldr	r3, [pc, #56]	; (81006d0 <HAL_I2C_MspInit+0xd4>)
 8100696:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810069a:	4a0d      	ldr	r2, [pc, #52]	; (81006d0 <HAL_I2C_MspInit+0xd4>)
 810069c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81006a0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81006a4:	4b0a      	ldr	r3, [pc, #40]	; (81006d0 <HAL_I2C_MspInit+0xd4>)
 81006a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81006aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81006ae:	60bb      	str	r3, [r7, #8]
 81006b0:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 81006b2:	2200      	movs	r2, #0
 81006b4:	2105      	movs	r1, #5
 81006b6:	2021      	movs	r0, #33	; 0x21
 81006b8:	f000 fcdc 	bl	8101074 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 81006bc:	2021      	movs	r0, #33	; 0x21
 81006be:	f000 fcf3 	bl	81010a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 81006c2:	bf00      	nop
 81006c4:	37e0      	adds	r7, #224	; 0xe0
 81006c6:	46bd      	mov	sp, r7
 81006c8:	bd80      	pop	{r7, pc}
 81006ca:	bf00      	nop
 81006cc:	40005800 	.word	0x40005800
 81006d0:	58024400 	.word	0x58024400
 81006d4:	58020400 	.word	0x58020400

081006d8 <rpmsg_send>:
{
 81006d8:	b580      	push	{r7, lr}
 81006da:	b086      	sub	sp, #24
 81006dc:	af02      	add	r7, sp, #8
 81006de:	60f8      	str	r0, [r7, #12]
 81006e0:	60b9      	str	r1, [r7, #8]
 81006e2:	607a      	str	r2, [r7, #4]
	if (ept->dest_addr == RPMSG_ADDR_ANY)
 81006e4:	68fb      	ldr	r3, [r7, #12]
 81006e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81006e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81006ec:	d101      	bne.n	81006f2 <rpmsg_send+0x1a>
		return RPMSG_ERR_ADDR;
 81006ee:	4b09      	ldr	r3, [pc, #36]	; (8100714 <rpmsg_send+0x3c>)
 81006f0:	e00c      	b.n	810070c <rpmsg_send+0x34>
	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
 81006f2:	68fb      	ldr	r3, [r7, #12]
 81006f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 81006f6:	68fb      	ldr	r3, [r7, #12]
 81006f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 81006fa:	2301      	movs	r3, #1
 81006fc:	9301      	str	r3, [sp, #4]
 81006fe:	687b      	ldr	r3, [r7, #4]
 8100700:	9300      	str	r3, [sp, #0]
 8100702:	68bb      	ldr	r3, [r7, #8]
 8100704:	68f8      	ldr	r0, [r7, #12]
 8100706:	f006 ff71 	bl	81075ec <rpmsg_send_offchannel_raw>
 810070a:	4603      	mov	r3, r0
}
 810070c:	4618      	mov	r0, r3
 810070e:	3710      	adds	r7, #16
 8100710:	46bd      	mov	sp, r7
 8100712:	bd80      	pop	{r7, pc}
 8100714:	fffff829 	.word	0xfffff829

08100718 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100718:	b580      	push	{r7, lr}
 810071a:	b084      	sub	sp, #16
 810071c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	int32_t status = 0;
 810071e:	2300      	movs	r3, #0
 8100720:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100722:	4b37      	ldr	r3, [pc, #220]	; (8100800 <main+0xe8>)
 8100724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100728:	4a35      	ldr	r2, [pc, #212]	; (8100800 <main+0xe8>)
 810072a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810072e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100732:	4b33      	ldr	r3, [pc, #204]	; (8100800 <main+0xe8>)
 8100734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810073c:	603b      	str	r3, [r7, #0]
 810073e:	683b      	ldr	r3, [r7, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100740:	2001      	movs	r0, #1
 8100742:	f000 febf 	bl	81014c4 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100746:	f001 f8a3 	bl	8101890 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810074a:	2201      	movs	r2, #1
 810074c:	2102      	movs	r1, #2
 810074e:	2000      	movs	r0, #0
 8100750:	f001 f824 	bl	810179c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100754:	4b2b      	ldr	r3, [pc, #172]	; (8100804 <main+0xec>)
 8100756:	681b      	ldr	r3, [r3, #0]
 8100758:	091b      	lsrs	r3, r3, #4
 810075a:	f003 030f 	and.w	r3, r3, #15
 810075e:	2b07      	cmp	r3, #7
 8100760:	d108      	bne.n	8100774 <main+0x5c>
 8100762:	4b29      	ldr	r3, [pc, #164]	; (8100808 <main+0xf0>)
 8100764:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100768:	4a27      	ldr	r2, [pc, #156]	; (8100808 <main+0xf0>)
 810076a:	f043 0301 	orr.w	r3, r3, #1
 810076e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100772:	e007      	b.n	8100784 <main+0x6c>
 8100774:	4b24      	ldr	r3, [pc, #144]	; (8100808 <main+0xf0>)
 8100776:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810077a:	4a23      	ldr	r2, [pc, #140]	; (8100808 <main+0xf0>)
 810077c:	f043 0301 	orr.w	r3, r3, #1
 8100780:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  HAL_NVIC_ClearPendingIRQ(HSEM2_IRQn);
 8100784:	207e      	movs	r0, #126	; 0x7e
 8100786:	f000 fc9d 	bl	81010c4 <HAL_NVIC_ClearPendingIRQ>
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810078a:	f000 fb1f 	bl	8100dcc <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 810078e:	f7ff fecb 	bl	8100528 <MX_GPIO_Init>
  MX_DMA_Init();
 8100792:	f7ff fe63 	bl	810045c <MX_DMA_Init>
  MX_I2C2_Init();
 8100796:	f7ff fef1 	bl	810057c <MX_I2C2_Init>
  MX_TIM2_Init();
 810079a:	f000 fa07 	bl	8100bac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  MAILBOX_Init();
 810079e:	f007 fffd 	bl	810879c <MAILBOX_Init>

    if (MX_OPENAMP_Init(RPMSG_REMOTE, NULL)!= HAL_OK)
 81007a2:	2100      	movs	r1, #0
 81007a4:	2001      	movs	r0, #1
 81007a6:	f008 f8fb 	bl	81089a0 <MX_OPENAMP_Init>
 81007aa:	4603      	mov	r3, r0
 81007ac:	2b00      	cmp	r3, #0
 81007ae:	d001      	beq.n	81007b4 <main+0x9c>
    {
  	  Error_Handler();
 81007b0:	f000 f846 	bl	8100840 <Error_Handler>
    }

    /* create a endpoint for rmpsg communication */
    status = OPENAMP_create_endpoint(&rp_endpoint, RPMSG_SERVICE_NAME, RPMSG_ADDR_ANY,
 81007b4:	2300      	movs	r3, #0
 81007b6:	9300      	str	r3, [sp, #0]
 81007b8:	4b14      	ldr	r3, [pc, #80]	; (810080c <main+0xf4>)
 81007ba:	f04f 32ff 	mov.w	r2, #4294967295
 81007be:	4914      	ldr	r1, [pc, #80]	; (8100810 <main+0xf8>)
 81007c0:	4814      	ldr	r0, [pc, #80]	; (8100814 <main+0xfc>)
 81007c2:	f008 f983 	bl	8108acc <OPENAMP_create_endpoint>
 81007c6:	6078      	str	r0, [r7, #4]
  		  rpmsg_recv_callback, NULL);
    if (status < 0)
 81007c8:	687b      	ldr	r3, [r7, #4]
 81007ca:	2b00      	cmp	r3, #0
 81007cc:	da01      	bge.n	81007d2 <main+0xba>
    {
  	  Error_Handler();
 81007ce:	f000 f837 	bl	8100840 <Error_Handler>

    /* Pingpong application*/
    /* Reveice an interger from the master, incremennt it and send back the result to the master*/
//    while (message < 100)
//    {
  	  message = receive_message();
 81007d2:	f7ff fe07 	bl	81003e4 <receive_message>
 81007d6:	4603      	mov	r3, r0
 81007d8:	4a0f      	ldr	r2, [pc, #60]	; (8100818 <main+0x100>)
 81007da:	6013      	str	r3, [r2, #0]
  	  message++;
 81007dc:	4b0e      	ldr	r3, [pc, #56]	; (8100818 <main+0x100>)
 81007de:	681b      	ldr	r3, [r3, #0]
 81007e0:	3301      	adds	r3, #1
 81007e2:	4a0d      	ldr	r2, [pc, #52]	; (8100818 <main+0x100>)
 81007e4:	6013      	str	r3, [r2, #0]
  	  status = OPENAMP_send(&rp_endpoint, &message, sizeof(message));
 81007e6:	2204      	movs	r2, #4
 81007e8:	490b      	ldr	r1, [pc, #44]	; (8100818 <main+0x100>)
 81007ea:	480a      	ldr	r0, [pc, #40]	; (8100814 <main+0xfc>)
 81007ec:	f7ff ff74 	bl	81006d8 <rpmsg_send>
 81007f0:	6078      	str	r0, [r7, #4]
//  	  }
//    }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 81007f2:	f003 fad5 	bl	8103da0 <osKernelInitialize>
  MX_FREERTOS_Init();
 81007f6:	f7ff fe6b 	bl	81004d0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 81007fa:	f003 faf5 	bl	8103de8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81007fe:	e7fe      	b.n	81007fe <main+0xe6>
 8100800:	58024400 	.word	0x58024400
 8100804:	e000ed00 	.word	0xe000ed00
 8100808:	58026400 	.word	0x58026400
 810080c:	081003a1 	.word	0x081003a1
 8100810:	08109cb0 	.word	0x08109cb0
 8100814:	10004bf4 	.word	0x10004bf4
 8100818:	10004bec 	.word	0x10004bec

0810081c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 810081c:	b580      	push	{r7, lr}
 810081e:	b082      	sub	sp, #8
 8100820:	af00      	add	r7, sp, #0
 8100822:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM13) {
 8100824:	687b      	ldr	r3, [r7, #4]
 8100826:	681b      	ldr	r3, [r3, #0]
 8100828:	4a04      	ldr	r2, [pc, #16]	; (810083c <HAL_TIM_PeriodElapsedCallback+0x20>)
 810082a:	4293      	cmp	r3, r2
 810082c:	d101      	bne.n	8100832 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 810082e:	f000 fb2b 	bl	8100e88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8100832:	bf00      	nop
 8100834:	3708      	adds	r7, #8
 8100836:	46bd      	mov	sp, r7
 8100838:	bd80      	pop	{r7, pc}
 810083a:	bf00      	nop
 810083c:	40001c00 	.word	0x40001c00

08100840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100840:	b480      	push	{r7}
 8100842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100844:	b672      	cpsid	i
}
 8100846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100848:	e7fe      	b.n	8100848 <Error_Handler+0x8>
	...

0810084c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 810084c:	b580      	push	{r7, lr}
 810084e:	b082      	sub	sp, #8
 8100850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100852:	4b18      	ldr	r3, [pc, #96]	; (81008b4 <HAL_MspInit+0x68>)
 8100854:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100858:	4a16      	ldr	r2, [pc, #88]	; (81008b4 <HAL_MspInit+0x68>)
 810085a:	f043 0302 	orr.w	r3, r3, #2
 810085e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100862:	4b14      	ldr	r3, [pc, #80]	; (81008b4 <HAL_MspInit+0x68>)
 8100864:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100868:	f003 0302 	and.w	r3, r3, #2
 810086c:	607b      	str	r3, [r7, #4]
 810086e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8100870:	2200      	movs	r2, #0
 8100872:	210f      	movs	r1, #15
 8100874:	f06f 0001 	mvn.w	r0, #1
 8100878:	f000 fbfc 	bl	8101074 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* CM7_SEV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CM7_SEV_IRQn, 5, 0);
 810087c:	2200      	movs	r2, #0
 810087e:	2105      	movs	r1, #5
 8100880:	2040      	movs	r0, #64	; 0x40
 8100882:	f000 fbf7 	bl	8101074 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CM7_SEV_IRQn);
 8100886:	2040      	movs	r0, #64	; 0x40
 8100888:	f000 fc0e 	bl	81010a8 <HAL_NVIC_EnableIRQ>
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 5, 0);
 810088c:	2200      	movs	r2, #0
 810088e:	2105      	movs	r1, #5
 8100890:	207e      	movs	r0, #126	; 0x7e
 8100892:	f000 fbef 	bl	8101074 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8100896:	207e      	movs	r0, #126	; 0x7e
 8100898:	f000 fc06 	bl	81010a8 <HAL_NVIC_EnableIRQ>
  /* HOLD_CORE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HOLD_CORE_IRQn, 5, 0);
 810089c:	2200      	movs	r2, #0
 810089e:	2105      	movs	r1, #5
 81008a0:	2094      	movs	r0, #148	; 0x94
 81008a2:	f000 fbe7 	bl	8101074 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HOLD_CORE_IRQn);
 81008a6:	2094      	movs	r0, #148	; 0x94
 81008a8:	f000 fbfe 	bl	81010a8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81008ac:	bf00      	nop
 81008ae:	3708      	adds	r7, #8
 81008b0:	46bd      	mov	sp, r7
 81008b2:	bd80      	pop	{r7, pc}
 81008b4:	58024400 	.word	0x58024400

081008b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81008b8:	b580      	push	{r7, lr}
 81008ba:	b090      	sub	sp, #64	; 0x40
 81008bc:	af00      	add	r7, sp, #0
 81008be:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM13 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81008c0:	687b      	ldr	r3, [r7, #4]
 81008c2:	2b0f      	cmp	r3, #15
 81008c4:	d827      	bhi.n	8100916 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority ,0U);
 81008c6:	2200      	movs	r2, #0
 81008c8:	6879      	ldr	r1, [r7, #4]
 81008ca:	202c      	movs	r0, #44	; 0x2c
 81008cc:	f000 fbd2 	bl	8101074 <HAL_NVIC_SetPriority>

  /* Enable the TIM13 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 81008d0:	202c      	movs	r0, #44	; 0x2c
 81008d2:	f000 fbe9 	bl	81010a8 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 81008d6:	4a29      	ldr	r2, [pc, #164]	; (810097c <HAL_InitTick+0xc4>)
 81008d8:	687b      	ldr	r3, [r7, #4]
 81008da:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM13 clock */
  __HAL_RCC_TIM13_CLK_ENABLE();
 81008dc:	4b28      	ldr	r3, [pc, #160]	; (8100980 <HAL_InitTick+0xc8>)
 81008de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81008e2:	4a27      	ldr	r2, [pc, #156]	; (8100980 <HAL_InitTick+0xc8>)
 81008e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81008e8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81008ec:	4b24      	ldr	r3, [pc, #144]	; (8100980 <HAL_InitTick+0xc8>)
 81008ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81008f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81008f6:	60fb      	str	r3, [r7, #12]
 81008f8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 81008fa:	f107 0210 	add.w	r2, r7, #16
 81008fe:	f107 0314 	add.w	r3, r7, #20
 8100902:	4611      	mov	r1, r2
 8100904:	4618      	mov	r0, r3
 8100906:	f001 f993 	bl	8101c30 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 810090a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810090c:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM13 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 810090e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8100910:	2b00      	cmp	r3, #0
 8100912:	d106      	bne.n	8100922 <HAL_InitTick+0x6a>
 8100914:	e001      	b.n	810091a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8100916:	2301      	movs	r3, #1
 8100918:	e02b      	b.n	8100972 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 810091a:	f001 f973 	bl	8101c04 <HAL_RCC_GetPCLK1Freq>
 810091e:	63f8      	str	r0, [r7, #60]	; 0x3c
 8100920:	e004      	b.n	810092c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8100922:	f001 f96f 	bl	8101c04 <HAL_RCC_GetPCLK1Freq>
 8100926:	4603      	mov	r3, r0
 8100928:	005b      	lsls	r3, r3, #1
 810092a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM13 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 810092c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810092e:	4a15      	ldr	r2, [pc, #84]	; (8100984 <HAL_InitTick+0xcc>)
 8100930:	fba2 2303 	umull	r2, r3, r2, r3
 8100934:	0c9b      	lsrs	r3, r3, #18
 8100936:	3b01      	subs	r3, #1
 8100938:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM13 */
  htim13.Instance = TIM13;
 810093a:	4b13      	ldr	r3, [pc, #76]	; (8100988 <HAL_InitTick+0xd0>)
 810093c:	4a13      	ldr	r2, [pc, #76]	; (810098c <HAL_InitTick+0xd4>)
 810093e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM13CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim13.Init.Period = (1000000U / 1000U) - 1U;
 8100940:	4b11      	ldr	r3, [pc, #68]	; (8100988 <HAL_InitTick+0xd0>)
 8100942:	f240 32e7 	movw	r2, #999	; 0x3e7
 8100946:	60da      	str	r2, [r3, #12]
  htim13.Init.Prescaler = uwPrescalerValue;
 8100948:	4a0f      	ldr	r2, [pc, #60]	; (8100988 <HAL_InitTick+0xd0>)
 810094a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810094c:	6053      	str	r3, [r2, #4]
  htim13.Init.ClockDivision = 0;
 810094e:	4b0e      	ldr	r3, [pc, #56]	; (8100988 <HAL_InitTick+0xd0>)
 8100950:	2200      	movs	r2, #0
 8100952:	611a      	str	r2, [r3, #16]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100954:	4b0c      	ldr	r3, [pc, #48]	; (8100988 <HAL_InitTick+0xd0>)
 8100956:	2200      	movs	r2, #0
 8100958:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim13) == HAL_OK)
 810095a:	480b      	ldr	r0, [pc, #44]	; (8100988 <HAL_InitTick+0xd0>)
 810095c:	f002 fa4e 	bl	8102dfc <HAL_TIM_Base_Init>
 8100960:	4603      	mov	r3, r0
 8100962:	2b00      	cmp	r3, #0
 8100964:	d104      	bne.n	8100970 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim13);
 8100966:	4808      	ldr	r0, [pc, #32]	; (8100988 <HAL_InitTick+0xd0>)
 8100968:	f002 faaa 	bl	8102ec0 <HAL_TIM_Base_Start_IT>
 810096c:	4603      	mov	r3, r0
 810096e:	e000      	b.n	8100972 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8100970:	2301      	movs	r3, #1
}
 8100972:	4618      	mov	r0, r3
 8100974:	3740      	adds	r7, #64	; 0x40
 8100976:	46bd      	mov	sp, r7
 8100978:	bd80      	pop	{r7, pc}
 810097a:	bf00      	nop
 810097c:	10000008 	.word	0x10000008
 8100980:	58024400 	.word	0x58024400
 8100984:	431bde83 	.word	0x431bde83
 8100988:	10004c38 	.word	0x10004c38
 810098c:	40001c00 	.word	0x40001c00

08100990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100990:	b480      	push	{r7}
 8100992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8100994:	e7fe      	b.n	8100994 <NMI_Handler+0x4>

08100996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100996:	b480      	push	{r7}
 8100998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810099a:	e7fe      	b.n	810099a <HardFault_Handler+0x4>

0810099c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 810099c:	b480      	push	{r7}
 810099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81009a0:	e7fe      	b.n	81009a0 <MemManage_Handler+0x4>

081009a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81009a2:	b480      	push	{r7}
 81009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81009a6:	e7fe      	b.n	81009a6 <BusFault_Handler+0x4>

081009a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81009a8:	b480      	push	{r7}
 81009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81009ac:	e7fe      	b.n	81009ac <UsageFault_Handler+0x4>

081009ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81009ae:	b480      	push	{r7}
 81009b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81009b2:	bf00      	nop
 81009b4:	46bd      	mov	sp, r7
 81009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81009ba:	4770      	bx	lr

081009bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 81009bc:	b580      	push	{r7, lr}
 81009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 81009c0:	4802      	ldr	r0, [pc, #8]	; (81009cc <TIM2_IRQHandler+0x10>)
 81009c2:	f002 fb44 	bl	810304e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 81009c6:	bf00      	nop
 81009c8:	bd80      	pop	{r7, pc}
 81009ca:	bf00      	nop
 81009cc:	10004c84 	.word	0x10004c84

081009d0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 81009d0:	b580      	push	{r7, lr}
 81009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 81009d4:	4802      	ldr	r0, [pc, #8]	; (81009e0 <I2C2_EV_IRQHandler+0x10>)
 81009d6:	f000 fe30 	bl	810163a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 81009da:	bf00      	nop
 81009dc:	bd80      	pop	{r7, pc}
 81009de:	bf00      	nop
 81009e0:	10004ba0 	.word	0x10004ba0

081009e4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 81009e4:	b580      	push	{r7, lr}
 81009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 81009e8:	4802      	ldr	r0, [pc, #8]	; (81009f4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 81009ea:	f002 fb30 	bl	810304e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 81009ee:	bf00      	nop
 81009f0:	bd80      	pop	{r7, pc}
 81009f2:	bf00      	nop
 81009f4:	10004c38 	.word	0x10004c38

081009f8 <CM7_SEV_IRQHandler>:

/**
  * @brief This function handles CM7 send event interrupt for CM4.
  */
void CM7_SEV_IRQHandler(void)
{
 81009f8:	b480      	push	{r7}
 81009fa:	af00      	add	r7, sp, #0

  /* USER CODE END CM7_SEV_IRQn 0 */
  /* USER CODE BEGIN CM7_SEV_IRQn 1 */

  /* USER CODE END CM7_SEV_IRQn 1 */
}
 81009fc:	bf00      	nop
 81009fe:	46bd      	mov	sp, r7
 8100a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a04:	4770      	bx	lr

08100a06 <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 8100a06:	b580      	push	{r7, lr}
 8100a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8100a0a:	f000 fd6d 	bl	81014e8 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 8100a0e:	bf00      	nop
 8100a10:	bd80      	pop	{r7, pc}

08100a12 <HOLD_CORE_IRQHandler>:

/**
  * @brief This function handles Hold core interrupt.
  */
void HOLD_CORE_IRQHandler(void)
{
 8100a12:	b480      	push	{r7}
 8100a14:	af00      	add	r7, sp, #0

  /* USER CODE END HOLD_CORE_IRQn 0 */
  /* USER CODE BEGIN HOLD_CORE_IRQn 1 */

  /* USER CODE END HOLD_CORE_IRQn 1 */
}
 8100a16:	bf00      	nop
 8100a18:	46bd      	mov	sp, r7
 8100a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a1e:	4770      	bx	lr

08100a20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8100a20:	b480      	push	{r7}
 8100a22:	af00      	add	r7, sp, #0
	return 1;
 8100a24:	2301      	movs	r3, #1
}
 8100a26:	4618      	mov	r0, r3
 8100a28:	46bd      	mov	sp, r7
 8100a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a2e:	4770      	bx	lr

08100a30 <_kill>:

int _kill(int pid, int sig)
{
 8100a30:	b580      	push	{r7, lr}
 8100a32:	b082      	sub	sp, #8
 8100a34:	af00      	add	r7, sp, #0
 8100a36:	6078      	str	r0, [r7, #4]
 8100a38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8100a3a:	f008 f8ab 	bl	8108b94 <__errno>
 8100a3e:	4603      	mov	r3, r0
 8100a40:	2216      	movs	r2, #22
 8100a42:	601a      	str	r2, [r3, #0]
	return -1;
 8100a44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8100a48:	4618      	mov	r0, r3
 8100a4a:	3708      	adds	r7, #8
 8100a4c:	46bd      	mov	sp, r7
 8100a4e:	bd80      	pop	{r7, pc}

08100a50 <_exit>:

void _exit (int status)
{
 8100a50:	b580      	push	{r7, lr}
 8100a52:	b082      	sub	sp, #8
 8100a54:	af00      	add	r7, sp, #0
 8100a56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8100a58:	f04f 31ff 	mov.w	r1, #4294967295
 8100a5c:	6878      	ldr	r0, [r7, #4]
 8100a5e:	f7ff ffe7 	bl	8100a30 <_kill>
	while (1) {}		/* Make sure we hang here */
 8100a62:	e7fe      	b.n	8100a62 <_exit+0x12>

08100a64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8100a64:	b580      	push	{r7, lr}
 8100a66:	b086      	sub	sp, #24
 8100a68:	af00      	add	r7, sp, #0
 8100a6a:	60f8      	str	r0, [r7, #12]
 8100a6c:	60b9      	str	r1, [r7, #8]
 8100a6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8100a70:	2300      	movs	r3, #0
 8100a72:	617b      	str	r3, [r7, #20]
 8100a74:	e00a      	b.n	8100a8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8100a76:	f3af 8000 	nop.w
 8100a7a:	4601      	mov	r1, r0
 8100a7c:	68bb      	ldr	r3, [r7, #8]
 8100a7e:	1c5a      	adds	r2, r3, #1
 8100a80:	60ba      	str	r2, [r7, #8]
 8100a82:	b2ca      	uxtb	r2, r1
 8100a84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8100a86:	697b      	ldr	r3, [r7, #20]
 8100a88:	3301      	adds	r3, #1
 8100a8a:	617b      	str	r3, [r7, #20]
 8100a8c:	697a      	ldr	r2, [r7, #20]
 8100a8e:	687b      	ldr	r3, [r7, #4]
 8100a90:	429a      	cmp	r2, r3
 8100a92:	dbf0      	blt.n	8100a76 <_read+0x12>
	}

return len;
 8100a94:	687b      	ldr	r3, [r7, #4]
}
 8100a96:	4618      	mov	r0, r3
 8100a98:	3718      	adds	r7, #24
 8100a9a:	46bd      	mov	sp, r7
 8100a9c:	bd80      	pop	{r7, pc}

08100a9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8100a9e:	b580      	push	{r7, lr}
 8100aa0:	b086      	sub	sp, #24
 8100aa2:	af00      	add	r7, sp, #0
 8100aa4:	60f8      	str	r0, [r7, #12]
 8100aa6:	60b9      	str	r1, [r7, #8]
 8100aa8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8100aaa:	2300      	movs	r3, #0
 8100aac:	617b      	str	r3, [r7, #20]
 8100aae:	e009      	b.n	8100ac4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8100ab0:	68bb      	ldr	r3, [r7, #8]
 8100ab2:	1c5a      	adds	r2, r3, #1
 8100ab4:	60ba      	str	r2, [r7, #8]
 8100ab6:	781b      	ldrb	r3, [r3, #0]
 8100ab8:	4618      	mov	r0, r3
 8100aba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8100abe:	697b      	ldr	r3, [r7, #20]
 8100ac0:	3301      	adds	r3, #1
 8100ac2:	617b      	str	r3, [r7, #20]
 8100ac4:	697a      	ldr	r2, [r7, #20]
 8100ac6:	687b      	ldr	r3, [r7, #4]
 8100ac8:	429a      	cmp	r2, r3
 8100aca:	dbf1      	blt.n	8100ab0 <_write+0x12>
	}
	return len;
 8100acc:	687b      	ldr	r3, [r7, #4]
}
 8100ace:	4618      	mov	r0, r3
 8100ad0:	3718      	adds	r7, #24
 8100ad2:	46bd      	mov	sp, r7
 8100ad4:	bd80      	pop	{r7, pc}

08100ad6 <_close>:

int _close(int file)
{
 8100ad6:	b480      	push	{r7}
 8100ad8:	b083      	sub	sp, #12
 8100ada:	af00      	add	r7, sp, #0
 8100adc:	6078      	str	r0, [r7, #4]
	return -1;
 8100ade:	f04f 33ff 	mov.w	r3, #4294967295
}
 8100ae2:	4618      	mov	r0, r3
 8100ae4:	370c      	adds	r7, #12
 8100ae6:	46bd      	mov	sp, r7
 8100ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100aec:	4770      	bx	lr

08100aee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8100aee:	b480      	push	{r7}
 8100af0:	b083      	sub	sp, #12
 8100af2:	af00      	add	r7, sp, #0
 8100af4:	6078      	str	r0, [r7, #4]
 8100af6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8100af8:	683b      	ldr	r3, [r7, #0]
 8100afa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8100afe:	605a      	str	r2, [r3, #4]
	return 0;
 8100b00:	2300      	movs	r3, #0
}
 8100b02:	4618      	mov	r0, r3
 8100b04:	370c      	adds	r7, #12
 8100b06:	46bd      	mov	sp, r7
 8100b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b0c:	4770      	bx	lr

08100b0e <_isatty>:

int _isatty(int file)
{
 8100b0e:	b480      	push	{r7}
 8100b10:	b083      	sub	sp, #12
 8100b12:	af00      	add	r7, sp, #0
 8100b14:	6078      	str	r0, [r7, #4]
	return 1;
 8100b16:	2301      	movs	r3, #1
}
 8100b18:	4618      	mov	r0, r3
 8100b1a:	370c      	adds	r7, #12
 8100b1c:	46bd      	mov	sp, r7
 8100b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b22:	4770      	bx	lr

08100b24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8100b24:	b480      	push	{r7}
 8100b26:	b085      	sub	sp, #20
 8100b28:	af00      	add	r7, sp, #0
 8100b2a:	60f8      	str	r0, [r7, #12]
 8100b2c:	60b9      	str	r1, [r7, #8]
 8100b2e:	607a      	str	r2, [r7, #4]
	return 0;
 8100b30:	2300      	movs	r3, #0
}
 8100b32:	4618      	mov	r0, r3
 8100b34:	3714      	adds	r7, #20
 8100b36:	46bd      	mov	sp, r7
 8100b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b3c:	4770      	bx	lr
	...

08100b40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8100b40:	b580      	push	{r7, lr}
 8100b42:	b086      	sub	sp, #24
 8100b44:	af00      	add	r7, sp, #0
 8100b46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8100b48:	4a14      	ldr	r2, [pc, #80]	; (8100b9c <_sbrk+0x5c>)
 8100b4a:	4b15      	ldr	r3, [pc, #84]	; (8100ba0 <_sbrk+0x60>)
 8100b4c:	1ad3      	subs	r3, r2, r3
 8100b4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8100b50:	697b      	ldr	r3, [r7, #20]
 8100b52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8100b54:	4b13      	ldr	r3, [pc, #76]	; (8100ba4 <_sbrk+0x64>)
 8100b56:	681b      	ldr	r3, [r3, #0]
 8100b58:	2b00      	cmp	r3, #0
 8100b5a:	d102      	bne.n	8100b62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8100b5c:	4b11      	ldr	r3, [pc, #68]	; (8100ba4 <_sbrk+0x64>)
 8100b5e:	4a12      	ldr	r2, [pc, #72]	; (8100ba8 <_sbrk+0x68>)
 8100b60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8100b62:	4b10      	ldr	r3, [pc, #64]	; (8100ba4 <_sbrk+0x64>)
 8100b64:	681a      	ldr	r2, [r3, #0]
 8100b66:	687b      	ldr	r3, [r7, #4]
 8100b68:	4413      	add	r3, r2
 8100b6a:	693a      	ldr	r2, [r7, #16]
 8100b6c:	429a      	cmp	r2, r3
 8100b6e:	d207      	bcs.n	8100b80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8100b70:	f008 f810 	bl	8108b94 <__errno>
 8100b74:	4603      	mov	r3, r0
 8100b76:	220c      	movs	r2, #12
 8100b78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8100b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8100b7e:	e009      	b.n	8100b94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8100b80:	4b08      	ldr	r3, [pc, #32]	; (8100ba4 <_sbrk+0x64>)
 8100b82:	681b      	ldr	r3, [r3, #0]
 8100b84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8100b86:	4b07      	ldr	r3, [pc, #28]	; (8100ba4 <_sbrk+0x64>)
 8100b88:	681a      	ldr	r2, [r3, #0]
 8100b8a:	687b      	ldr	r3, [r7, #4]
 8100b8c:	4413      	add	r3, r2
 8100b8e:	4a05      	ldr	r2, [pc, #20]	; (8100ba4 <_sbrk+0x64>)
 8100b90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8100b92:	68fb      	ldr	r3, [r7, #12]
}
 8100b94:	4618      	mov	r0, r3
 8100b96:	3718      	adds	r7, #24
 8100b98:	46bd      	mov	sp, r7
 8100b9a:	bd80      	pop	{r7, pc}
 8100b9c:	10048000 	.word	0x10048000
 8100ba0:	00000400 	.word	0x00000400
 8100ba4:	10000140 	.word	0x10000140
 8100ba8:	10004d48 	.word	0x10004d48

08100bac <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8100bac:	b580      	push	{r7, lr}
 8100bae:	b08a      	sub	sp, #40	; 0x28
 8100bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8100bb2:	f107 031c 	add.w	r3, r7, #28
 8100bb6:	2200      	movs	r2, #0
 8100bb8:	601a      	str	r2, [r3, #0]
 8100bba:	605a      	str	r2, [r3, #4]
 8100bbc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8100bbe:	463b      	mov	r3, r7
 8100bc0:	2200      	movs	r2, #0
 8100bc2:	601a      	str	r2, [r3, #0]
 8100bc4:	605a      	str	r2, [r3, #4]
 8100bc6:	609a      	str	r2, [r3, #8]
 8100bc8:	60da      	str	r2, [r3, #12]
 8100bca:	611a      	str	r2, [r3, #16]
 8100bcc:	615a      	str	r2, [r3, #20]
 8100bce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8100bd0:	4b28      	ldr	r3, [pc, #160]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100bd2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100bd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 75;
 8100bd8:	4b26      	ldr	r3, [pc, #152]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100bda:	224b      	movs	r2, #75	; 0x4b
 8100bdc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100bde:	4b25      	ldr	r3, [pc, #148]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100be0:	2200      	movs	r2, #0
 8100be2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8100be4:	4b23      	ldr	r3, [pc, #140]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100be6:	f644 6220 	movw	r2, #20000	; 0x4e20
 8100bea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8100bec:	4b21      	ldr	r3, [pc, #132]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100bee:	2200      	movs	r2, #0
 8100bf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8100bf2:	4b20      	ldr	r3, [pc, #128]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100bf4:	2280      	movs	r2, #128	; 0x80
 8100bf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8100bf8:	481e      	ldr	r0, [pc, #120]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100bfa:	f002 f9d1 	bl	8102fa0 <HAL_TIM_PWM_Init>
 8100bfe:	4603      	mov	r3, r0
 8100c00:	2b00      	cmp	r3, #0
 8100c02:	d001      	beq.n	8100c08 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8100c04:	f7ff fe1c 	bl	8100840 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8100c08:	2300      	movs	r3, #0
 8100c0a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8100c0c:	2300      	movs	r3, #0
 8100c0e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8100c10:	f107 031c 	add.w	r3, r7, #28
 8100c14:	4619      	mov	r1, r3
 8100c16:	4817      	ldr	r0, [pc, #92]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100c18:	f002 ffd8 	bl	8103bcc <HAL_TIMEx_MasterConfigSynchronization>
 8100c1c:	4603      	mov	r3, r0
 8100c1e:	2b00      	cmp	r3, #0
 8100c20:	d001      	beq.n	8100c26 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8100c22:	f7ff fe0d 	bl	8100840 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8100c26:	2360      	movs	r3, #96	; 0x60
 8100c28:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 8100c2a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8100c2e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8100c30:	2300      	movs	r3, #0
 8100c32:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8100c34:	2300      	movs	r3, #0
 8100c36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8100c38:	463b      	mov	r3, r7
 8100c3a:	2200      	movs	r2, #0
 8100c3c:	4619      	mov	r1, r3
 8100c3e:	480d      	ldr	r0, [pc, #52]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100c40:	f002 fb24 	bl	810328c <HAL_TIM_PWM_ConfigChannel>
 8100c44:	4603      	mov	r3, r0
 8100c46:	2b00      	cmp	r3, #0
 8100c48:	d001      	beq.n	8100c4e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8100c4a:	f7ff fdf9 	bl	8100840 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8100c4e:	463b      	mov	r3, r7
 8100c50:	2204      	movs	r2, #4
 8100c52:	4619      	mov	r1, r3
 8100c54:	4807      	ldr	r0, [pc, #28]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100c56:	f002 fb19 	bl	810328c <HAL_TIM_PWM_ConfigChannel>
 8100c5a:	4603      	mov	r3, r0
 8100c5c:	2b00      	cmp	r3, #0
 8100c5e:	d001      	beq.n	8100c64 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8100c60:	f7ff fdee 	bl	8100840 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8100c64:	4803      	ldr	r0, [pc, #12]	; (8100c74 <MX_TIM2_Init+0xc8>)
 8100c66:	f000 f82d 	bl	8100cc4 <HAL_TIM_MspPostInit>

}
 8100c6a:	bf00      	nop
 8100c6c:	3728      	adds	r7, #40	; 0x28
 8100c6e:	46bd      	mov	sp, r7
 8100c70:	bd80      	pop	{r7, pc}
 8100c72:	bf00      	nop
 8100c74:	10004c84 	.word	0x10004c84

08100c78 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8100c78:	b580      	push	{r7, lr}
 8100c7a:	b084      	sub	sp, #16
 8100c7c:	af00      	add	r7, sp, #0
 8100c7e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8100c80:	687b      	ldr	r3, [r7, #4]
 8100c82:	681b      	ldr	r3, [r3, #0]
 8100c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8100c88:	d116      	bne.n	8100cb8 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8100c8a:	4b0d      	ldr	r3, [pc, #52]	; (8100cc0 <HAL_TIM_PWM_MspInit+0x48>)
 8100c8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100c90:	4a0b      	ldr	r2, [pc, #44]	; (8100cc0 <HAL_TIM_PWM_MspInit+0x48>)
 8100c92:	f043 0301 	orr.w	r3, r3, #1
 8100c96:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100c9a:	4b09      	ldr	r3, [pc, #36]	; (8100cc0 <HAL_TIM_PWM_MspInit+0x48>)
 8100c9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100ca0:	f003 0301 	and.w	r3, r3, #1
 8100ca4:	60fb      	str	r3, [r7, #12]
 8100ca6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8100ca8:	2200      	movs	r2, #0
 8100caa:	2105      	movs	r1, #5
 8100cac:	201c      	movs	r0, #28
 8100cae:	f000 f9e1 	bl	8101074 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8100cb2:	201c      	movs	r0, #28
 8100cb4:	f000 f9f8 	bl	81010a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8100cb8:	bf00      	nop
 8100cba:	3710      	adds	r7, #16
 8100cbc:	46bd      	mov	sp, r7
 8100cbe:	bd80      	pop	{r7, pc}
 8100cc0:	58024400 	.word	0x58024400

08100cc4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8100cc4:	b580      	push	{r7, lr}
 8100cc6:	b08a      	sub	sp, #40	; 0x28
 8100cc8:	af00      	add	r7, sp, #0
 8100cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100ccc:	f107 0314 	add.w	r3, r7, #20
 8100cd0:	2200      	movs	r2, #0
 8100cd2:	601a      	str	r2, [r3, #0]
 8100cd4:	605a      	str	r2, [r3, #4]
 8100cd6:	609a      	str	r2, [r3, #8]
 8100cd8:	60da      	str	r2, [r3, #12]
 8100cda:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8100cdc:	687b      	ldr	r3, [r7, #4]
 8100cde:	681b      	ldr	r3, [r3, #0]
 8100ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8100ce4:	d13d      	bne.n	8100d62 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100ce6:	4b21      	ldr	r3, [pc, #132]	; (8100d6c <HAL_TIM_MspPostInit+0xa8>)
 8100ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cec:	4a1f      	ldr	r2, [pc, #124]	; (8100d6c <HAL_TIM_MspPostInit+0xa8>)
 8100cee:	f043 0301 	orr.w	r3, r3, #1
 8100cf2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cf6:	4b1d      	ldr	r3, [pc, #116]	; (8100d6c <HAL_TIM_MspPostInit+0xa8>)
 8100cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cfc:	f003 0301 	and.w	r3, r3, #1
 8100d00:	613b      	str	r3, [r7, #16]
 8100d02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100d04:	4b19      	ldr	r3, [pc, #100]	; (8100d6c <HAL_TIM_MspPostInit+0xa8>)
 8100d06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d0a:	4a18      	ldr	r2, [pc, #96]	; (8100d6c <HAL_TIM_MspPostInit+0xa8>)
 8100d0c:	f043 0302 	orr.w	r3, r3, #2
 8100d10:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d14:	4b15      	ldr	r3, [pc, #84]	; (8100d6c <HAL_TIM_MspPostInit+0xa8>)
 8100d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d1a:	f003 0302 	and.w	r3, r3, #2
 8100d1e:	60fb      	str	r3, [r7, #12]
 8100d20:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = TIM2_CH1___Gimbal_Pin;
 8100d22:	2301      	movs	r3, #1
 8100d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d26:	2302      	movs	r3, #2
 8100d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d2a:	2300      	movs	r3, #0
 8100d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100d2e:	2300      	movs	r3, #0
 8100d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8100d32:	2301      	movs	r3, #1
 8100d34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH1___Gimbal_GPIO_Port, &GPIO_InitStruct);
 8100d36:	f107 0314 	add.w	r3, r7, #20
 8100d3a:	4619      	mov	r1, r3
 8100d3c:	480c      	ldr	r0, [pc, #48]	; (8100d70 <HAL_TIM_MspPostInit+0xac>)
 8100d3e:	f000 f9e3 	bl	8101108 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM2_CH2___Gimbal_Pin;
 8100d42:	2308      	movs	r3, #8
 8100d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d46:	2302      	movs	r3, #2
 8100d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d4a:	2300      	movs	r3, #0
 8100d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100d4e:	2300      	movs	r3, #0
 8100d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8100d52:	2301      	movs	r3, #1
 8100d54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH2___Gimbal_GPIO_Port, &GPIO_InitStruct);
 8100d56:	f107 0314 	add.w	r3, r7, #20
 8100d5a:	4619      	mov	r1, r3
 8100d5c:	4805      	ldr	r0, [pc, #20]	; (8100d74 <HAL_TIM_MspPostInit+0xb0>)
 8100d5e:	f000 f9d3 	bl	8101108 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8100d62:	bf00      	nop
 8100d64:	3728      	adds	r7, #40	; 0x28
 8100d66:	46bd      	mov	sp, r7
 8100d68:	bd80      	pop	{r7, pc}
 8100d6a:	bf00      	nop
 8100d6c:	58024400 	.word	0x58024400
 8100d70:	58020000 	.word	0x58020000
 8100d74:	58020400 	.word	0x58020400

08100d78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100d78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100db0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8100d7c:	f7ff fb52 	bl	8100424 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100d80:	480c      	ldr	r0, [pc, #48]	; (8100db4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100d82:	490d      	ldr	r1, [pc, #52]	; (8100db8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100d84:	4a0d      	ldr	r2, [pc, #52]	; (8100dbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100d86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100d88:	e002      	b.n	8100d90 <LoopCopyDataInit>

08100d8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100d8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100d8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100d8e:	3304      	adds	r3, #4

08100d90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100d90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100d92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100d94:	d3f9      	bcc.n	8100d8a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100d96:	4a0a      	ldr	r2, [pc, #40]	; (8100dc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100d98:	4c0a      	ldr	r4, [pc, #40]	; (8100dc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8100d9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100d9c:	e001      	b.n	8100da2 <LoopFillZerobss>

08100d9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100d9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100da0:	3204      	adds	r2, #4

08100da2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100da2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100da4:	d3fb      	bcc.n	8100d9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100da6:	f008 f803 	bl	8108db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100daa:	f7ff fcb5 	bl	8100718 <main>
  bx  lr
 8100dae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100db0:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100db4:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100db8:	10000120 	.word	0x10000120
  ldr r2, =_sidata
 8100dbc:	0810a02c 	.word	0x0810a02c
  ldr r2, =_sbss
 8100dc0:	10000120 	.word	0x10000120
  ldr r4, =_ebss
 8100dc4:	10004d44 	.word	0x10004d44

08100dc8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100dc8:	e7fe      	b.n	8100dc8 <ADC3_IRQHandler>
	...

08100dcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100dcc:	b580      	push	{r7, lr}
 8100dce:	b082      	sub	sp, #8
 8100dd0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100dd2:	4b28      	ldr	r3, [pc, #160]	; (8100e74 <HAL_Init+0xa8>)
 8100dd4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100dd8:	4a26      	ldr	r2, [pc, #152]	; (8100e74 <HAL_Init+0xa8>)
 8100dda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8100dde:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100de2:	4b24      	ldr	r3, [pc, #144]	; (8100e74 <HAL_Init+0xa8>)
 8100de4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100de8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8100dec:	603b      	str	r3, [r7, #0]
 8100dee:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100df0:	4b21      	ldr	r3, [pc, #132]	; (8100e78 <HAL_Init+0xac>)
 8100df2:	681b      	ldr	r3, [r3, #0]
 8100df4:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8100df8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8100dfc:	4a1e      	ldr	r2, [pc, #120]	; (8100e78 <HAL_Init+0xac>)
 8100dfe:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8100e02:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100e04:	4b1c      	ldr	r3, [pc, #112]	; (8100e78 <HAL_Init+0xac>)
 8100e06:	681b      	ldr	r3, [r3, #0]
 8100e08:	4a1b      	ldr	r2, [pc, #108]	; (8100e78 <HAL_Init+0xac>)
 8100e0a:	f043 0301 	orr.w	r3, r3, #1
 8100e0e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100e10:	2003      	movs	r0, #3
 8100e12:	f000 f924 	bl	810105e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100e16:	f000 fd49 	bl	81018ac <HAL_RCC_GetSysClockFreq>
 8100e1a:	4602      	mov	r2, r0
 8100e1c:	4b15      	ldr	r3, [pc, #84]	; (8100e74 <HAL_Init+0xa8>)
 8100e1e:	699b      	ldr	r3, [r3, #24]
 8100e20:	0a1b      	lsrs	r3, r3, #8
 8100e22:	f003 030f 	and.w	r3, r3, #15
 8100e26:	4915      	ldr	r1, [pc, #84]	; (8100e7c <HAL_Init+0xb0>)
 8100e28:	5ccb      	ldrb	r3, [r1, r3]
 8100e2a:	f003 031f 	and.w	r3, r3, #31
 8100e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8100e32:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100e34:	4b0f      	ldr	r3, [pc, #60]	; (8100e74 <HAL_Init+0xa8>)
 8100e36:	699b      	ldr	r3, [r3, #24]
 8100e38:	f003 030f 	and.w	r3, r3, #15
 8100e3c:	4a0f      	ldr	r2, [pc, #60]	; (8100e7c <HAL_Init+0xb0>)
 8100e3e:	5cd3      	ldrb	r3, [r2, r3]
 8100e40:	f003 031f 	and.w	r3, r3, #31
 8100e44:	687a      	ldr	r2, [r7, #4]
 8100e46:	fa22 f303 	lsr.w	r3, r2, r3
 8100e4a:	4a0d      	ldr	r2, [pc, #52]	; (8100e80 <HAL_Init+0xb4>)
 8100e4c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100e4e:	4b0c      	ldr	r3, [pc, #48]	; (8100e80 <HAL_Init+0xb4>)
 8100e50:	681b      	ldr	r3, [r3, #0]
 8100e52:	4a0c      	ldr	r2, [pc, #48]	; (8100e84 <HAL_Init+0xb8>)
 8100e54:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100e56:	200f      	movs	r0, #15
 8100e58:	f7ff fd2e 	bl	81008b8 <HAL_InitTick>
 8100e5c:	4603      	mov	r3, r0
 8100e5e:	2b00      	cmp	r3, #0
 8100e60:	d001      	beq.n	8100e66 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100e62:	2301      	movs	r3, #1
 8100e64:	e002      	b.n	8100e6c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100e66:	f7ff fcf1 	bl	810084c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100e6a:	2300      	movs	r3, #0
}
 8100e6c:	4618      	mov	r0, r3
 8100e6e:	3708      	adds	r7, #8
 8100e70:	46bd      	mov	sp, r7
 8100e72:	bd80      	pop	{r7, pc}
 8100e74:	58024400 	.word	0x58024400
 8100e78:	40024400 	.word	0x40024400
 8100e7c:	08109ec8 	.word	0x08109ec8
 8100e80:	10000004 	.word	0x10000004
 8100e84:	10000000 	.word	0x10000000

08100e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100e88:	b480      	push	{r7}
 8100e8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100e8c:	4b06      	ldr	r3, [pc, #24]	; (8100ea8 <HAL_IncTick+0x20>)
 8100e8e:	781b      	ldrb	r3, [r3, #0]
 8100e90:	461a      	mov	r2, r3
 8100e92:	4b06      	ldr	r3, [pc, #24]	; (8100eac <HAL_IncTick+0x24>)
 8100e94:	681b      	ldr	r3, [r3, #0]
 8100e96:	4413      	add	r3, r2
 8100e98:	4a04      	ldr	r2, [pc, #16]	; (8100eac <HAL_IncTick+0x24>)
 8100e9a:	6013      	str	r3, [r2, #0]
}
 8100e9c:	bf00      	nop
 8100e9e:	46bd      	mov	sp, r7
 8100ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ea4:	4770      	bx	lr
 8100ea6:	bf00      	nop
 8100ea8:	1000000c 	.word	0x1000000c
 8100eac:	10004cd0 	.word	0x10004cd0

08100eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100eb0:	b480      	push	{r7}
 8100eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8100eb4:	4b03      	ldr	r3, [pc, #12]	; (8100ec4 <HAL_GetTick+0x14>)
 8100eb6:	681b      	ldr	r3, [r3, #0]
}
 8100eb8:	4618      	mov	r0, r3
 8100eba:	46bd      	mov	sp, r7
 8100ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ec0:	4770      	bx	lr
 8100ec2:	bf00      	nop
 8100ec4:	10004cd0 	.word	0x10004cd0

08100ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100ec8:	b480      	push	{r7}
 8100eca:	b085      	sub	sp, #20
 8100ecc:	af00      	add	r7, sp, #0
 8100ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100ed0:	687b      	ldr	r3, [r7, #4]
 8100ed2:	f003 0307 	and.w	r3, r3, #7
 8100ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100ed8:	4b0c      	ldr	r3, [pc, #48]	; (8100f0c <__NVIC_SetPriorityGrouping+0x44>)
 8100eda:	68db      	ldr	r3, [r3, #12]
 8100edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100ede:	68ba      	ldr	r2, [r7, #8]
 8100ee0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8100ee4:	4013      	ands	r3, r2
 8100ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100ee8:	68fb      	ldr	r3, [r7, #12]
 8100eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100eec:	68bb      	ldr	r3, [r7, #8]
 8100eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100ef0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8100ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8100ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100efa:	4a04      	ldr	r2, [pc, #16]	; (8100f0c <__NVIC_SetPriorityGrouping+0x44>)
 8100efc:	68bb      	ldr	r3, [r7, #8]
 8100efe:	60d3      	str	r3, [r2, #12]
}
 8100f00:	bf00      	nop
 8100f02:	3714      	adds	r7, #20
 8100f04:	46bd      	mov	sp, r7
 8100f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f0a:	4770      	bx	lr
 8100f0c:	e000ed00 	.word	0xe000ed00

08100f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100f10:	b480      	push	{r7}
 8100f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100f14:	4b04      	ldr	r3, [pc, #16]	; (8100f28 <__NVIC_GetPriorityGrouping+0x18>)
 8100f16:	68db      	ldr	r3, [r3, #12]
 8100f18:	0a1b      	lsrs	r3, r3, #8
 8100f1a:	f003 0307 	and.w	r3, r3, #7
}
 8100f1e:	4618      	mov	r0, r3
 8100f20:	46bd      	mov	sp, r7
 8100f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f26:	4770      	bx	lr
 8100f28:	e000ed00 	.word	0xe000ed00

08100f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100f2c:	b480      	push	{r7}
 8100f2e:	b083      	sub	sp, #12
 8100f30:	af00      	add	r7, sp, #0
 8100f32:	4603      	mov	r3, r0
 8100f34:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100f36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100f3a:	2b00      	cmp	r3, #0
 8100f3c:	db0b      	blt.n	8100f56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8100f3e:	88fb      	ldrh	r3, [r7, #6]
 8100f40:	f003 021f 	and.w	r2, r3, #31
 8100f44:	4907      	ldr	r1, [pc, #28]	; (8100f64 <__NVIC_EnableIRQ+0x38>)
 8100f46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100f4a:	095b      	lsrs	r3, r3, #5
 8100f4c:	2001      	movs	r0, #1
 8100f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8100f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8100f56:	bf00      	nop
 8100f58:	370c      	adds	r7, #12
 8100f5a:	46bd      	mov	sp, r7
 8100f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f60:	4770      	bx	lr
 8100f62:	bf00      	nop
 8100f64:	e000e100 	.word	0xe000e100

08100f68 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8100f68:	b480      	push	{r7}
 8100f6a:	b083      	sub	sp, #12
 8100f6c:	af00      	add	r7, sp, #0
 8100f6e:	4603      	mov	r3, r0
 8100f70:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100f72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100f76:	2b00      	cmp	r3, #0
 8100f78:	db0c      	blt.n	8100f94 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8100f7a:	88fb      	ldrh	r3, [r7, #6]
 8100f7c:	f003 021f 	and.w	r2, r3, #31
 8100f80:	4907      	ldr	r1, [pc, #28]	; (8100fa0 <__NVIC_ClearPendingIRQ+0x38>)
 8100f82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100f86:	095b      	lsrs	r3, r3, #5
 8100f88:	2001      	movs	r0, #1
 8100f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8100f8e:	3360      	adds	r3, #96	; 0x60
 8100f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8100f94:	bf00      	nop
 8100f96:	370c      	adds	r7, #12
 8100f98:	46bd      	mov	sp, r7
 8100f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f9e:	4770      	bx	lr
 8100fa0:	e000e100 	.word	0xe000e100

08100fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100fa4:	b480      	push	{r7}
 8100fa6:	b083      	sub	sp, #12
 8100fa8:	af00      	add	r7, sp, #0
 8100faa:	4603      	mov	r3, r0
 8100fac:	6039      	str	r1, [r7, #0]
 8100fae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100fb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100fb4:	2b00      	cmp	r3, #0
 8100fb6:	db0a      	blt.n	8100fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100fb8:	683b      	ldr	r3, [r7, #0]
 8100fba:	b2da      	uxtb	r2, r3
 8100fbc:	490c      	ldr	r1, [pc, #48]	; (8100ff0 <__NVIC_SetPriority+0x4c>)
 8100fbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100fc2:	0112      	lsls	r2, r2, #4
 8100fc4:	b2d2      	uxtb	r2, r2
 8100fc6:	440b      	add	r3, r1
 8100fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100fcc:	e00a      	b.n	8100fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100fce:	683b      	ldr	r3, [r7, #0]
 8100fd0:	b2da      	uxtb	r2, r3
 8100fd2:	4908      	ldr	r1, [pc, #32]	; (8100ff4 <__NVIC_SetPriority+0x50>)
 8100fd4:	88fb      	ldrh	r3, [r7, #6]
 8100fd6:	f003 030f 	and.w	r3, r3, #15
 8100fda:	3b04      	subs	r3, #4
 8100fdc:	0112      	lsls	r2, r2, #4
 8100fde:	b2d2      	uxtb	r2, r2
 8100fe0:	440b      	add	r3, r1
 8100fe2:	761a      	strb	r2, [r3, #24]
}
 8100fe4:	bf00      	nop
 8100fe6:	370c      	adds	r7, #12
 8100fe8:	46bd      	mov	sp, r7
 8100fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fee:	4770      	bx	lr
 8100ff0:	e000e100 	.word	0xe000e100
 8100ff4:	e000ed00 	.word	0xe000ed00

08100ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100ff8:	b480      	push	{r7}
 8100ffa:	b089      	sub	sp, #36	; 0x24
 8100ffc:	af00      	add	r7, sp, #0
 8100ffe:	60f8      	str	r0, [r7, #12]
 8101000:	60b9      	str	r1, [r7, #8]
 8101002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101004:	68fb      	ldr	r3, [r7, #12]
 8101006:	f003 0307 	and.w	r3, r3, #7
 810100a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810100c:	69fb      	ldr	r3, [r7, #28]
 810100e:	f1c3 0307 	rsb	r3, r3, #7
 8101012:	2b04      	cmp	r3, #4
 8101014:	bf28      	it	cs
 8101016:	2304      	movcs	r3, #4
 8101018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810101a:	69fb      	ldr	r3, [r7, #28]
 810101c:	3304      	adds	r3, #4
 810101e:	2b06      	cmp	r3, #6
 8101020:	d902      	bls.n	8101028 <NVIC_EncodePriority+0x30>
 8101022:	69fb      	ldr	r3, [r7, #28]
 8101024:	3b03      	subs	r3, #3
 8101026:	e000      	b.n	810102a <NVIC_EncodePriority+0x32>
 8101028:	2300      	movs	r3, #0
 810102a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810102c:	f04f 32ff 	mov.w	r2, #4294967295
 8101030:	69bb      	ldr	r3, [r7, #24]
 8101032:	fa02 f303 	lsl.w	r3, r2, r3
 8101036:	43da      	mvns	r2, r3
 8101038:	68bb      	ldr	r3, [r7, #8]
 810103a:	401a      	ands	r2, r3
 810103c:	697b      	ldr	r3, [r7, #20]
 810103e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101040:	f04f 31ff 	mov.w	r1, #4294967295
 8101044:	697b      	ldr	r3, [r7, #20]
 8101046:	fa01 f303 	lsl.w	r3, r1, r3
 810104a:	43d9      	mvns	r1, r3
 810104c:	687b      	ldr	r3, [r7, #4]
 810104e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101050:	4313      	orrs	r3, r2
         );
}
 8101052:	4618      	mov	r0, r3
 8101054:	3724      	adds	r7, #36	; 0x24
 8101056:	46bd      	mov	sp, r7
 8101058:	f85d 7b04 	ldr.w	r7, [sp], #4
 810105c:	4770      	bx	lr

0810105e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810105e:	b580      	push	{r7, lr}
 8101060:	b082      	sub	sp, #8
 8101062:	af00      	add	r7, sp, #0
 8101064:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101066:	6878      	ldr	r0, [r7, #4]
 8101068:	f7ff ff2e 	bl	8100ec8 <__NVIC_SetPriorityGrouping>
}
 810106c:	bf00      	nop
 810106e:	3708      	adds	r7, #8
 8101070:	46bd      	mov	sp, r7
 8101072:	bd80      	pop	{r7, pc}

08101074 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101074:	b580      	push	{r7, lr}
 8101076:	b086      	sub	sp, #24
 8101078:	af00      	add	r7, sp, #0
 810107a:	4603      	mov	r3, r0
 810107c:	60b9      	str	r1, [r7, #8]
 810107e:	607a      	str	r2, [r7, #4]
 8101080:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101082:	f7ff ff45 	bl	8100f10 <__NVIC_GetPriorityGrouping>
 8101086:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101088:	687a      	ldr	r2, [r7, #4]
 810108a:	68b9      	ldr	r1, [r7, #8]
 810108c:	6978      	ldr	r0, [r7, #20]
 810108e:	f7ff ffb3 	bl	8100ff8 <NVIC_EncodePriority>
 8101092:	4602      	mov	r2, r0
 8101094:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101098:	4611      	mov	r1, r2
 810109a:	4618      	mov	r0, r3
 810109c:	f7ff ff82 	bl	8100fa4 <__NVIC_SetPriority>
}
 81010a0:	bf00      	nop
 81010a2:	3718      	adds	r7, #24
 81010a4:	46bd      	mov	sp, r7
 81010a6:	bd80      	pop	{r7, pc}

081010a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81010a8:	b580      	push	{r7, lr}
 81010aa:	b082      	sub	sp, #8
 81010ac:	af00      	add	r7, sp, #0
 81010ae:	4603      	mov	r3, r0
 81010b0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81010b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81010b6:	4618      	mov	r0, r3
 81010b8:	f7ff ff38 	bl	8100f2c <__NVIC_EnableIRQ>
}
 81010bc:	bf00      	nop
 81010be:	3708      	adds	r7, #8
 81010c0:	46bd      	mov	sp, r7
 81010c2:	bd80      	pop	{r7, pc}

081010c4 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 81010c4:	b580      	push	{r7, lr}
 81010c6:	b082      	sub	sp, #8
 81010c8:	af00      	add	r7, sp, #0
 81010ca:	4603      	mov	r3, r0
 81010cc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 81010ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81010d2:	4618      	mov	r0, r3
 81010d4:	f7ff ff48 	bl	8100f68 <__NVIC_ClearPendingIRQ>
}
 81010d8:	bf00      	nop
 81010da:	3708      	adds	r7, #8
 81010dc:	46bd      	mov	sp, r7
 81010de:	bd80      	pop	{r7, pc}

081010e0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81010e0:	b480      	push	{r7}
 81010e2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81010e4:	4b07      	ldr	r3, [pc, #28]	; (8101104 <HAL_GetCurrentCPUID+0x24>)
 81010e6:	681b      	ldr	r3, [r3, #0]
 81010e8:	091b      	lsrs	r3, r3, #4
 81010ea:	f003 030f 	and.w	r3, r3, #15
 81010ee:	2b07      	cmp	r3, #7
 81010f0:	d101      	bne.n	81010f6 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81010f2:	2303      	movs	r3, #3
 81010f4:	e000      	b.n	81010f8 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81010f6:	2301      	movs	r3, #1
  }
}
 81010f8:	4618      	mov	r0, r3
 81010fa:	46bd      	mov	sp, r7
 81010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101100:	4770      	bx	lr
 8101102:	bf00      	nop
 8101104:	e000ed00 	.word	0xe000ed00

08101108 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8101108:	b480      	push	{r7}
 810110a:	b089      	sub	sp, #36	; 0x24
 810110c:	af00      	add	r7, sp, #0
 810110e:	6078      	str	r0, [r7, #4]
 8101110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8101112:	2300      	movs	r3, #0
 8101114:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101116:	4b89      	ldr	r3, [pc, #548]	; (810133c <HAL_GPIO_Init+0x234>)
 8101118:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810111a:	e194      	b.n	8101446 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 810111c:	683b      	ldr	r3, [r7, #0]
 810111e:	681a      	ldr	r2, [r3, #0]
 8101120:	2101      	movs	r1, #1
 8101122:	69fb      	ldr	r3, [r7, #28]
 8101124:	fa01 f303 	lsl.w	r3, r1, r3
 8101128:	4013      	ands	r3, r2
 810112a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810112c:	693b      	ldr	r3, [r7, #16]
 810112e:	2b00      	cmp	r3, #0
 8101130:	f000 8186 	beq.w	8101440 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8101134:	683b      	ldr	r3, [r7, #0]
 8101136:	685b      	ldr	r3, [r3, #4]
 8101138:	2b01      	cmp	r3, #1
 810113a:	d00b      	beq.n	8101154 <HAL_GPIO_Init+0x4c>
 810113c:	683b      	ldr	r3, [r7, #0]
 810113e:	685b      	ldr	r3, [r3, #4]
 8101140:	2b02      	cmp	r3, #2
 8101142:	d007      	beq.n	8101154 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8101144:	683b      	ldr	r3, [r7, #0]
 8101146:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8101148:	2b11      	cmp	r3, #17
 810114a:	d003      	beq.n	8101154 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 810114c:	683b      	ldr	r3, [r7, #0]
 810114e:	685b      	ldr	r3, [r3, #4]
 8101150:	2b12      	cmp	r3, #18
 8101152:	d130      	bne.n	81011b6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101154:	687b      	ldr	r3, [r7, #4]
 8101156:	689b      	ldr	r3, [r3, #8]
 8101158:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810115a:	69fb      	ldr	r3, [r7, #28]
 810115c:	005b      	lsls	r3, r3, #1
 810115e:	2203      	movs	r2, #3
 8101160:	fa02 f303 	lsl.w	r3, r2, r3
 8101164:	43db      	mvns	r3, r3
 8101166:	69ba      	ldr	r2, [r7, #24]
 8101168:	4013      	ands	r3, r2
 810116a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 810116c:	683b      	ldr	r3, [r7, #0]
 810116e:	68da      	ldr	r2, [r3, #12]
 8101170:	69fb      	ldr	r3, [r7, #28]
 8101172:	005b      	lsls	r3, r3, #1
 8101174:	fa02 f303 	lsl.w	r3, r2, r3
 8101178:	69ba      	ldr	r2, [r7, #24]
 810117a:	4313      	orrs	r3, r2
 810117c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810117e:	687b      	ldr	r3, [r7, #4]
 8101180:	69ba      	ldr	r2, [r7, #24]
 8101182:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101184:	687b      	ldr	r3, [r7, #4]
 8101186:	685b      	ldr	r3, [r3, #4]
 8101188:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810118a:	2201      	movs	r2, #1
 810118c:	69fb      	ldr	r3, [r7, #28]
 810118e:	fa02 f303 	lsl.w	r3, r2, r3
 8101192:	43db      	mvns	r3, r3
 8101194:	69ba      	ldr	r2, [r7, #24]
 8101196:	4013      	ands	r3, r2
 8101198:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 810119a:	683b      	ldr	r3, [r7, #0]
 810119c:	685b      	ldr	r3, [r3, #4]
 810119e:	091b      	lsrs	r3, r3, #4
 81011a0:	f003 0201 	and.w	r2, r3, #1
 81011a4:	69fb      	ldr	r3, [r7, #28]
 81011a6:	fa02 f303 	lsl.w	r3, r2, r3
 81011aa:	69ba      	ldr	r2, [r7, #24]
 81011ac:	4313      	orrs	r3, r2
 81011ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81011b0:	687b      	ldr	r3, [r7, #4]
 81011b2:	69ba      	ldr	r2, [r7, #24]
 81011b4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81011b6:	687b      	ldr	r3, [r7, #4]
 81011b8:	68db      	ldr	r3, [r3, #12]
 81011ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81011bc:	69fb      	ldr	r3, [r7, #28]
 81011be:	005b      	lsls	r3, r3, #1
 81011c0:	2203      	movs	r2, #3
 81011c2:	fa02 f303 	lsl.w	r3, r2, r3
 81011c6:	43db      	mvns	r3, r3
 81011c8:	69ba      	ldr	r2, [r7, #24]
 81011ca:	4013      	ands	r3, r2
 81011cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81011ce:	683b      	ldr	r3, [r7, #0]
 81011d0:	689a      	ldr	r2, [r3, #8]
 81011d2:	69fb      	ldr	r3, [r7, #28]
 81011d4:	005b      	lsls	r3, r3, #1
 81011d6:	fa02 f303 	lsl.w	r3, r2, r3
 81011da:	69ba      	ldr	r2, [r7, #24]
 81011dc:	4313      	orrs	r3, r2
 81011de:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81011e0:	687b      	ldr	r3, [r7, #4]
 81011e2:	69ba      	ldr	r2, [r7, #24]
 81011e4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 81011e6:	683b      	ldr	r3, [r7, #0]
 81011e8:	685b      	ldr	r3, [r3, #4]
 81011ea:	2b02      	cmp	r3, #2
 81011ec:	d003      	beq.n	81011f6 <HAL_GPIO_Init+0xee>
 81011ee:	683b      	ldr	r3, [r7, #0]
 81011f0:	685b      	ldr	r3, [r3, #4]
 81011f2:	2b12      	cmp	r3, #18
 81011f4:	d123      	bne.n	810123e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81011f6:	69fb      	ldr	r3, [r7, #28]
 81011f8:	08da      	lsrs	r2, r3, #3
 81011fa:	687b      	ldr	r3, [r7, #4]
 81011fc:	3208      	adds	r2, #8
 81011fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8101202:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8101204:	69fb      	ldr	r3, [r7, #28]
 8101206:	f003 0307 	and.w	r3, r3, #7
 810120a:	009b      	lsls	r3, r3, #2
 810120c:	220f      	movs	r2, #15
 810120e:	fa02 f303 	lsl.w	r3, r2, r3
 8101212:	43db      	mvns	r3, r3
 8101214:	69ba      	ldr	r2, [r7, #24]
 8101216:	4013      	ands	r3, r2
 8101218:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810121a:	683b      	ldr	r3, [r7, #0]
 810121c:	691a      	ldr	r2, [r3, #16]
 810121e:	69fb      	ldr	r3, [r7, #28]
 8101220:	f003 0307 	and.w	r3, r3, #7
 8101224:	009b      	lsls	r3, r3, #2
 8101226:	fa02 f303 	lsl.w	r3, r2, r3
 810122a:	69ba      	ldr	r2, [r7, #24]
 810122c:	4313      	orrs	r3, r2
 810122e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8101230:	69fb      	ldr	r3, [r7, #28]
 8101232:	08da      	lsrs	r2, r3, #3
 8101234:	687b      	ldr	r3, [r7, #4]
 8101236:	3208      	adds	r2, #8
 8101238:	69b9      	ldr	r1, [r7, #24]
 810123a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810123e:	687b      	ldr	r3, [r7, #4]
 8101240:	681b      	ldr	r3, [r3, #0]
 8101242:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8101244:	69fb      	ldr	r3, [r7, #28]
 8101246:	005b      	lsls	r3, r3, #1
 8101248:	2203      	movs	r2, #3
 810124a:	fa02 f303 	lsl.w	r3, r2, r3
 810124e:	43db      	mvns	r3, r3
 8101250:	69ba      	ldr	r2, [r7, #24]
 8101252:	4013      	ands	r3, r2
 8101254:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8101256:	683b      	ldr	r3, [r7, #0]
 8101258:	685b      	ldr	r3, [r3, #4]
 810125a:	f003 0203 	and.w	r2, r3, #3
 810125e:	69fb      	ldr	r3, [r7, #28]
 8101260:	005b      	lsls	r3, r3, #1
 8101262:	fa02 f303 	lsl.w	r3, r2, r3
 8101266:	69ba      	ldr	r2, [r7, #24]
 8101268:	4313      	orrs	r3, r2
 810126a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 810126c:	687b      	ldr	r3, [r7, #4]
 810126e:	69ba      	ldr	r2, [r7, #24]
 8101270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8101272:	683b      	ldr	r3, [r7, #0]
 8101274:	685b      	ldr	r3, [r3, #4]
 8101276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810127a:	2b00      	cmp	r3, #0
 810127c:	f000 80e0 	beq.w	8101440 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101280:	4b2f      	ldr	r3, [pc, #188]	; (8101340 <HAL_GPIO_Init+0x238>)
 8101282:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101286:	4a2e      	ldr	r2, [pc, #184]	; (8101340 <HAL_GPIO_Init+0x238>)
 8101288:	f043 0302 	orr.w	r3, r3, #2
 810128c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101290:	4b2b      	ldr	r3, [pc, #172]	; (8101340 <HAL_GPIO_Init+0x238>)
 8101292:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101296:	f003 0302 	and.w	r3, r3, #2
 810129a:	60fb      	str	r3, [r7, #12]
 810129c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810129e:	4a29      	ldr	r2, [pc, #164]	; (8101344 <HAL_GPIO_Init+0x23c>)
 81012a0:	69fb      	ldr	r3, [r7, #28]
 81012a2:	089b      	lsrs	r3, r3, #2
 81012a4:	3302      	adds	r3, #2
 81012a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81012ac:	69fb      	ldr	r3, [r7, #28]
 81012ae:	f003 0303 	and.w	r3, r3, #3
 81012b2:	009b      	lsls	r3, r3, #2
 81012b4:	220f      	movs	r2, #15
 81012b6:	fa02 f303 	lsl.w	r3, r2, r3
 81012ba:	43db      	mvns	r3, r3
 81012bc:	69ba      	ldr	r2, [r7, #24]
 81012be:	4013      	ands	r3, r2
 81012c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81012c2:	687b      	ldr	r3, [r7, #4]
 81012c4:	4a20      	ldr	r2, [pc, #128]	; (8101348 <HAL_GPIO_Init+0x240>)
 81012c6:	4293      	cmp	r3, r2
 81012c8:	d052      	beq.n	8101370 <HAL_GPIO_Init+0x268>
 81012ca:	687b      	ldr	r3, [r7, #4]
 81012cc:	4a1f      	ldr	r2, [pc, #124]	; (810134c <HAL_GPIO_Init+0x244>)
 81012ce:	4293      	cmp	r3, r2
 81012d0:	d031      	beq.n	8101336 <HAL_GPIO_Init+0x22e>
 81012d2:	687b      	ldr	r3, [r7, #4]
 81012d4:	4a1e      	ldr	r2, [pc, #120]	; (8101350 <HAL_GPIO_Init+0x248>)
 81012d6:	4293      	cmp	r3, r2
 81012d8:	d02b      	beq.n	8101332 <HAL_GPIO_Init+0x22a>
 81012da:	687b      	ldr	r3, [r7, #4]
 81012dc:	4a1d      	ldr	r2, [pc, #116]	; (8101354 <HAL_GPIO_Init+0x24c>)
 81012de:	4293      	cmp	r3, r2
 81012e0:	d025      	beq.n	810132e <HAL_GPIO_Init+0x226>
 81012e2:	687b      	ldr	r3, [r7, #4]
 81012e4:	4a1c      	ldr	r2, [pc, #112]	; (8101358 <HAL_GPIO_Init+0x250>)
 81012e6:	4293      	cmp	r3, r2
 81012e8:	d01f      	beq.n	810132a <HAL_GPIO_Init+0x222>
 81012ea:	687b      	ldr	r3, [r7, #4]
 81012ec:	4a1b      	ldr	r2, [pc, #108]	; (810135c <HAL_GPIO_Init+0x254>)
 81012ee:	4293      	cmp	r3, r2
 81012f0:	d019      	beq.n	8101326 <HAL_GPIO_Init+0x21e>
 81012f2:	687b      	ldr	r3, [r7, #4]
 81012f4:	4a1a      	ldr	r2, [pc, #104]	; (8101360 <HAL_GPIO_Init+0x258>)
 81012f6:	4293      	cmp	r3, r2
 81012f8:	d013      	beq.n	8101322 <HAL_GPIO_Init+0x21a>
 81012fa:	687b      	ldr	r3, [r7, #4]
 81012fc:	4a19      	ldr	r2, [pc, #100]	; (8101364 <HAL_GPIO_Init+0x25c>)
 81012fe:	4293      	cmp	r3, r2
 8101300:	d00d      	beq.n	810131e <HAL_GPIO_Init+0x216>
 8101302:	687b      	ldr	r3, [r7, #4]
 8101304:	4a18      	ldr	r2, [pc, #96]	; (8101368 <HAL_GPIO_Init+0x260>)
 8101306:	4293      	cmp	r3, r2
 8101308:	d007      	beq.n	810131a <HAL_GPIO_Init+0x212>
 810130a:	687b      	ldr	r3, [r7, #4]
 810130c:	4a17      	ldr	r2, [pc, #92]	; (810136c <HAL_GPIO_Init+0x264>)
 810130e:	4293      	cmp	r3, r2
 8101310:	d101      	bne.n	8101316 <HAL_GPIO_Init+0x20e>
 8101312:	2309      	movs	r3, #9
 8101314:	e02d      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 8101316:	230a      	movs	r3, #10
 8101318:	e02b      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 810131a:	2308      	movs	r3, #8
 810131c:	e029      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 810131e:	2307      	movs	r3, #7
 8101320:	e027      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 8101322:	2306      	movs	r3, #6
 8101324:	e025      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 8101326:	2305      	movs	r3, #5
 8101328:	e023      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 810132a:	2304      	movs	r3, #4
 810132c:	e021      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 810132e:	2303      	movs	r3, #3
 8101330:	e01f      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 8101332:	2302      	movs	r3, #2
 8101334:	e01d      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 8101336:	2301      	movs	r3, #1
 8101338:	e01b      	b.n	8101372 <HAL_GPIO_Init+0x26a>
 810133a:	bf00      	nop
 810133c:	580000c0 	.word	0x580000c0
 8101340:	58024400 	.word	0x58024400
 8101344:	58000400 	.word	0x58000400
 8101348:	58020000 	.word	0x58020000
 810134c:	58020400 	.word	0x58020400
 8101350:	58020800 	.word	0x58020800
 8101354:	58020c00 	.word	0x58020c00
 8101358:	58021000 	.word	0x58021000
 810135c:	58021400 	.word	0x58021400
 8101360:	58021800 	.word	0x58021800
 8101364:	58021c00 	.word	0x58021c00
 8101368:	58022000 	.word	0x58022000
 810136c:	58022400 	.word	0x58022400
 8101370:	2300      	movs	r3, #0
 8101372:	69fa      	ldr	r2, [r7, #28]
 8101374:	f002 0203 	and.w	r2, r2, #3
 8101378:	0092      	lsls	r2, r2, #2
 810137a:	4093      	lsls	r3, r2
 810137c:	69ba      	ldr	r2, [r7, #24]
 810137e:	4313      	orrs	r3, r2
 8101380:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8101382:	4938      	ldr	r1, [pc, #224]	; (8101464 <HAL_GPIO_Init+0x35c>)
 8101384:	69fb      	ldr	r3, [r7, #28]
 8101386:	089b      	lsrs	r3, r3, #2
 8101388:	3302      	adds	r3, #2
 810138a:	69ba      	ldr	r2, [r7, #24]
 810138c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8101390:	697b      	ldr	r3, [r7, #20]
 8101392:	681b      	ldr	r3, [r3, #0]
 8101394:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101396:	693b      	ldr	r3, [r7, #16]
 8101398:	43db      	mvns	r3, r3
 810139a:	69ba      	ldr	r2, [r7, #24]
 810139c:	4013      	ands	r3, r2
 810139e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 81013a0:	683b      	ldr	r3, [r7, #0]
 81013a2:	685b      	ldr	r3, [r3, #4]
 81013a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81013a8:	2b00      	cmp	r3, #0
 81013aa:	d003      	beq.n	81013b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 81013ac:	69ba      	ldr	r2, [r7, #24]
 81013ae:	693b      	ldr	r3, [r7, #16]
 81013b0:	4313      	orrs	r3, r2
 81013b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81013b4:	697b      	ldr	r3, [r7, #20]
 81013b6:	69ba      	ldr	r2, [r7, #24]
 81013b8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 81013ba:	697b      	ldr	r3, [r7, #20]
 81013bc:	685b      	ldr	r3, [r3, #4]
 81013be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81013c0:	693b      	ldr	r3, [r7, #16]
 81013c2:	43db      	mvns	r3, r3
 81013c4:	69ba      	ldr	r2, [r7, #24]
 81013c6:	4013      	ands	r3, r2
 81013c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 81013ca:	683b      	ldr	r3, [r7, #0]
 81013cc:	685b      	ldr	r3, [r3, #4]
 81013ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81013d2:	2b00      	cmp	r3, #0
 81013d4:	d003      	beq.n	81013de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 81013d6:	69ba      	ldr	r2, [r7, #24]
 81013d8:	693b      	ldr	r3, [r7, #16]
 81013da:	4313      	orrs	r3, r2
 81013dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81013de:	697b      	ldr	r3, [r7, #20]
 81013e0:	69ba      	ldr	r2, [r7, #24]
 81013e2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81013e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81013e8:	681b      	ldr	r3, [r3, #0]
 81013ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81013ec:	693b      	ldr	r3, [r7, #16]
 81013ee:	43db      	mvns	r3, r3
 81013f0:	69ba      	ldr	r2, [r7, #24]
 81013f2:	4013      	ands	r3, r2
 81013f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 81013f6:	683b      	ldr	r3, [r7, #0]
 81013f8:	685b      	ldr	r3, [r3, #4]
 81013fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81013fe:	2b00      	cmp	r3, #0
 8101400:	d003      	beq.n	810140a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8101402:	69ba      	ldr	r2, [r7, #24]
 8101404:	693b      	ldr	r3, [r7, #16]
 8101406:	4313      	orrs	r3, r2
 8101408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810140a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810140e:	69bb      	ldr	r3, [r7, #24]
 8101410:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8101416:	685b      	ldr	r3, [r3, #4]
 8101418:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810141a:	693b      	ldr	r3, [r7, #16]
 810141c:	43db      	mvns	r3, r3
 810141e:	69ba      	ldr	r2, [r7, #24]
 8101420:	4013      	ands	r3, r2
 8101422:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8101424:	683b      	ldr	r3, [r7, #0]
 8101426:	685b      	ldr	r3, [r3, #4]
 8101428:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810142c:	2b00      	cmp	r3, #0
 810142e:	d003      	beq.n	8101438 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8101430:	69ba      	ldr	r2, [r7, #24]
 8101432:	693b      	ldr	r3, [r7, #16]
 8101434:	4313      	orrs	r3, r2
 8101436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101438:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810143c:	69bb      	ldr	r3, [r7, #24]
 810143e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8101440:	69fb      	ldr	r3, [r7, #28]
 8101442:	3301      	adds	r3, #1
 8101444:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101446:	683b      	ldr	r3, [r7, #0]
 8101448:	681a      	ldr	r2, [r3, #0]
 810144a:	69fb      	ldr	r3, [r7, #28]
 810144c:	fa22 f303 	lsr.w	r3, r2, r3
 8101450:	2b00      	cmp	r3, #0
 8101452:	f47f ae63 	bne.w	810111c <HAL_GPIO_Init+0x14>
  }
}
 8101456:	bf00      	nop
 8101458:	bf00      	nop
 810145a:	3724      	adds	r7, #36	; 0x24
 810145c:	46bd      	mov	sp, r7
 810145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101462:	4770      	bx	lr
 8101464:	58000400 	.word	0x58000400

08101468 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8101468:	b480      	push	{r7}
 810146a:	b083      	sub	sp, #12
 810146c:	af00      	add	r7, sp, #0
 810146e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8101470:	4a08      	ldr	r2, [pc, #32]	; (8101494 <HAL_HSEM_FastTake+0x2c>)
 8101472:	687b      	ldr	r3, [r7, #4]
 8101474:	3320      	adds	r3, #32
 8101476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810147a:	4a07      	ldr	r2, [pc, #28]	; (8101498 <HAL_HSEM_FastTake+0x30>)
 810147c:	4293      	cmp	r3, r2
 810147e:	d101      	bne.n	8101484 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8101480:	2300      	movs	r3, #0
 8101482:	e000      	b.n	8101486 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8101484:	2301      	movs	r3, #1
}
 8101486:	4618      	mov	r0, r3
 8101488:	370c      	adds	r7, #12
 810148a:	46bd      	mov	sp, r7
 810148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101490:	4770      	bx	lr
 8101492:	bf00      	nop
 8101494:	58026400 	.word	0x58026400
 8101498:	80000100 	.word	0x80000100

0810149c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 810149c:	b480      	push	{r7}
 810149e:	b083      	sub	sp, #12
 81014a0:	af00      	add	r7, sp, #0
 81014a2:	6078      	str	r0, [r7, #4]
 81014a4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 81014a6:	4906      	ldr	r1, [pc, #24]	; (81014c0 <HAL_HSEM_Release+0x24>)
 81014a8:	683b      	ldr	r3, [r7, #0]
 81014aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81014ae:	687b      	ldr	r3, [r7, #4]
 81014b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 81014b4:	bf00      	nop
 81014b6:	370c      	adds	r7, #12
 81014b8:	46bd      	mov	sp, r7
 81014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014be:	4770      	bx	lr
 81014c0:	58026400 	.word	0x58026400

081014c4 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81014c4:	b480      	push	{r7}
 81014c6:	b083      	sub	sp, #12
 81014c8:	af00      	add	r7, sp, #0
 81014ca:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81014cc:	4b05      	ldr	r3, [pc, #20]	; (81014e4 <HAL_HSEM_ActivateNotification+0x20>)
 81014ce:	681a      	ldr	r2, [r3, #0]
 81014d0:	4904      	ldr	r1, [pc, #16]	; (81014e4 <HAL_HSEM_ActivateNotification+0x20>)
 81014d2:	687b      	ldr	r3, [r7, #4]
 81014d4:	4313      	orrs	r3, r2
 81014d6:	600b      	str	r3, [r1, #0]
#endif
}
 81014d8:	bf00      	nop
 81014da:	370c      	adds	r7, #12
 81014dc:	46bd      	mov	sp, r7
 81014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014e2:	4770      	bx	lr
 81014e4:	58026510 	.word	0x58026510

081014e8 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 81014e8:	b580      	push	{r7, lr}
 81014ea:	b082      	sub	sp, #8
 81014ec:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 81014ee:	4b0a      	ldr	r3, [pc, #40]	; (8101518 <HAL_HSEM_IRQHandler+0x30>)
 81014f0:	68db      	ldr	r3, [r3, #12]
 81014f2:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 81014f4:	4b08      	ldr	r3, [pc, #32]	; (8101518 <HAL_HSEM_IRQHandler+0x30>)
 81014f6:	681a      	ldr	r2, [r3, #0]
 81014f8:	687b      	ldr	r3, [r7, #4]
 81014fa:	43db      	mvns	r3, r3
 81014fc:	4906      	ldr	r1, [pc, #24]	; (8101518 <HAL_HSEM_IRQHandler+0x30>)
 81014fe:	4013      	ands	r3, r2
 8101500:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8101502:	4a05      	ldr	r2, [pc, #20]	; (8101518 <HAL_HSEM_IRQHandler+0x30>)
 8101504:	687b      	ldr	r3, [r7, #4]
 8101506:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8101508:	6878      	ldr	r0, [r7, #4]
 810150a:	f007 f937 	bl	810877c <HAL_HSEM_FreeCallback>
}
 810150e:	bf00      	nop
 8101510:	3708      	adds	r7, #8
 8101512:	46bd      	mov	sp, r7
 8101514:	bd80      	pop	{r7, pc}
 8101516:	bf00      	nop
 8101518:	58026510 	.word	0x58026510

0810151c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 810151c:	b580      	push	{r7, lr}
 810151e:	b082      	sub	sp, #8
 8101520:	af00      	add	r7, sp, #0
 8101522:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8101524:	687b      	ldr	r3, [r7, #4]
 8101526:	2b00      	cmp	r3, #0
 8101528:	d101      	bne.n	810152e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 810152a:	2301      	movs	r3, #1
 810152c:	e081      	b.n	8101632 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 810152e:	687b      	ldr	r3, [r7, #4]
 8101530:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8101534:	b2db      	uxtb	r3, r3
 8101536:	2b00      	cmp	r3, #0
 8101538:	d106      	bne.n	8101548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 810153a:	687b      	ldr	r3, [r7, #4]
 810153c:	2200      	movs	r2, #0
 810153e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8101542:	6878      	ldr	r0, [r7, #4]
 8101544:	f7ff f85a 	bl	81005fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8101548:	687b      	ldr	r3, [r7, #4]
 810154a:	2224      	movs	r2, #36	; 0x24
 810154c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8101550:	687b      	ldr	r3, [r7, #4]
 8101552:	681b      	ldr	r3, [r3, #0]
 8101554:	681a      	ldr	r2, [r3, #0]
 8101556:	687b      	ldr	r3, [r7, #4]
 8101558:	681b      	ldr	r3, [r3, #0]
 810155a:	f022 0201 	bic.w	r2, r2, #1
 810155e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8101560:	687b      	ldr	r3, [r7, #4]
 8101562:	685a      	ldr	r2, [r3, #4]
 8101564:	687b      	ldr	r3, [r7, #4]
 8101566:	681b      	ldr	r3, [r3, #0]
 8101568:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 810156c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 810156e:	687b      	ldr	r3, [r7, #4]
 8101570:	681b      	ldr	r3, [r3, #0]
 8101572:	689a      	ldr	r2, [r3, #8]
 8101574:	687b      	ldr	r3, [r7, #4]
 8101576:	681b      	ldr	r3, [r3, #0]
 8101578:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 810157c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 810157e:	687b      	ldr	r3, [r7, #4]
 8101580:	68db      	ldr	r3, [r3, #12]
 8101582:	2b01      	cmp	r3, #1
 8101584:	d107      	bne.n	8101596 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8101586:	687b      	ldr	r3, [r7, #4]
 8101588:	689a      	ldr	r2, [r3, #8]
 810158a:	687b      	ldr	r3, [r7, #4]
 810158c:	681b      	ldr	r3, [r3, #0]
 810158e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8101592:	609a      	str	r2, [r3, #8]
 8101594:	e006      	b.n	81015a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8101596:	687b      	ldr	r3, [r7, #4]
 8101598:	689a      	ldr	r2, [r3, #8]
 810159a:	687b      	ldr	r3, [r7, #4]
 810159c:	681b      	ldr	r3, [r3, #0]
 810159e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 81015a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 81015a4:	687b      	ldr	r3, [r7, #4]
 81015a6:	68db      	ldr	r3, [r3, #12]
 81015a8:	2b02      	cmp	r3, #2
 81015aa:	d104      	bne.n	81015b6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 81015ac:	687b      	ldr	r3, [r7, #4]
 81015ae:	681b      	ldr	r3, [r3, #0]
 81015b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81015b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 81015b6:	687b      	ldr	r3, [r7, #4]
 81015b8:	681b      	ldr	r3, [r3, #0]
 81015ba:	685b      	ldr	r3, [r3, #4]
 81015bc:	687a      	ldr	r2, [r7, #4]
 81015be:	6812      	ldr	r2, [r2, #0]
 81015c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81015c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 81015c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 81015ca:	687b      	ldr	r3, [r7, #4]
 81015cc:	681b      	ldr	r3, [r3, #0]
 81015ce:	68da      	ldr	r2, [r3, #12]
 81015d0:	687b      	ldr	r3, [r7, #4]
 81015d2:	681b      	ldr	r3, [r3, #0]
 81015d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 81015d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 81015da:	687b      	ldr	r3, [r7, #4]
 81015dc:	691a      	ldr	r2, [r3, #16]
 81015de:	687b      	ldr	r3, [r7, #4]
 81015e0:	695b      	ldr	r3, [r3, #20]
 81015e2:	ea42 0103 	orr.w	r1, r2, r3
 81015e6:	687b      	ldr	r3, [r7, #4]
 81015e8:	699b      	ldr	r3, [r3, #24]
 81015ea:	021a      	lsls	r2, r3, #8
 81015ec:	687b      	ldr	r3, [r7, #4]
 81015ee:	681b      	ldr	r3, [r3, #0]
 81015f0:	430a      	orrs	r2, r1
 81015f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 81015f4:	687b      	ldr	r3, [r7, #4]
 81015f6:	69d9      	ldr	r1, [r3, #28]
 81015f8:	687b      	ldr	r3, [r7, #4]
 81015fa:	6a1a      	ldr	r2, [r3, #32]
 81015fc:	687b      	ldr	r3, [r7, #4]
 81015fe:	681b      	ldr	r3, [r3, #0]
 8101600:	430a      	orrs	r2, r1
 8101602:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8101604:	687b      	ldr	r3, [r7, #4]
 8101606:	681b      	ldr	r3, [r3, #0]
 8101608:	681a      	ldr	r2, [r3, #0]
 810160a:	687b      	ldr	r3, [r7, #4]
 810160c:	681b      	ldr	r3, [r3, #0]
 810160e:	f042 0201 	orr.w	r2, r2, #1
 8101612:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8101614:	687b      	ldr	r3, [r7, #4]
 8101616:	2200      	movs	r2, #0
 8101618:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 810161a:	687b      	ldr	r3, [r7, #4]
 810161c:	2220      	movs	r2, #32
 810161e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8101622:	687b      	ldr	r3, [r7, #4]
 8101624:	2200      	movs	r2, #0
 8101626:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8101628:	687b      	ldr	r3, [r7, #4]
 810162a:	2200      	movs	r2, #0
 810162c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8101630:	2300      	movs	r3, #0
}
 8101632:	4618      	mov	r0, r3
 8101634:	3708      	adds	r7, #8
 8101636:	46bd      	mov	sp, r7
 8101638:	bd80      	pop	{r7, pc}

0810163a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 810163a:	b580      	push	{r7, lr}
 810163c:	b084      	sub	sp, #16
 810163e:	af00      	add	r7, sp, #0
 8101640:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8101642:	687b      	ldr	r3, [r7, #4]
 8101644:	681b      	ldr	r3, [r3, #0]
 8101646:	699b      	ldr	r3, [r3, #24]
 8101648:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 810164a:	687b      	ldr	r3, [r7, #4]
 810164c:	681b      	ldr	r3, [r3, #0]
 810164e:	681b      	ldr	r3, [r3, #0]
 8101650:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8101652:	687b      	ldr	r3, [r7, #4]
 8101654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8101656:	2b00      	cmp	r3, #0
 8101658:	d005      	beq.n	8101666 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 810165a:	687b      	ldr	r3, [r7, #4]
 810165c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810165e:	68ba      	ldr	r2, [r7, #8]
 8101660:	68f9      	ldr	r1, [r7, #12]
 8101662:	6878      	ldr	r0, [r7, #4]
 8101664:	4798      	blx	r3
  }
}
 8101666:	bf00      	nop
 8101668:	3710      	adds	r7, #16
 810166a:	46bd      	mov	sp, r7
 810166c:	bd80      	pop	{r7, pc}

0810166e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 810166e:	b480      	push	{r7}
 8101670:	b083      	sub	sp, #12
 8101672:	af00      	add	r7, sp, #0
 8101674:	6078      	str	r0, [r7, #4]
 8101676:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8101678:	687b      	ldr	r3, [r7, #4]
 810167a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810167e:	b2db      	uxtb	r3, r3
 8101680:	2b20      	cmp	r3, #32
 8101682:	d138      	bne.n	81016f6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8101684:	687b      	ldr	r3, [r7, #4]
 8101686:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810168a:	2b01      	cmp	r3, #1
 810168c:	d101      	bne.n	8101692 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 810168e:	2302      	movs	r3, #2
 8101690:	e032      	b.n	81016f8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8101692:	687b      	ldr	r3, [r7, #4]
 8101694:	2201      	movs	r2, #1
 8101696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 810169a:	687b      	ldr	r3, [r7, #4]
 810169c:	2224      	movs	r2, #36	; 0x24
 810169e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81016a2:	687b      	ldr	r3, [r7, #4]
 81016a4:	681b      	ldr	r3, [r3, #0]
 81016a6:	681a      	ldr	r2, [r3, #0]
 81016a8:	687b      	ldr	r3, [r7, #4]
 81016aa:	681b      	ldr	r3, [r3, #0]
 81016ac:	f022 0201 	bic.w	r2, r2, #1
 81016b0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 81016b2:	687b      	ldr	r3, [r7, #4]
 81016b4:	681b      	ldr	r3, [r3, #0]
 81016b6:	681a      	ldr	r2, [r3, #0]
 81016b8:	687b      	ldr	r3, [r7, #4]
 81016ba:	681b      	ldr	r3, [r3, #0]
 81016bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 81016c0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 81016c2:	687b      	ldr	r3, [r7, #4]
 81016c4:	681b      	ldr	r3, [r3, #0]
 81016c6:	6819      	ldr	r1, [r3, #0]
 81016c8:	687b      	ldr	r3, [r7, #4]
 81016ca:	681b      	ldr	r3, [r3, #0]
 81016cc:	683a      	ldr	r2, [r7, #0]
 81016ce:	430a      	orrs	r2, r1
 81016d0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81016d2:	687b      	ldr	r3, [r7, #4]
 81016d4:	681b      	ldr	r3, [r3, #0]
 81016d6:	681a      	ldr	r2, [r3, #0]
 81016d8:	687b      	ldr	r3, [r7, #4]
 81016da:	681b      	ldr	r3, [r3, #0]
 81016dc:	f042 0201 	orr.w	r2, r2, #1
 81016e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81016e2:	687b      	ldr	r3, [r7, #4]
 81016e4:	2220      	movs	r2, #32
 81016e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81016ea:	687b      	ldr	r3, [r7, #4]
 81016ec:	2200      	movs	r2, #0
 81016ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81016f2:	2300      	movs	r3, #0
 81016f4:	e000      	b.n	81016f8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 81016f6:	2302      	movs	r3, #2
  }
}
 81016f8:	4618      	mov	r0, r3
 81016fa:	370c      	adds	r7, #12
 81016fc:	46bd      	mov	sp, r7
 81016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101702:	4770      	bx	lr

08101704 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8101704:	b480      	push	{r7}
 8101706:	b085      	sub	sp, #20
 8101708:	af00      	add	r7, sp, #0
 810170a:	6078      	str	r0, [r7, #4]
 810170c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810170e:	687b      	ldr	r3, [r7, #4]
 8101710:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8101714:	b2db      	uxtb	r3, r3
 8101716:	2b20      	cmp	r3, #32
 8101718:	d139      	bne.n	810178e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 810171a:	687b      	ldr	r3, [r7, #4]
 810171c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8101720:	2b01      	cmp	r3, #1
 8101722:	d101      	bne.n	8101728 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8101724:	2302      	movs	r3, #2
 8101726:	e033      	b.n	8101790 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8101728:	687b      	ldr	r3, [r7, #4]
 810172a:	2201      	movs	r2, #1
 810172c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8101730:	687b      	ldr	r3, [r7, #4]
 8101732:	2224      	movs	r2, #36	; 0x24
 8101734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8101738:	687b      	ldr	r3, [r7, #4]
 810173a:	681b      	ldr	r3, [r3, #0]
 810173c:	681a      	ldr	r2, [r3, #0]
 810173e:	687b      	ldr	r3, [r7, #4]
 8101740:	681b      	ldr	r3, [r3, #0]
 8101742:	f022 0201 	bic.w	r2, r2, #1
 8101746:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8101748:	687b      	ldr	r3, [r7, #4]
 810174a:	681b      	ldr	r3, [r3, #0]
 810174c:	681b      	ldr	r3, [r3, #0]
 810174e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8101750:	68fb      	ldr	r3, [r7, #12]
 8101752:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101756:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8101758:	683b      	ldr	r3, [r7, #0]
 810175a:	021b      	lsls	r3, r3, #8
 810175c:	68fa      	ldr	r2, [r7, #12]
 810175e:	4313      	orrs	r3, r2
 8101760:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8101762:	687b      	ldr	r3, [r7, #4]
 8101764:	681b      	ldr	r3, [r3, #0]
 8101766:	68fa      	ldr	r2, [r7, #12]
 8101768:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 810176a:	687b      	ldr	r3, [r7, #4]
 810176c:	681b      	ldr	r3, [r3, #0]
 810176e:	681a      	ldr	r2, [r3, #0]
 8101770:	687b      	ldr	r3, [r7, #4]
 8101772:	681b      	ldr	r3, [r3, #0]
 8101774:	f042 0201 	orr.w	r2, r2, #1
 8101778:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 810177a:	687b      	ldr	r3, [r7, #4]
 810177c:	2220      	movs	r2, #32
 810177e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8101782:	687b      	ldr	r3, [r7, #4]
 8101784:	2200      	movs	r2, #0
 8101786:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 810178a:	2300      	movs	r3, #0
 810178c:	e000      	b.n	8101790 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 810178e:	2302      	movs	r3, #2
  }
}
 8101790:	4618      	mov	r0, r3
 8101792:	3714      	adds	r7, #20
 8101794:	46bd      	mov	sp, r7
 8101796:	f85d 7b04 	ldr.w	r7, [sp], #4
 810179a:	4770      	bx	lr

0810179c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810179c:	b580      	push	{r7, lr}
 810179e:	b084      	sub	sp, #16
 81017a0:	af00      	add	r7, sp, #0
 81017a2:	60f8      	str	r0, [r7, #12]
 81017a4:	460b      	mov	r3, r1
 81017a6:	607a      	str	r2, [r7, #4]
 81017a8:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81017aa:	4b37      	ldr	r3, [pc, #220]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 81017ac:	681b      	ldr	r3, [r3, #0]
 81017ae:	f023 0201 	bic.w	r2, r3, #1
 81017b2:	4935      	ldr	r1, [pc, #212]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 81017b4:	68fb      	ldr	r3, [r7, #12]
 81017b6:	4313      	orrs	r3, r2
 81017b8:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81017ba:	687b      	ldr	r3, [r7, #4]
 81017bc:	2b00      	cmp	r3, #0
 81017be:	d123      	bne.n	8101808 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81017c0:	f7ff fc8e 	bl	81010e0 <HAL_GetCurrentCPUID>
 81017c4:	4603      	mov	r3, r0
 81017c6:	2b03      	cmp	r3, #3
 81017c8:	d158      	bne.n	810187c <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81017ca:	4b2f      	ldr	r3, [pc, #188]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 81017cc:	691b      	ldr	r3, [r3, #16]
 81017ce:	4a2e      	ldr	r2, [pc, #184]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 81017d0:	f023 0301 	bic.w	r3, r3, #1
 81017d4:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81017d6:	4b2d      	ldr	r3, [pc, #180]	; (810188c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81017d8:	691b      	ldr	r3, [r3, #16]
 81017da:	4a2c      	ldr	r2, [pc, #176]	; (810188c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81017dc:	f043 0304 	orr.w	r3, r3, #4
 81017e0:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81017e2:	f3bf 8f4f 	dsb	sy
}
 81017e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81017e8:	f3bf 8f6f 	isb	sy
}
 81017ec:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81017ee:	7afb      	ldrb	r3, [r7, #11]
 81017f0:	2b01      	cmp	r3, #1
 81017f2:	d101      	bne.n	81017f8 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81017f4:	bf30      	wfi
 81017f6:	e000      	b.n	81017fa <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81017f8:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81017fa:	4b24      	ldr	r3, [pc, #144]	; (810188c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81017fc:	691b      	ldr	r3, [r3, #16]
 81017fe:	4a23      	ldr	r2, [pc, #140]	; (810188c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101800:	f023 0304 	bic.w	r3, r3, #4
 8101804:	6113      	str	r3, [r2, #16]
 8101806:	e03c      	b.n	8101882 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101808:	687b      	ldr	r3, [r7, #4]
 810180a:	2b01      	cmp	r3, #1
 810180c:	d123      	bne.n	8101856 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810180e:	f7ff fc67 	bl	81010e0 <HAL_GetCurrentCPUID>
 8101812:	4603      	mov	r3, r0
 8101814:	2b01      	cmp	r3, #1
 8101816:	d133      	bne.n	8101880 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101818:	4b1b      	ldr	r3, [pc, #108]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 810181a:	695b      	ldr	r3, [r3, #20]
 810181c:	4a1a      	ldr	r2, [pc, #104]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 810181e:	f023 0302 	bic.w	r3, r3, #2
 8101822:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101824:	4b19      	ldr	r3, [pc, #100]	; (810188c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101826:	691b      	ldr	r3, [r3, #16]
 8101828:	4a18      	ldr	r2, [pc, #96]	; (810188c <HAL_PWREx_EnterSTOPMode+0xf0>)
 810182a:	f043 0304 	orr.w	r3, r3, #4
 810182e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101830:	f3bf 8f4f 	dsb	sy
}
 8101834:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101836:	f3bf 8f6f 	isb	sy
}
 810183a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810183c:	7afb      	ldrb	r3, [r7, #11]
 810183e:	2b01      	cmp	r3, #1
 8101840:	d101      	bne.n	8101846 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101842:	bf30      	wfi
 8101844:	e000      	b.n	8101848 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101846:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101848:	4b10      	ldr	r3, [pc, #64]	; (810188c <HAL_PWREx_EnterSTOPMode+0xf0>)
 810184a:	691b      	ldr	r3, [r3, #16]
 810184c:	4a0f      	ldr	r2, [pc, #60]	; (810188c <HAL_PWREx_EnterSTOPMode+0xf0>)
 810184e:	f023 0304 	bic.w	r3, r3, #4
 8101852:	6113      	str	r3, [r2, #16]
 8101854:	e015      	b.n	8101882 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101856:	f7ff fc43 	bl	81010e0 <HAL_GetCurrentCPUID>
 810185a:	4603      	mov	r3, r0
 810185c:	2b03      	cmp	r3, #3
 810185e:	d106      	bne.n	810186e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101860:	4b09      	ldr	r3, [pc, #36]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101862:	691b      	ldr	r3, [r3, #16]
 8101864:	4a08      	ldr	r2, [pc, #32]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101866:	f023 0304 	bic.w	r3, r3, #4
 810186a:	6113      	str	r3, [r2, #16]
 810186c:	e009      	b.n	8101882 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810186e:	4b06      	ldr	r3, [pc, #24]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101870:	695b      	ldr	r3, [r3, #20]
 8101872:	4a05      	ldr	r2, [pc, #20]	; (8101888 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101874:	f023 0304 	bic.w	r3, r3, #4
 8101878:	6153      	str	r3, [r2, #20]
 810187a:	e002      	b.n	8101882 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 810187c:	bf00      	nop
 810187e:	e000      	b.n	8101882 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101880:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8101882:	3710      	adds	r7, #16
 8101884:	46bd      	mov	sp, r7
 8101886:	bd80      	pop	{r7, pc}
 8101888:	58024800 	.word	0x58024800
 810188c:	e000ed00 	.word	0xe000ed00

08101890 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101890:	b580      	push	{r7, lr}
 8101892:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101894:	f7ff fc24 	bl	81010e0 <HAL_GetCurrentCPUID>
 8101898:	4603      	mov	r3, r0
 810189a:	2b03      	cmp	r3, #3
 810189c:	d101      	bne.n	81018a2 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810189e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81018a0:	e001      	b.n	81018a6 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81018a2:	bf40      	sev
    __WFE ();
 81018a4:	bf20      	wfe
}
 81018a6:	bf00      	nop
 81018a8:	bd80      	pop	{r7, pc}
	...

081018ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81018ac:	b480      	push	{r7}
 81018ae:	b089      	sub	sp, #36	; 0x24
 81018b0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81018b2:	4bb3      	ldr	r3, [pc, #716]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81018b4:	691b      	ldr	r3, [r3, #16]
 81018b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81018ba:	2b18      	cmp	r3, #24
 81018bc:	f200 8155 	bhi.w	8101b6a <HAL_RCC_GetSysClockFreq+0x2be>
 81018c0:	a201      	add	r2, pc, #4	; (adr r2, 81018c8 <HAL_RCC_GetSysClockFreq+0x1c>)
 81018c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81018c6:	bf00      	nop
 81018c8:	0810192d 	.word	0x0810192d
 81018cc:	08101b6b 	.word	0x08101b6b
 81018d0:	08101b6b 	.word	0x08101b6b
 81018d4:	08101b6b 	.word	0x08101b6b
 81018d8:	08101b6b 	.word	0x08101b6b
 81018dc:	08101b6b 	.word	0x08101b6b
 81018e0:	08101b6b 	.word	0x08101b6b
 81018e4:	08101b6b 	.word	0x08101b6b
 81018e8:	08101953 	.word	0x08101953
 81018ec:	08101b6b 	.word	0x08101b6b
 81018f0:	08101b6b 	.word	0x08101b6b
 81018f4:	08101b6b 	.word	0x08101b6b
 81018f8:	08101b6b 	.word	0x08101b6b
 81018fc:	08101b6b 	.word	0x08101b6b
 8101900:	08101b6b 	.word	0x08101b6b
 8101904:	08101b6b 	.word	0x08101b6b
 8101908:	08101959 	.word	0x08101959
 810190c:	08101b6b 	.word	0x08101b6b
 8101910:	08101b6b 	.word	0x08101b6b
 8101914:	08101b6b 	.word	0x08101b6b
 8101918:	08101b6b 	.word	0x08101b6b
 810191c:	08101b6b 	.word	0x08101b6b
 8101920:	08101b6b 	.word	0x08101b6b
 8101924:	08101b6b 	.word	0x08101b6b
 8101928:	0810195f 	.word	0x0810195f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810192c:	4b94      	ldr	r3, [pc, #592]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810192e:	681b      	ldr	r3, [r3, #0]
 8101930:	f003 0320 	and.w	r3, r3, #32
 8101934:	2b00      	cmp	r3, #0
 8101936:	d009      	beq.n	810194c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101938:	4b91      	ldr	r3, [pc, #580]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810193a:	681b      	ldr	r3, [r3, #0]
 810193c:	08db      	lsrs	r3, r3, #3
 810193e:	f003 0303 	and.w	r3, r3, #3
 8101942:	4a90      	ldr	r2, [pc, #576]	; (8101b84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101944:	fa22 f303 	lsr.w	r3, r2, r3
 8101948:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 810194a:	e111      	b.n	8101b70 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 810194c:	4b8d      	ldr	r3, [pc, #564]	; (8101b84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810194e:	61bb      	str	r3, [r7, #24]
    break;
 8101950:	e10e      	b.n	8101b70 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8101952:	4b8d      	ldr	r3, [pc, #564]	; (8101b88 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101954:	61bb      	str	r3, [r7, #24]
    break;
 8101956:	e10b      	b.n	8101b70 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8101958:	4b8c      	ldr	r3, [pc, #560]	; (8101b8c <HAL_RCC_GetSysClockFreq+0x2e0>)
 810195a:	61bb      	str	r3, [r7, #24]
    break;
 810195c:	e108      	b.n	8101b70 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810195e:	4b88      	ldr	r3, [pc, #544]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101962:	f003 0303 	and.w	r3, r3, #3
 8101966:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8101968:	4b85      	ldr	r3, [pc, #532]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810196a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810196c:	091b      	lsrs	r3, r3, #4
 810196e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8101972:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101974:	4b82      	ldr	r3, [pc, #520]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101978:	f003 0301 	and.w	r3, r3, #1
 810197c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 810197e:	4b80      	ldr	r3, [pc, #512]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8101982:	08db      	lsrs	r3, r3, #3
 8101984:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101988:	68fa      	ldr	r2, [r7, #12]
 810198a:	fb02 f303 	mul.w	r3, r2, r3
 810198e:	ee07 3a90 	vmov	s15, r3
 8101992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101996:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 810199a:	693b      	ldr	r3, [r7, #16]
 810199c:	2b00      	cmp	r3, #0
 810199e:	f000 80e1 	beq.w	8101b64 <HAL_RCC_GetSysClockFreq+0x2b8>
 81019a2:	697b      	ldr	r3, [r7, #20]
 81019a4:	2b02      	cmp	r3, #2
 81019a6:	f000 8083 	beq.w	8101ab0 <HAL_RCC_GetSysClockFreq+0x204>
 81019aa:	697b      	ldr	r3, [r7, #20]
 81019ac:	2b02      	cmp	r3, #2
 81019ae:	f200 80a1 	bhi.w	8101af4 <HAL_RCC_GetSysClockFreq+0x248>
 81019b2:	697b      	ldr	r3, [r7, #20]
 81019b4:	2b00      	cmp	r3, #0
 81019b6:	d003      	beq.n	81019c0 <HAL_RCC_GetSysClockFreq+0x114>
 81019b8:	697b      	ldr	r3, [r7, #20]
 81019ba:	2b01      	cmp	r3, #1
 81019bc:	d056      	beq.n	8101a6c <HAL_RCC_GetSysClockFreq+0x1c0>
 81019be:	e099      	b.n	8101af4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81019c0:	4b6f      	ldr	r3, [pc, #444]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81019c2:	681b      	ldr	r3, [r3, #0]
 81019c4:	f003 0320 	and.w	r3, r3, #32
 81019c8:	2b00      	cmp	r3, #0
 81019ca:	d02d      	beq.n	8101a28 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81019cc:	4b6c      	ldr	r3, [pc, #432]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81019ce:	681b      	ldr	r3, [r3, #0]
 81019d0:	08db      	lsrs	r3, r3, #3
 81019d2:	f003 0303 	and.w	r3, r3, #3
 81019d6:	4a6b      	ldr	r2, [pc, #428]	; (8101b84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81019d8:	fa22 f303 	lsr.w	r3, r2, r3
 81019dc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81019de:	687b      	ldr	r3, [r7, #4]
 81019e0:	ee07 3a90 	vmov	s15, r3
 81019e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81019e8:	693b      	ldr	r3, [r7, #16]
 81019ea:	ee07 3a90 	vmov	s15, r3
 81019ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81019f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81019f6:	4b62      	ldr	r3, [pc, #392]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81019fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81019fe:	ee07 3a90 	vmov	s15, r3
 8101a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101a06:	ed97 6a02 	vldr	s12, [r7, #8]
 8101a0a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8101b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101a16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101a22:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8101a26:	e087      	b.n	8101b38 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101a28:	693b      	ldr	r3, [r7, #16]
 8101a2a:	ee07 3a90 	vmov	s15, r3
 8101a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101a32:	eddf 6a58 	vldr	s13, [pc, #352]	; 8101b94 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101a3a:	4b51      	ldr	r3, [pc, #324]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101a42:	ee07 3a90 	vmov	s15, r3
 8101a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101a4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8101a4e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8101b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101a5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101a66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101a6a:	e065      	b.n	8101b38 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101a6c:	693b      	ldr	r3, [r7, #16]
 8101a6e:	ee07 3a90 	vmov	s15, r3
 8101a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101a76:	eddf 6a48 	vldr	s13, [pc, #288]	; 8101b98 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101a7e:	4b40      	ldr	r3, [pc, #256]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101a86:	ee07 3a90 	vmov	s15, r3
 8101a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101a8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101a92:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8101b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101a9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101aaa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101aae:	e043      	b.n	8101b38 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101ab0:	693b      	ldr	r3, [r7, #16]
 8101ab2:	ee07 3a90 	vmov	s15, r3
 8101ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101aba:	eddf 6a38 	vldr	s13, [pc, #224]	; 8101b9c <HAL_RCC_GetSysClockFreq+0x2f0>
 8101abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101ac2:	4b2f      	ldr	r3, [pc, #188]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101aca:	ee07 3a90 	vmov	s15, r3
 8101ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101ad2:	ed97 6a02 	vldr	s12, [r7, #8]
 8101ad6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8101b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101ae2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101aee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101af2:	e021      	b.n	8101b38 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101af4:	693b      	ldr	r3, [r7, #16]
 8101af6:	ee07 3a90 	vmov	s15, r3
 8101afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101afe:	eddf 6a26 	vldr	s13, [pc, #152]	; 8101b98 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101b02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101b06:	4b1e      	ldr	r3, [pc, #120]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101b0e:	ee07 3a90 	vmov	s15, r3
 8101b12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101b16:	ed97 6a02 	vldr	s12, [r7, #8]
 8101b1a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8101b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101b1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101b22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101b26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101b32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101b36:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8101b38:	4b11      	ldr	r3, [pc, #68]	; (8101b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101b3c:	0a5b      	lsrs	r3, r3, #9
 8101b3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8101b42:	3301      	adds	r3, #1
 8101b44:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8101b46:	683b      	ldr	r3, [r7, #0]
 8101b48:	ee07 3a90 	vmov	s15, r3
 8101b4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101b50:	edd7 6a07 	vldr	s13, [r7, #28]
 8101b54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101b58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101b5c:	ee17 3a90 	vmov	r3, s15
 8101b60:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8101b62:	e005      	b.n	8101b70 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8101b64:	2300      	movs	r3, #0
 8101b66:	61bb      	str	r3, [r7, #24]
    break;
 8101b68:	e002      	b.n	8101b70 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8101b6a:	4b07      	ldr	r3, [pc, #28]	; (8101b88 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101b6c:	61bb      	str	r3, [r7, #24]
    break;
 8101b6e:	bf00      	nop
  }

  return sysclockfreq;
 8101b70:	69bb      	ldr	r3, [r7, #24]
}
 8101b72:	4618      	mov	r0, r3
 8101b74:	3724      	adds	r7, #36	; 0x24
 8101b76:	46bd      	mov	sp, r7
 8101b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b7c:	4770      	bx	lr
 8101b7e:	bf00      	nop
 8101b80:	58024400 	.word	0x58024400
 8101b84:	03d09000 	.word	0x03d09000
 8101b88:	003d0900 	.word	0x003d0900
 8101b8c:	007a1200 	.word	0x007a1200
 8101b90:	46000000 	.word	0x46000000
 8101b94:	4c742400 	.word	0x4c742400
 8101b98:	4a742400 	.word	0x4a742400
 8101b9c:	4af42400 	.word	0x4af42400

08101ba0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8101ba0:	b580      	push	{r7, lr}
 8101ba2:	b082      	sub	sp, #8
 8101ba4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8101ba6:	f7ff fe81 	bl	81018ac <HAL_RCC_GetSysClockFreq>
 8101baa:	4602      	mov	r2, r0
 8101bac:	4b11      	ldr	r3, [pc, #68]	; (8101bf4 <HAL_RCC_GetHCLKFreq+0x54>)
 8101bae:	699b      	ldr	r3, [r3, #24]
 8101bb0:	0a1b      	lsrs	r3, r3, #8
 8101bb2:	f003 030f 	and.w	r3, r3, #15
 8101bb6:	4910      	ldr	r1, [pc, #64]	; (8101bf8 <HAL_RCC_GetHCLKFreq+0x58>)
 8101bb8:	5ccb      	ldrb	r3, [r1, r3]
 8101bba:	f003 031f 	and.w	r3, r3, #31
 8101bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8101bc2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101bc4:	4b0b      	ldr	r3, [pc, #44]	; (8101bf4 <HAL_RCC_GetHCLKFreq+0x54>)
 8101bc6:	699b      	ldr	r3, [r3, #24]
 8101bc8:	f003 030f 	and.w	r3, r3, #15
 8101bcc:	4a0a      	ldr	r2, [pc, #40]	; (8101bf8 <HAL_RCC_GetHCLKFreq+0x58>)
 8101bce:	5cd3      	ldrb	r3, [r2, r3]
 8101bd0:	f003 031f 	and.w	r3, r3, #31
 8101bd4:	687a      	ldr	r2, [r7, #4]
 8101bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8101bda:	4a08      	ldr	r2, [pc, #32]	; (8101bfc <HAL_RCC_GetHCLKFreq+0x5c>)
 8101bdc:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101bde:	4b07      	ldr	r3, [pc, #28]	; (8101bfc <HAL_RCC_GetHCLKFreq+0x5c>)
 8101be0:	681b      	ldr	r3, [r3, #0]
 8101be2:	4a07      	ldr	r2, [pc, #28]	; (8101c00 <HAL_RCC_GetHCLKFreq+0x60>)
 8101be4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8101be6:	4b05      	ldr	r3, [pc, #20]	; (8101bfc <HAL_RCC_GetHCLKFreq+0x5c>)
 8101be8:	681b      	ldr	r3, [r3, #0]
}
 8101bea:	4618      	mov	r0, r3
 8101bec:	3708      	adds	r7, #8
 8101bee:	46bd      	mov	sp, r7
 8101bf0:	bd80      	pop	{r7, pc}
 8101bf2:	bf00      	nop
 8101bf4:	58024400 	.word	0x58024400
 8101bf8:	08109ec8 	.word	0x08109ec8
 8101bfc:	10000004 	.word	0x10000004
 8101c00:	10000000 	.word	0x10000000

08101c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8101c04:	b580      	push	{r7, lr}
 8101c06:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8101c08:	f7ff ffca 	bl	8101ba0 <HAL_RCC_GetHCLKFreq>
 8101c0c:	4602      	mov	r2, r0
 8101c0e:	4b06      	ldr	r3, [pc, #24]	; (8101c28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8101c10:	69db      	ldr	r3, [r3, #28]
 8101c12:	091b      	lsrs	r3, r3, #4
 8101c14:	f003 0307 	and.w	r3, r3, #7
 8101c18:	4904      	ldr	r1, [pc, #16]	; (8101c2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8101c1a:	5ccb      	ldrb	r3, [r1, r3]
 8101c1c:	f003 031f 	and.w	r3, r3, #31
 8101c20:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8101c24:	4618      	mov	r0, r3
 8101c26:	bd80      	pop	{r7, pc}
 8101c28:	58024400 	.word	0x58024400
 8101c2c:	08109ec8 	.word	0x08109ec8

08101c30 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8101c30:	b480      	push	{r7}
 8101c32:	b083      	sub	sp, #12
 8101c34:	af00      	add	r7, sp, #0
 8101c36:	6078      	str	r0, [r7, #4]
 8101c38:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8101c3a:	687b      	ldr	r3, [r7, #4]
 8101c3c:	223f      	movs	r2, #63	; 0x3f
 8101c3e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8101c40:	4b1a      	ldr	r3, [pc, #104]	; (8101cac <HAL_RCC_GetClockConfig+0x7c>)
 8101c42:	691b      	ldr	r3, [r3, #16]
 8101c44:	f003 0207 	and.w	r2, r3, #7
 8101c48:	687b      	ldr	r3, [r7, #4]
 8101c4a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8101c4c:	4b17      	ldr	r3, [pc, #92]	; (8101cac <HAL_RCC_GetClockConfig+0x7c>)
 8101c4e:	699b      	ldr	r3, [r3, #24]
 8101c50:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8101c54:	687b      	ldr	r3, [r7, #4]
 8101c56:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8101c58:	4b14      	ldr	r3, [pc, #80]	; (8101cac <HAL_RCC_GetClockConfig+0x7c>)
 8101c5a:	699b      	ldr	r3, [r3, #24]
 8101c5c:	f003 020f 	and.w	r2, r3, #15
 8101c60:	687b      	ldr	r3, [r7, #4]
 8101c62:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8101c64:	4b11      	ldr	r3, [pc, #68]	; (8101cac <HAL_RCC_GetClockConfig+0x7c>)
 8101c66:	699b      	ldr	r3, [r3, #24]
 8101c68:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8101c6c:	687b      	ldr	r3, [r7, #4]
 8101c6e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8101c70:	4b0e      	ldr	r3, [pc, #56]	; (8101cac <HAL_RCC_GetClockConfig+0x7c>)
 8101c72:	69db      	ldr	r3, [r3, #28]
 8101c74:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8101c78:	687b      	ldr	r3, [r7, #4]
 8101c7a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8101c7c:	4b0b      	ldr	r3, [pc, #44]	; (8101cac <HAL_RCC_GetClockConfig+0x7c>)
 8101c7e:	69db      	ldr	r3, [r3, #28]
 8101c80:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8101c84:	687b      	ldr	r3, [r7, #4]
 8101c86:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8101c88:	4b08      	ldr	r3, [pc, #32]	; (8101cac <HAL_RCC_GetClockConfig+0x7c>)
 8101c8a:	6a1b      	ldr	r3, [r3, #32]
 8101c8c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8101c90:	687b      	ldr	r3, [r7, #4]
 8101c92:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8101c94:	4b06      	ldr	r3, [pc, #24]	; (8101cb0 <HAL_RCC_GetClockConfig+0x80>)
 8101c96:	681b      	ldr	r3, [r3, #0]
 8101c98:	f003 020f 	and.w	r2, r3, #15
 8101c9c:	683b      	ldr	r3, [r7, #0]
 8101c9e:	601a      	str	r2, [r3, #0]
}
 8101ca0:	bf00      	nop
 8101ca2:	370c      	adds	r7, #12
 8101ca4:	46bd      	mov	sp, r7
 8101ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101caa:	4770      	bx	lr
 8101cac:	58024400 	.word	0x58024400
 8101cb0:	52002000 	.word	0x52002000

08101cb4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8101cb4:	b580      	push	{r7, lr}
 8101cb6:	b086      	sub	sp, #24
 8101cb8:	af00      	add	r7, sp, #0
 8101cba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101cbc:	2300      	movs	r3, #0
 8101cbe:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8101cc0:	2300      	movs	r3, #0
 8101cc2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8101cc4:	687b      	ldr	r3, [r7, #4]
 8101cc6:	681b      	ldr	r3, [r3, #0]
 8101cc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8101ccc:	2b00      	cmp	r3, #0
 8101cce:	d03f      	beq.n	8101d50 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8101cd0:	687b      	ldr	r3, [r7, #4]
 8101cd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101cd4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101cd8:	d02a      	beq.n	8101d30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8101cda:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101cde:	d824      	bhi.n	8101d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101ce0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101ce4:	d018      	beq.n	8101d18 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8101ce6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101cea:	d81e      	bhi.n	8101d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101cec:	2b00      	cmp	r3, #0
 8101cee:	d003      	beq.n	8101cf8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8101cf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8101cf4:	d007      	beq.n	8101d06 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8101cf6:	e018      	b.n	8101d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101cf8:	4bab      	ldr	r3, [pc, #684]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101cfc:	4aaa      	ldr	r2, [pc, #680]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101d02:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101d04:	e015      	b.n	8101d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8101d06:	687b      	ldr	r3, [r7, #4]
 8101d08:	3304      	adds	r3, #4
 8101d0a:	2102      	movs	r1, #2
 8101d0c:	4618      	mov	r0, r3
 8101d0e:	f000 ff11 	bl	8102b34 <RCCEx_PLL2_Config>
 8101d12:	4603      	mov	r3, r0
 8101d14:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101d16:	e00c      	b.n	8101d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8101d18:	687b      	ldr	r3, [r7, #4]
 8101d1a:	3324      	adds	r3, #36	; 0x24
 8101d1c:	2102      	movs	r1, #2
 8101d1e:	4618      	mov	r0, r3
 8101d20:	f000 ffba 	bl	8102c98 <RCCEx_PLL3_Config>
 8101d24:	4603      	mov	r3, r0
 8101d26:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101d28:	e003      	b.n	8101d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101d2a:	2301      	movs	r3, #1
 8101d2c:	75fb      	strb	r3, [r7, #23]
      break;
 8101d2e:	e000      	b.n	8101d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8101d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101d32:	7dfb      	ldrb	r3, [r7, #23]
 8101d34:	2b00      	cmp	r3, #0
 8101d36:	d109      	bne.n	8101d4c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8101d38:	4b9b      	ldr	r3, [pc, #620]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101d3c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8101d40:	687b      	ldr	r3, [r7, #4]
 8101d42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101d44:	4998      	ldr	r1, [pc, #608]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101d46:	4313      	orrs	r3, r2
 8101d48:	650b      	str	r3, [r1, #80]	; 0x50
 8101d4a:	e001      	b.n	8101d50 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101d4c:	7dfb      	ldrb	r3, [r7, #23]
 8101d4e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8101d50:	687b      	ldr	r3, [r7, #4]
 8101d52:	681b      	ldr	r3, [r3, #0]
 8101d54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101d58:	2b00      	cmp	r3, #0
 8101d5a:	d03d      	beq.n	8101dd8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8101d5c:	687b      	ldr	r3, [r7, #4]
 8101d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101d60:	2b04      	cmp	r3, #4
 8101d62:	d826      	bhi.n	8101db2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8101d64:	a201      	add	r2, pc, #4	; (adr r2, 8101d6c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8101d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101d6a:	bf00      	nop
 8101d6c:	08101d81 	.word	0x08101d81
 8101d70:	08101d8f 	.word	0x08101d8f
 8101d74:	08101da1 	.word	0x08101da1
 8101d78:	08101db9 	.word	0x08101db9
 8101d7c:	08101db9 	.word	0x08101db9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101d80:	4b89      	ldr	r3, [pc, #548]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101d84:	4a88      	ldr	r2, [pc, #544]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101d86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101d8a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101d8c:	e015      	b.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101d8e:	687b      	ldr	r3, [r7, #4]
 8101d90:	3304      	adds	r3, #4
 8101d92:	2100      	movs	r1, #0
 8101d94:	4618      	mov	r0, r3
 8101d96:	f000 fecd 	bl	8102b34 <RCCEx_PLL2_Config>
 8101d9a:	4603      	mov	r3, r0
 8101d9c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101d9e:	e00c      	b.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101da0:	687b      	ldr	r3, [r7, #4]
 8101da2:	3324      	adds	r3, #36	; 0x24
 8101da4:	2100      	movs	r1, #0
 8101da6:	4618      	mov	r0, r3
 8101da8:	f000 ff76 	bl	8102c98 <RCCEx_PLL3_Config>
 8101dac:	4603      	mov	r3, r0
 8101dae:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101db0:	e003      	b.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101db2:	2301      	movs	r3, #1
 8101db4:	75fb      	strb	r3, [r7, #23]
      break;
 8101db6:	e000      	b.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8101db8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101dba:	7dfb      	ldrb	r3, [r7, #23]
 8101dbc:	2b00      	cmp	r3, #0
 8101dbe:	d109      	bne.n	8101dd4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8101dc0:	4b79      	ldr	r3, [pc, #484]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101dc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101dc4:	f023 0207 	bic.w	r2, r3, #7
 8101dc8:	687b      	ldr	r3, [r7, #4]
 8101dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101dcc:	4976      	ldr	r1, [pc, #472]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101dce:	4313      	orrs	r3, r2
 8101dd0:	650b      	str	r3, [r1, #80]	; 0x50
 8101dd2:	e001      	b.n	8101dd8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101dd4:	7dfb      	ldrb	r3, [r7, #23]
 8101dd6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8101dd8:	687b      	ldr	r3, [r7, #4]
 8101dda:	681b      	ldr	r3, [r3, #0]
 8101ddc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8101de0:	2b00      	cmp	r3, #0
 8101de2:	d042      	beq.n	8101e6a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8101de4:	687b      	ldr	r3, [r7, #4]
 8101de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101de8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8101dec:	d02b      	beq.n	8101e46 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8101dee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8101df2:	d825      	bhi.n	8101e40 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8101df4:	2bc0      	cmp	r3, #192	; 0xc0
 8101df6:	d028      	beq.n	8101e4a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8101df8:	2bc0      	cmp	r3, #192	; 0xc0
 8101dfa:	d821      	bhi.n	8101e40 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8101dfc:	2b80      	cmp	r3, #128	; 0x80
 8101dfe:	d016      	beq.n	8101e2e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8101e00:	2b80      	cmp	r3, #128	; 0x80
 8101e02:	d81d      	bhi.n	8101e40 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8101e04:	2b00      	cmp	r3, #0
 8101e06:	d002      	beq.n	8101e0e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8101e08:	2b40      	cmp	r3, #64	; 0x40
 8101e0a:	d007      	beq.n	8101e1c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8101e0c:	e018      	b.n	8101e40 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101e0e:	4b66      	ldr	r3, [pc, #408]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101e12:	4a65      	ldr	r2, [pc, #404]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101e18:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8101e1a:	e017      	b.n	8101e4c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101e1c:	687b      	ldr	r3, [r7, #4]
 8101e1e:	3304      	adds	r3, #4
 8101e20:	2100      	movs	r1, #0
 8101e22:	4618      	mov	r0, r3
 8101e24:	f000 fe86 	bl	8102b34 <RCCEx_PLL2_Config>
 8101e28:	4603      	mov	r3, r0
 8101e2a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8101e2c:	e00e      	b.n	8101e4c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101e2e:	687b      	ldr	r3, [r7, #4]
 8101e30:	3324      	adds	r3, #36	; 0x24
 8101e32:	2100      	movs	r1, #0
 8101e34:	4618      	mov	r0, r3
 8101e36:	f000 ff2f 	bl	8102c98 <RCCEx_PLL3_Config>
 8101e3a:	4603      	mov	r3, r0
 8101e3c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8101e3e:	e005      	b.n	8101e4c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101e40:	2301      	movs	r3, #1
 8101e42:	75fb      	strb	r3, [r7, #23]
      break;
 8101e44:	e002      	b.n	8101e4c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8101e46:	bf00      	nop
 8101e48:	e000      	b.n	8101e4c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8101e4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101e4c:	7dfb      	ldrb	r3, [r7, #23]
 8101e4e:	2b00      	cmp	r3, #0
 8101e50:	d109      	bne.n	8101e66 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8101e52:	4b55      	ldr	r3, [pc, #340]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101e54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101e56:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8101e5a:	687b      	ldr	r3, [r7, #4]
 8101e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101e5e:	4952      	ldr	r1, [pc, #328]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101e60:	4313      	orrs	r3, r2
 8101e62:	650b      	str	r3, [r1, #80]	; 0x50
 8101e64:	e001      	b.n	8101e6a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101e66:	7dfb      	ldrb	r3, [r7, #23]
 8101e68:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8101e6a:	687b      	ldr	r3, [r7, #4]
 8101e6c:	681b      	ldr	r3, [r3, #0]
 8101e6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8101e72:	2b00      	cmp	r3, #0
 8101e74:	d049      	beq.n	8101f0a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8101e76:	687b      	ldr	r3, [r7, #4]
 8101e78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8101e7c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8101e80:	d030      	beq.n	8101ee4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8101e82:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8101e86:	d82a      	bhi.n	8101ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8101e88:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8101e8c:	d02c      	beq.n	8101ee8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8101e8e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8101e92:	d824      	bhi.n	8101ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8101e94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8101e98:	d018      	beq.n	8101ecc <HAL_RCCEx_PeriphCLKConfig+0x218>
 8101e9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8101e9e:	d81e      	bhi.n	8101ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8101ea0:	2b00      	cmp	r3, #0
 8101ea2:	d003      	beq.n	8101eac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8101ea4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101ea8:	d007      	beq.n	8101eba <HAL_RCCEx_PeriphCLKConfig+0x206>
 8101eaa:	e018      	b.n	8101ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101eac:	4b3e      	ldr	r3, [pc, #248]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101eb0:	4a3d      	ldr	r2, [pc, #244]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101eb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101eb6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101eb8:	e017      	b.n	8101eea <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101eba:	687b      	ldr	r3, [r7, #4]
 8101ebc:	3304      	adds	r3, #4
 8101ebe:	2100      	movs	r1, #0
 8101ec0:	4618      	mov	r0, r3
 8101ec2:	f000 fe37 	bl	8102b34 <RCCEx_PLL2_Config>
 8101ec6:	4603      	mov	r3, r0
 8101ec8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8101eca:	e00e      	b.n	8101eea <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101ecc:	687b      	ldr	r3, [r7, #4]
 8101ece:	3324      	adds	r3, #36	; 0x24
 8101ed0:	2100      	movs	r1, #0
 8101ed2:	4618      	mov	r0, r3
 8101ed4:	f000 fee0 	bl	8102c98 <RCCEx_PLL3_Config>
 8101ed8:	4603      	mov	r3, r0
 8101eda:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101edc:	e005      	b.n	8101eea <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8101ede:	2301      	movs	r3, #1
 8101ee0:	75fb      	strb	r3, [r7, #23]
      break;
 8101ee2:	e002      	b.n	8101eea <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8101ee4:	bf00      	nop
 8101ee6:	e000      	b.n	8101eea <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8101ee8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101eea:	7dfb      	ldrb	r3, [r7, #23]
 8101eec:	2b00      	cmp	r3, #0
 8101eee:	d10a      	bne.n	8101f06 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8101ef0:	4b2d      	ldr	r3, [pc, #180]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101ef4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8101ef8:	687b      	ldr	r3, [r7, #4]
 8101efa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8101efe:	492a      	ldr	r1, [pc, #168]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f00:	4313      	orrs	r3, r2
 8101f02:	658b      	str	r3, [r1, #88]	; 0x58
 8101f04:	e001      	b.n	8101f0a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101f06:	7dfb      	ldrb	r3, [r7, #23]
 8101f08:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8101f0a:	687b      	ldr	r3, [r7, #4]
 8101f0c:	681b      	ldr	r3, [r3, #0]
 8101f0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8101f12:	2b00      	cmp	r3, #0
 8101f14:	d04c      	beq.n	8101fb0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8101f16:	687b      	ldr	r3, [r7, #4]
 8101f18:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8101f1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8101f20:	d030      	beq.n	8101f84 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8101f22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8101f26:	d82a      	bhi.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8101f28:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8101f2c:	d02c      	beq.n	8101f88 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8101f2e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8101f32:	d824      	bhi.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8101f34:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8101f38:	d018      	beq.n	8101f6c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8101f3a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8101f3e:	d81e      	bhi.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8101f40:	2b00      	cmp	r3, #0
 8101f42:	d003      	beq.n	8101f4c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8101f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101f48:	d007      	beq.n	8101f5a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8101f4a:	e018      	b.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101f4c:	4b16      	ldr	r3, [pc, #88]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101f50:	4a15      	ldr	r2, [pc, #84]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101f56:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101f58:	e017      	b.n	8101f8a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101f5a:	687b      	ldr	r3, [r7, #4]
 8101f5c:	3304      	adds	r3, #4
 8101f5e:	2100      	movs	r1, #0
 8101f60:	4618      	mov	r0, r3
 8101f62:	f000 fde7 	bl	8102b34 <RCCEx_PLL2_Config>
 8101f66:	4603      	mov	r3, r0
 8101f68:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8101f6a:	e00e      	b.n	8101f8a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101f6c:	687b      	ldr	r3, [r7, #4]
 8101f6e:	3324      	adds	r3, #36	; 0x24
 8101f70:	2100      	movs	r1, #0
 8101f72:	4618      	mov	r0, r3
 8101f74:	f000 fe90 	bl	8102c98 <RCCEx_PLL3_Config>
 8101f78:	4603      	mov	r3, r0
 8101f7a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101f7c:	e005      	b.n	8101f8a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8101f7e:	2301      	movs	r3, #1
 8101f80:	75fb      	strb	r3, [r7, #23]
      break;
 8101f82:	e002      	b.n	8101f8a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8101f84:	bf00      	nop
 8101f86:	e000      	b.n	8101f8a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8101f88:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101f8a:	7dfb      	ldrb	r3, [r7, #23]
 8101f8c:	2b00      	cmp	r3, #0
 8101f8e:	d10d      	bne.n	8101fac <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8101f90:	4b05      	ldr	r3, [pc, #20]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101f94:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8101f98:	687b      	ldr	r3, [r7, #4]
 8101f9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8101f9e:	4902      	ldr	r1, [pc, #8]	; (8101fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101fa0:	4313      	orrs	r3, r2
 8101fa2:	658b      	str	r3, [r1, #88]	; 0x58
 8101fa4:	e004      	b.n	8101fb0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8101fa6:	bf00      	nop
 8101fa8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101fac:	7dfb      	ldrb	r3, [r7, #23]
 8101fae:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8101fb0:	687b      	ldr	r3, [r7, #4]
 8101fb2:	681b      	ldr	r3, [r3, #0]
 8101fb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101fb8:	2b00      	cmp	r3, #0
 8101fba:	d032      	beq.n	8102022 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8101fbc:	687b      	ldr	r3, [r7, #4]
 8101fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8101fc0:	2b30      	cmp	r3, #48	; 0x30
 8101fc2:	d01c      	beq.n	8101ffe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8101fc4:	2b30      	cmp	r3, #48	; 0x30
 8101fc6:	d817      	bhi.n	8101ff8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8101fc8:	2b20      	cmp	r3, #32
 8101fca:	d00c      	beq.n	8101fe6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8101fcc:	2b20      	cmp	r3, #32
 8101fce:	d813      	bhi.n	8101ff8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8101fd0:	2b00      	cmp	r3, #0
 8101fd2:	d016      	beq.n	8102002 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8101fd4:	2b10      	cmp	r3, #16
 8101fd6:	d10f      	bne.n	8101ff8 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101fd8:	4baf      	ldr	r3, [pc, #700]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101fdc:	4aae      	ldr	r2, [pc, #696]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101fde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101fe2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8101fe4:	e00e      	b.n	8102004 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8101fe6:	687b      	ldr	r3, [r7, #4]
 8101fe8:	3304      	adds	r3, #4
 8101fea:	2102      	movs	r1, #2
 8101fec:	4618      	mov	r0, r3
 8101fee:	f000 fda1 	bl	8102b34 <RCCEx_PLL2_Config>
 8101ff2:	4603      	mov	r3, r0
 8101ff4:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8101ff6:	e005      	b.n	8102004 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8101ff8:	2301      	movs	r3, #1
 8101ffa:	75fb      	strb	r3, [r7, #23]
      break;
 8101ffc:	e002      	b.n	8102004 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8101ffe:	bf00      	nop
 8102000:	e000      	b.n	8102004 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8102002:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102004:	7dfb      	ldrb	r3, [r7, #23]
 8102006:	2b00      	cmp	r3, #0
 8102008:	d109      	bne.n	810201e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810200a:	4ba3      	ldr	r3, [pc, #652]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810200c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810200e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8102012:	687b      	ldr	r3, [r7, #4]
 8102014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102016:	49a0      	ldr	r1, [pc, #640]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102018:	4313      	orrs	r3, r2
 810201a:	64cb      	str	r3, [r1, #76]	; 0x4c
 810201c:	e001      	b.n	8102022 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810201e:	7dfb      	ldrb	r3, [r7, #23]
 8102020:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8102022:	687b      	ldr	r3, [r7, #4]
 8102024:	681b      	ldr	r3, [r3, #0]
 8102026:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810202a:	2b00      	cmp	r3, #0
 810202c:	d047      	beq.n	81020be <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 810202e:	687b      	ldr	r3, [r7, #4]
 8102030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102032:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102036:	d030      	beq.n	810209a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8102038:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810203c:	d82a      	bhi.n	8102094 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 810203e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8102042:	d02c      	beq.n	810209e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8102044:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8102048:	d824      	bhi.n	8102094 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 810204a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810204e:	d018      	beq.n	8102082 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8102050:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8102054:	d81e      	bhi.n	8102094 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8102056:	2b00      	cmp	r3, #0
 8102058:	d003      	beq.n	8102062 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 810205a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810205e:	d007      	beq.n	8102070 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8102060:	e018      	b.n	8102094 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102062:	4b8d      	ldr	r3, [pc, #564]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102066:	4a8c      	ldr	r2, [pc, #560]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810206c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810206e:	e017      	b.n	81020a0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102070:	687b      	ldr	r3, [r7, #4]
 8102072:	3304      	adds	r3, #4
 8102074:	2100      	movs	r1, #0
 8102076:	4618      	mov	r0, r3
 8102078:	f000 fd5c 	bl	8102b34 <RCCEx_PLL2_Config>
 810207c:	4603      	mov	r3, r0
 810207e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8102080:	e00e      	b.n	81020a0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102082:	687b      	ldr	r3, [r7, #4]
 8102084:	3324      	adds	r3, #36	; 0x24
 8102086:	2100      	movs	r1, #0
 8102088:	4618      	mov	r0, r3
 810208a:	f000 fe05 	bl	8102c98 <RCCEx_PLL3_Config>
 810208e:	4603      	mov	r3, r0
 8102090:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8102092:	e005      	b.n	81020a0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102094:	2301      	movs	r3, #1
 8102096:	75fb      	strb	r3, [r7, #23]
      break;
 8102098:	e002      	b.n	81020a0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 810209a:	bf00      	nop
 810209c:	e000      	b.n	81020a0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 810209e:	bf00      	nop
    }

    if(ret == HAL_OK)
 81020a0:	7dfb      	ldrb	r3, [r7, #23]
 81020a2:	2b00      	cmp	r3, #0
 81020a4:	d109      	bne.n	81020ba <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81020a6:	4b7c      	ldr	r3, [pc, #496]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81020a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81020aa:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 81020ae:	687b      	ldr	r3, [r7, #4]
 81020b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81020b2:	4979      	ldr	r1, [pc, #484]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81020b4:	4313      	orrs	r3, r2
 81020b6:	650b      	str	r3, [r1, #80]	; 0x50
 81020b8:	e001      	b.n	81020be <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81020ba:	7dfb      	ldrb	r3, [r7, #23]
 81020bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81020be:	687b      	ldr	r3, [r7, #4]
 81020c0:	681b      	ldr	r3, [r3, #0]
 81020c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 81020c6:	2b00      	cmp	r3, #0
 81020c8:	d049      	beq.n	810215e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 81020ca:	687b      	ldr	r3, [r7, #4]
 81020cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81020ce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81020d2:	d02e      	beq.n	8102132 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 81020d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81020d8:	d828      	bhi.n	810212c <HAL_RCCEx_PeriphCLKConfig+0x478>
 81020da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81020de:	d02a      	beq.n	8102136 <HAL_RCCEx_PeriphCLKConfig+0x482>
 81020e0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81020e4:	d822      	bhi.n	810212c <HAL_RCCEx_PeriphCLKConfig+0x478>
 81020e6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81020ea:	d026      	beq.n	810213a <HAL_RCCEx_PeriphCLKConfig+0x486>
 81020ec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81020f0:	d81c      	bhi.n	810212c <HAL_RCCEx_PeriphCLKConfig+0x478>
 81020f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81020f6:	d010      	beq.n	810211a <HAL_RCCEx_PeriphCLKConfig+0x466>
 81020f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81020fc:	d816      	bhi.n	810212c <HAL_RCCEx_PeriphCLKConfig+0x478>
 81020fe:	2b00      	cmp	r3, #0
 8102100:	d01d      	beq.n	810213e <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8102102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102106:	d111      	bne.n	810212c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102108:	687b      	ldr	r3, [r7, #4]
 810210a:	3304      	adds	r3, #4
 810210c:	2101      	movs	r1, #1
 810210e:	4618      	mov	r0, r3
 8102110:	f000 fd10 	bl	8102b34 <RCCEx_PLL2_Config>
 8102114:	4603      	mov	r3, r0
 8102116:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8102118:	e012      	b.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810211a:	687b      	ldr	r3, [r7, #4]
 810211c:	3324      	adds	r3, #36	; 0x24
 810211e:	2101      	movs	r1, #1
 8102120:	4618      	mov	r0, r3
 8102122:	f000 fdb9 	bl	8102c98 <RCCEx_PLL3_Config>
 8102126:	4603      	mov	r3, r0
 8102128:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810212a:	e009      	b.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810212c:	2301      	movs	r3, #1
 810212e:	75fb      	strb	r3, [r7, #23]
      break;
 8102130:	e006      	b.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8102132:	bf00      	nop
 8102134:	e004      	b.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8102136:	bf00      	nop
 8102138:	e002      	b.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 810213a:	bf00      	nop
 810213c:	e000      	b.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 810213e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102140:	7dfb      	ldrb	r3, [r7, #23]
 8102142:	2b00      	cmp	r3, #0
 8102144:	d109      	bne.n	810215a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8102146:	4b54      	ldr	r3, [pc, #336]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102148:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810214a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 810214e:	687b      	ldr	r3, [r7, #4]
 8102150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102152:	4951      	ldr	r1, [pc, #324]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102154:	4313      	orrs	r3, r2
 8102156:	650b      	str	r3, [r1, #80]	; 0x50
 8102158:	e001      	b.n	810215e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810215a:	7dfb      	ldrb	r3, [r7, #23]
 810215c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 810215e:	687b      	ldr	r3, [r7, #4]
 8102160:	681b      	ldr	r3, [r3, #0]
 8102162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102166:	2b00      	cmp	r3, #0
 8102168:	d04b      	beq.n	8102202 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 810216a:	687b      	ldr	r3, [r7, #4]
 810216c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8102170:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102174:	d02e      	beq.n	81021d4 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8102176:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810217a:	d828      	bhi.n	81021ce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 810217c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102180:	d02a      	beq.n	81021d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8102182:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102186:	d822      	bhi.n	81021ce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8102188:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810218c:	d026      	beq.n	81021dc <HAL_RCCEx_PeriphCLKConfig+0x528>
 810218e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102192:	d81c      	bhi.n	81021ce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8102194:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102198:	d010      	beq.n	81021bc <HAL_RCCEx_PeriphCLKConfig+0x508>
 810219a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810219e:	d816      	bhi.n	81021ce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81021a0:	2b00      	cmp	r3, #0
 81021a2:	d01d      	beq.n	81021e0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 81021a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81021a8:	d111      	bne.n	81021ce <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81021aa:	687b      	ldr	r3, [r7, #4]
 81021ac:	3304      	adds	r3, #4
 81021ae:	2101      	movs	r1, #1
 81021b0:	4618      	mov	r0, r3
 81021b2:	f000 fcbf 	bl	8102b34 <RCCEx_PLL2_Config>
 81021b6:	4603      	mov	r3, r0
 81021b8:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 81021ba:	e012      	b.n	81021e2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81021bc:	687b      	ldr	r3, [r7, #4]
 81021be:	3324      	adds	r3, #36	; 0x24
 81021c0:	2101      	movs	r1, #1
 81021c2:	4618      	mov	r0, r3
 81021c4:	f000 fd68 	bl	8102c98 <RCCEx_PLL3_Config>
 81021c8:	4603      	mov	r3, r0
 81021ca:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 81021cc:	e009      	b.n	81021e2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 81021ce:	2301      	movs	r3, #1
 81021d0:	75fb      	strb	r3, [r7, #23]
      break;
 81021d2:	e006      	b.n	81021e2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 81021d4:	bf00      	nop
 81021d6:	e004      	b.n	81021e2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 81021d8:	bf00      	nop
 81021da:	e002      	b.n	81021e2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 81021dc:	bf00      	nop
 81021de:	e000      	b.n	81021e2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 81021e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81021e2:	7dfb      	ldrb	r3, [r7, #23]
 81021e4:	2b00      	cmp	r3, #0
 81021e6:	d10a      	bne.n	81021fe <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81021e8:	4b2b      	ldr	r3, [pc, #172]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81021ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81021ec:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81021f0:	687b      	ldr	r3, [r7, #4]
 81021f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81021f6:	4928      	ldr	r1, [pc, #160]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81021f8:	4313      	orrs	r3, r2
 81021fa:	658b      	str	r3, [r1, #88]	; 0x58
 81021fc:	e001      	b.n	8102202 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81021fe:	7dfb      	ldrb	r3, [r7, #23]
 8102200:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8102202:	687b      	ldr	r3, [r7, #4]
 8102204:	681b      	ldr	r3, [r3, #0]
 8102206:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810220a:	2b00      	cmp	r3, #0
 810220c:	d02f      	beq.n	810226e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 810220e:	687b      	ldr	r3, [r7, #4]
 8102210:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102212:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102216:	d00e      	beq.n	8102236 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8102218:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810221c:	d814      	bhi.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x594>
 810221e:	2b00      	cmp	r3, #0
 8102220:	d015      	beq.n	810224e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8102222:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102226:	d10f      	bne.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102228:	4b1b      	ldr	r3, [pc, #108]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810222a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810222c:	4a1a      	ldr	r2, [pc, #104]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810222e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102232:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8102234:	e00c      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102236:	687b      	ldr	r3, [r7, #4]
 8102238:	3304      	adds	r3, #4
 810223a:	2101      	movs	r1, #1
 810223c:	4618      	mov	r0, r3
 810223e:	f000 fc79 	bl	8102b34 <RCCEx_PLL2_Config>
 8102242:	4603      	mov	r3, r0
 8102244:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8102246:	e003      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102248:	2301      	movs	r3, #1
 810224a:	75fb      	strb	r3, [r7, #23]
      break;
 810224c:	e000      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 810224e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102250:	7dfb      	ldrb	r3, [r7, #23]
 8102252:	2b00      	cmp	r3, #0
 8102254:	d109      	bne.n	810226a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8102256:	4b10      	ldr	r3, [pc, #64]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810225a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 810225e:	687b      	ldr	r3, [r7, #4]
 8102260:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102262:	490d      	ldr	r1, [pc, #52]	; (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102264:	4313      	orrs	r3, r2
 8102266:	650b      	str	r3, [r1, #80]	; 0x50
 8102268:	e001      	b.n	810226e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810226a:	7dfb      	ldrb	r3, [r7, #23]
 810226c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810226e:	687b      	ldr	r3, [r7, #4]
 8102270:	681b      	ldr	r3, [r3, #0]
 8102272:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8102276:	2b00      	cmp	r3, #0
 8102278:	d033      	beq.n	81022e2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 810227a:	687b      	ldr	r3, [r7, #4]
 810227c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810227e:	2b03      	cmp	r3, #3
 8102280:	d81c      	bhi.n	81022bc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8102282:	a201      	add	r2, pc, #4	; (adr r2, 8102288 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8102284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102288:	081022c3 	.word	0x081022c3
 810228c:	0810229d 	.word	0x0810229d
 8102290:	081022ab 	.word	0x081022ab
 8102294:	081022c3 	.word	0x081022c3
 8102298:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810229c:	4bb9      	ldr	r3, [pc, #740]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810229e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81022a0:	4ab8      	ldr	r2, [pc, #736]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81022a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81022a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 81022a8:	e00c      	b.n	81022c4 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81022aa:	687b      	ldr	r3, [r7, #4]
 81022ac:	3304      	adds	r3, #4
 81022ae:	2102      	movs	r1, #2
 81022b0:	4618      	mov	r0, r3
 81022b2:	f000 fc3f 	bl	8102b34 <RCCEx_PLL2_Config>
 81022b6:	4603      	mov	r3, r0
 81022b8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 81022ba:	e003      	b.n	81022c4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 81022bc:	2301      	movs	r3, #1
 81022be:	75fb      	strb	r3, [r7, #23]
      break;
 81022c0:	e000      	b.n	81022c4 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 81022c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81022c4:	7dfb      	ldrb	r3, [r7, #23]
 81022c6:	2b00      	cmp	r3, #0
 81022c8:	d109      	bne.n	81022de <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81022ca:	4bae      	ldr	r3, [pc, #696]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81022cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81022ce:	f023 0203 	bic.w	r2, r3, #3
 81022d2:	687b      	ldr	r3, [r7, #4]
 81022d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81022d6:	49ab      	ldr	r1, [pc, #684]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81022d8:	4313      	orrs	r3, r2
 81022da:	64cb      	str	r3, [r1, #76]	; 0x4c
 81022dc:	e001      	b.n	81022e2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81022de:	7dfb      	ldrb	r3, [r7, #23]
 81022e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81022e2:	687b      	ldr	r3, [r7, #4]
 81022e4:	681b      	ldr	r3, [r3, #0]
 81022e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81022ea:	2b00      	cmp	r3, #0
 81022ec:	f000 8088 	beq.w	8102400 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81022f0:	4ba5      	ldr	r3, [pc, #660]	; (8102588 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 81022f2:	681b      	ldr	r3, [r3, #0]
 81022f4:	4aa4      	ldr	r2, [pc, #656]	; (8102588 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 81022f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81022fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81022fc:	f7fe fdd8 	bl	8100eb0 <HAL_GetTick>
 8102300:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102302:	e009      	b.n	8102318 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8102304:	f7fe fdd4 	bl	8100eb0 <HAL_GetTick>
 8102308:	4602      	mov	r2, r0
 810230a:	693b      	ldr	r3, [r7, #16]
 810230c:	1ad3      	subs	r3, r2, r3
 810230e:	2b64      	cmp	r3, #100	; 0x64
 8102310:	d902      	bls.n	8102318 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8102312:	2303      	movs	r3, #3
 8102314:	75fb      	strb	r3, [r7, #23]
        break;
 8102316:	e005      	b.n	8102324 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102318:	4b9b      	ldr	r3, [pc, #620]	; (8102588 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810231a:	681b      	ldr	r3, [r3, #0]
 810231c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102320:	2b00      	cmp	r3, #0
 8102322:	d0ef      	beq.n	8102304 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8102324:	7dfb      	ldrb	r3, [r7, #23]
 8102326:	2b00      	cmp	r3, #0
 8102328:	d168      	bne.n	81023fc <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 810232a:	4b96      	ldr	r3, [pc, #600]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810232c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810232e:	687b      	ldr	r3, [r7, #4]
 8102330:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102334:	4053      	eors	r3, r2
 8102336:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810233a:	2b00      	cmp	r3, #0
 810233c:	d013      	beq.n	8102366 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810233e:	4b91      	ldr	r3, [pc, #580]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8102346:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8102348:	4b8e      	ldr	r3, [pc, #568]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810234a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810234c:	4a8d      	ldr	r2, [pc, #564]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810234e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8102352:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8102354:	4b8b      	ldr	r3, [pc, #556]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102358:	4a8a      	ldr	r2, [pc, #552]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810235a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810235e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8102360:	4a88      	ldr	r2, [pc, #544]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102362:	68fb      	ldr	r3, [r7, #12]
 8102364:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8102366:	687b      	ldr	r3, [r7, #4]
 8102368:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810236c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102370:	d115      	bne.n	810239e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8102372:	f7fe fd9d 	bl	8100eb0 <HAL_GetTick>
 8102376:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102378:	e00b      	b.n	8102392 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810237a:	f7fe fd99 	bl	8100eb0 <HAL_GetTick>
 810237e:	4602      	mov	r2, r0
 8102380:	693b      	ldr	r3, [r7, #16]
 8102382:	1ad3      	subs	r3, r2, r3
 8102384:	f241 3288 	movw	r2, #5000	; 0x1388
 8102388:	4293      	cmp	r3, r2
 810238a:	d902      	bls.n	8102392 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 810238c:	2303      	movs	r3, #3
 810238e:	75fb      	strb	r3, [r7, #23]
            break;
 8102390:	e005      	b.n	810239e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102392:	4b7c      	ldr	r3, [pc, #496]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102396:	f003 0302 	and.w	r3, r3, #2
 810239a:	2b00      	cmp	r3, #0
 810239c:	d0ed      	beq.n	810237a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 810239e:	7dfb      	ldrb	r3, [r7, #23]
 81023a0:	2b00      	cmp	r3, #0
 81023a2:	d128      	bne.n	81023f6 <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81023a4:	687b      	ldr	r3, [r7, #4]
 81023a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81023aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81023ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81023b2:	d10f      	bne.n	81023d4 <HAL_RCCEx_PeriphCLKConfig+0x720>
 81023b4:	4b73      	ldr	r3, [pc, #460]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81023b6:	691b      	ldr	r3, [r3, #16]
 81023b8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 81023bc:	687b      	ldr	r3, [r7, #4]
 81023be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81023c2:	091b      	lsrs	r3, r3, #4
 81023c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81023c8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81023cc:	496d      	ldr	r1, [pc, #436]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81023ce:	4313      	orrs	r3, r2
 81023d0:	610b      	str	r3, [r1, #16]
 81023d2:	e005      	b.n	81023e0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 81023d4:	4b6b      	ldr	r3, [pc, #428]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81023d6:	691b      	ldr	r3, [r3, #16]
 81023d8:	4a6a      	ldr	r2, [pc, #424]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81023da:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 81023de:	6113      	str	r3, [r2, #16]
 81023e0:	4b68      	ldr	r3, [pc, #416]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81023e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81023e4:	687b      	ldr	r3, [r7, #4]
 81023e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81023ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81023ee:	4965      	ldr	r1, [pc, #404]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81023f0:	4313      	orrs	r3, r2
 81023f2:	670b      	str	r3, [r1, #112]	; 0x70
 81023f4:	e004      	b.n	8102400 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81023f6:	7dfb      	ldrb	r3, [r7, #23]
 81023f8:	75bb      	strb	r3, [r7, #22]
 81023fa:	e001      	b.n	8102400 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81023fc:	7dfb      	ldrb	r3, [r7, #23]
 81023fe:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8102400:	687b      	ldr	r3, [r7, #4]
 8102402:	681b      	ldr	r3, [r3, #0]
 8102404:	f003 0301 	and.w	r3, r3, #1
 8102408:	2b00      	cmp	r3, #0
 810240a:	d07e      	beq.n	810250a <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 810240c:	687b      	ldr	r3, [r7, #4]
 810240e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8102410:	2b28      	cmp	r3, #40	; 0x28
 8102412:	d867      	bhi.n	81024e4 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8102414:	a201      	add	r2, pc, #4	; (adr r2, 810241c <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8102416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810241a:	bf00      	nop
 810241c:	081024eb 	.word	0x081024eb
 8102420:	081024e5 	.word	0x081024e5
 8102424:	081024e5 	.word	0x081024e5
 8102428:	081024e5 	.word	0x081024e5
 810242c:	081024e5 	.word	0x081024e5
 8102430:	081024e5 	.word	0x081024e5
 8102434:	081024e5 	.word	0x081024e5
 8102438:	081024e5 	.word	0x081024e5
 810243c:	081024c1 	.word	0x081024c1
 8102440:	081024e5 	.word	0x081024e5
 8102444:	081024e5 	.word	0x081024e5
 8102448:	081024e5 	.word	0x081024e5
 810244c:	081024e5 	.word	0x081024e5
 8102450:	081024e5 	.word	0x081024e5
 8102454:	081024e5 	.word	0x081024e5
 8102458:	081024e5 	.word	0x081024e5
 810245c:	081024d3 	.word	0x081024d3
 8102460:	081024e5 	.word	0x081024e5
 8102464:	081024e5 	.word	0x081024e5
 8102468:	081024e5 	.word	0x081024e5
 810246c:	081024e5 	.word	0x081024e5
 8102470:	081024e5 	.word	0x081024e5
 8102474:	081024e5 	.word	0x081024e5
 8102478:	081024e5 	.word	0x081024e5
 810247c:	081024eb 	.word	0x081024eb
 8102480:	081024e5 	.word	0x081024e5
 8102484:	081024e5 	.word	0x081024e5
 8102488:	081024e5 	.word	0x081024e5
 810248c:	081024e5 	.word	0x081024e5
 8102490:	081024e5 	.word	0x081024e5
 8102494:	081024e5 	.word	0x081024e5
 8102498:	081024e5 	.word	0x081024e5
 810249c:	081024eb 	.word	0x081024eb
 81024a0:	081024e5 	.word	0x081024e5
 81024a4:	081024e5 	.word	0x081024e5
 81024a8:	081024e5 	.word	0x081024e5
 81024ac:	081024e5 	.word	0x081024e5
 81024b0:	081024e5 	.word	0x081024e5
 81024b4:	081024e5 	.word	0x081024e5
 81024b8:	081024e5 	.word	0x081024e5
 81024bc:	081024eb 	.word	0x081024eb
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81024c0:	687b      	ldr	r3, [r7, #4]
 81024c2:	3304      	adds	r3, #4
 81024c4:	2101      	movs	r1, #1
 81024c6:	4618      	mov	r0, r3
 81024c8:	f000 fb34 	bl	8102b34 <RCCEx_PLL2_Config>
 81024cc:	4603      	mov	r3, r0
 81024ce:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81024d0:	e00c      	b.n	81024ec <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81024d2:	687b      	ldr	r3, [r7, #4]
 81024d4:	3324      	adds	r3, #36	; 0x24
 81024d6:	2101      	movs	r1, #1
 81024d8:	4618      	mov	r0, r3
 81024da:	f000 fbdd 	bl	8102c98 <RCCEx_PLL3_Config>
 81024de:	4603      	mov	r3, r0
 81024e0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81024e2:	e003      	b.n	81024ec <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81024e4:	2301      	movs	r3, #1
 81024e6:	75fb      	strb	r3, [r7, #23]
      break;
 81024e8:	e000      	b.n	81024ec <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 81024ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 81024ec:	7dfb      	ldrb	r3, [r7, #23]
 81024ee:	2b00      	cmp	r3, #0
 81024f0:	d109      	bne.n	8102506 <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 81024f2:	4b24      	ldr	r3, [pc, #144]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81024f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81024f6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 81024fa:	687b      	ldr	r3, [r7, #4]
 81024fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81024fe:	4921      	ldr	r1, [pc, #132]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102500:	4313      	orrs	r3, r2
 8102502:	654b      	str	r3, [r1, #84]	; 0x54
 8102504:	e001      	b.n	810250a <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102506:	7dfb      	ldrb	r3, [r7, #23]
 8102508:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 810250a:	687b      	ldr	r3, [r7, #4]
 810250c:	681b      	ldr	r3, [r3, #0]
 810250e:	f003 0302 	and.w	r3, r3, #2
 8102512:	2b00      	cmp	r3, #0
 8102514:	d03c      	beq.n	8102590 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8102516:	687b      	ldr	r3, [r7, #4]
 8102518:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810251a:	2b05      	cmp	r3, #5
 810251c:	d820      	bhi.n	8102560 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 810251e:	a201      	add	r2, pc, #4	; (adr r2, 8102524 <HAL_RCCEx_PeriphCLKConfig+0x870>)
 8102520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102524:	08102567 	.word	0x08102567
 8102528:	0810253d 	.word	0x0810253d
 810252c:	0810254f 	.word	0x0810254f
 8102530:	08102567 	.word	0x08102567
 8102534:	08102567 	.word	0x08102567
 8102538:	08102567 	.word	0x08102567
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810253c:	687b      	ldr	r3, [r7, #4]
 810253e:	3304      	adds	r3, #4
 8102540:	2101      	movs	r1, #1
 8102542:	4618      	mov	r0, r3
 8102544:	f000 faf6 	bl	8102b34 <RCCEx_PLL2_Config>
 8102548:	4603      	mov	r3, r0
 810254a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 810254c:	e00c      	b.n	8102568 <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810254e:	687b      	ldr	r3, [r7, #4]
 8102550:	3324      	adds	r3, #36	; 0x24
 8102552:	2101      	movs	r1, #1
 8102554:	4618      	mov	r0, r3
 8102556:	f000 fb9f 	bl	8102c98 <RCCEx_PLL3_Config>
 810255a:	4603      	mov	r3, r0
 810255c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 810255e:	e003      	b.n	8102568 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102560:	2301      	movs	r3, #1
 8102562:	75fb      	strb	r3, [r7, #23]
      break;
 8102564:	e000      	b.n	8102568 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 8102566:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102568:	7dfb      	ldrb	r3, [r7, #23]
 810256a:	2b00      	cmp	r3, #0
 810256c:	d10e      	bne.n	810258c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 810256e:	4b05      	ldr	r3, [pc, #20]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102572:	f023 0207 	bic.w	r2, r3, #7
 8102576:	687b      	ldr	r3, [r7, #4]
 8102578:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810257a:	4902      	ldr	r1, [pc, #8]	; (8102584 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810257c:	4313      	orrs	r3, r2
 810257e:	654b      	str	r3, [r1, #84]	; 0x54
 8102580:	e006      	b.n	8102590 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8102582:	bf00      	nop
 8102584:	58024400 	.word	0x58024400
 8102588:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 810258c:	7dfb      	ldrb	r3, [r7, #23]
 810258e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8102590:	687b      	ldr	r3, [r7, #4]
 8102592:	681b      	ldr	r3, [r3, #0]
 8102594:	f003 0304 	and.w	r3, r3, #4
 8102598:	2b00      	cmp	r3, #0
 810259a:	d039      	beq.n	8102610 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 810259c:	687b      	ldr	r3, [r7, #4]
 810259e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81025a2:	2b05      	cmp	r3, #5
 81025a4:	d820      	bhi.n	81025e8 <HAL_RCCEx_PeriphCLKConfig+0x934>
 81025a6:	a201      	add	r2, pc, #4	; (adr r2, 81025ac <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 81025a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81025ac:	081025ef 	.word	0x081025ef
 81025b0:	081025c5 	.word	0x081025c5
 81025b4:	081025d7 	.word	0x081025d7
 81025b8:	081025ef 	.word	0x081025ef
 81025bc:	081025ef 	.word	0x081025ef
 81025c0:	081025ef 	.word	0x081025ef
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81025c4:	687b      	ldr	r3, [r7, #4]
 81025c6:	3304      	adds	r3, #4
 81025c8:	2101      	movs	r1, #1
 81025ca:	4618      	mov	r0, r3
 81025cc:	f000 fab2 	bl	8102b34 <RCCEx_PLL2_Config>
 81025d0:	4603      	mov	r3, r0
 81025d2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81025d4:	e00c      	b.n	81025f0 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81025d6:	687b      	ldr	r3, [r7, #4]
 81025d8:	3324      	adds	r3, #36	; 0x24
 81025da:	2101      	movs	r1, #1
 81025dc:	4618      	mov	r0, r3
 81025de:	f000 fb5b 	bl	8102c98 <RCCEx_PLL3_Config>
 81025e2:	4603      	mov	r3, r0
 81025e4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81025e6:	e003      	b.n	81025f0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81025e8:	2301      	movs	r3, #1
 81025ea:	75fb      	strb	r3, [r7, #23]
      break;
 81025ec:	e000      	b.n	81025f0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 81025ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 81025f0:	7dfb      	ldrb	r3, [r7, #23]
 81025f2:	2b00      	cmp	r3, #0
 81025f4:	d10a      	bne.n	810260c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81025f6:	4bb7      	ldr	r3, [pc, #732]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81025f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81025fa:	f023 0207 	bic.w	r2, r3, #7
 81025fe:	687b      	ldr	r3, [r7, #4]
 8102600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102604:	49b3      	ldr	r1, [pc, #716]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102606:	4313      	orrs	r3, r2
 8102608:	658b      	str	r3, [r1, #88]	; 0x58
 810260a:	e001      	b.n	8102610 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810260c:	7dfb      	ldrb	r3, [r7, #23]
 810260e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8102610:	687b      	ldr	r3, [r7, #4]
 8102612:	681b      	ldr	r3, [r3, #0]
 8102614:	f003 0320 	and.w	r3, r3, #32
 8102618:	2b00      	cmp	r3, #0
 810261a:	d04b      	beq.n	81026b4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 810261c:	687b      	ldr	r3, [r7, #4]
 810261e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8102622:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102626:	d02e      	beq.n	8102686 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8102628:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810262c:	d828      	bhi.n	8102680 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810262e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102632:	d02a      	beq.n	810268a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8102634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102638:	d822      	bhi.n	8102680 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810263a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810263e:	d026      	beq.n	810268e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8102640:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102644:	d81c      	bhi.n	8102680 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8102646:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810264a:	d010      	beq.n	810266e <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 810264c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102650:	d816      	bhi.n	8102680 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8102652:	2b00      	cmp	r3, #0
 8102654:	d01d      	beq.n	8102692 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8102656:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810265a:	d111      	bne.n	8102680 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810265c:	687b      	ldr	r3, [r7, #4]
 810265e:	3304      	adds	r3, #4
 8102660:	2100      	movs	r1, #0
 8102662:	4618      	mov	r0, r3
 8102664:	f000 fa66 	bl	8102b34 <RCCEx_PLL2_Config>
 8102668:	4603      	mov	r3, r0
 810266a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 810266c:	e012      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810266e:	687b      	ldr	r3, [r7, #4]
 8102670:	3324      	adds	r3, #36	; 0x24
 8102672:	2102      	movs	r1, #2
 8102674:	4618      	mov	r0, r3
 8102676:	f000 fb0f 	bl	8102c98 <RCCEx_PLL3_Config>
 810267a:	4603      	mov	r3, r0
 810267c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 810267e:	e009      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102680:	2301      	movs	r3, #1
 8102682:	75fb      	strb	r3, [r7, #23]
      break;
 8102684:	e006      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8102686:	bf00      	nop
 8102688:	e004      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 810268a:	bf00      	nop
 810268c:	e002      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 810268e:	bf00      	nop
 8102690:	e000      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8102692:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102694:	7dfb      	ldrb	r3, [r7, #23]
 8102696:	2b00      	cmp	r3, #0
 8102698:	d10a      	bne.n	81026b0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810269a:	4b8e      	ldr	r3, [pc, #568]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810269c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810269e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81026a2:	687b      	ldr	r3, [r7, #4]
 81026a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81026a8:	498a      	ldr	r1, [pc, #552]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81026aa:	4313      	orrs	r3, r2
 81026ac:	654b      	str	r3, [r1, #84]	; 0x54
 81026ae:	e001      	b.n	81026b4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81026b0:	7dfb      	ldrb	r3, [r7, #23]
 81026b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81026b4:	687b      	ldr	r3, [r7, #4]
 81026b6:	681b      	ldr	r3, [r3, #0]
 81026b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81026bc:	2b00      	cmp	r3, #0
 81026be:	d04b      	beq.n	8102758 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 81026c0:	687b      	ldr	r3, [r7, #4]
 81026c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81026c6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81026ca:	d02e      	beq.n	810272a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 81026cc:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81026d0:	d828      	bhi.n	8102724 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 81026d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81026d6:	d02a      	beq.n	810272e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 81026d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81026dc:	d822      	bhi.n	8102724 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 81026de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81026e2:	d026      	beq.n	8102732 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 81026e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81026e8:	d81c      	bhi.n	8102724 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 81026ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81026ee:	d010      	beq.n	8102712 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 81026f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81026f4:	d816      	bhi.n	8102724 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 81026f6:	2b00      	cmp	r3, #0
 81026f8:	d01d      	beq.n	8102736 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 81026fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81026fe:	d111      	bne.n	8102724 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102700:	687b      	ldr	r3, [r7, #4]
 8102702:	3304      	adds	r3, #4
 8102704:	2100      	movs	r1, #0
 8102706:	4618      	mov	r0, r3
 8102708:	f000 fa14 	bl	8102b34 <RCCEx_PLL2_Config>
 810270c:	4603      	mov	r3, r0
 810270e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8102710:	e012      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	3324      	adds	r3, #36	; 0x24
 8102716:	2102      	movs	r1, #2
 8102718:	4618      	mov	r0, r3
 810271a:	f000 fabd 	bl	8102c98 <RCCEx_PLL3_Config>
 810271e:	4603      	mov	r3, r0
 8102720:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8102722:	e009      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102724:	2301      	movs	r3, #1
 8102726:	75fb      	strb	r3, [r7, #23]
      break;
 8102728:	e006      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810272a:	bf00      	nop
 810272c:	e004      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810272e:	bf00      	nop
 8102730:	e002      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8102732:	bf00      	nop
 8102734:	e000      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8102736:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102738:	7dfb      	ldrb	r3, [r7, #23]
 810273a:	2b00      	cmp	r3, #0
 810273c:	d10a      	bne.n	8102754 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810273e:	4b65      	ldr	r3, [pc, #404]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102742:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8102746:	687b      	ldr	r3, [r7, #4]
 8102748:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810274c:	4961      	ldr	r1, [pc, #388]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810274e:	4313      	orrs	r3, r2
 8102750:	658b      	str	r3, [r1, #88]	; 0x58
 8102752:	e001      	b.n	8102758 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102754:	7dfb      	ldrb	r3, [r7, #23]
 8102756:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102758:	687b      	ldr	r3, [r7, #4]
 810275a:	681b      	ldr	r3, [r3, #0]
 810275c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102760:	2b00      	cmp	r3, #0
 8102762:	d04b      	beq.n	81027fc <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8102764:	687b      	ldr	r3, [r7, #4]
 8102766:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810276a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810276e:	d02e      	beq.n	81027ce <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8102770:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8102774:	d828      	bhi.n	81027c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8102776:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810277a:	d02a      	beq.n	81027d2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 810277c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102780:	d822      	bhi.n	81027c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8102782:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8102786:	d026      	beq.n	81027d6 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8102788:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810278c:	d81c      	bhi.n	81027c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810278e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102792:	d010      	beq.n	81027b6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8102794:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102798:	d816      	bhi.n	81027c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810279a:	2b00      	cmp	r3, #0
 810279c:	d01d      	beq.n	81027da <HAL_RCCEx_PeriphCLKConfig+0xb26>
 810279e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81027a2:	d111      	bne.n	81027c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81027a4:	687b      	ldr	r3, [r7, #4]
 81027a6:	3304      	adds	r3, #4
 81027a8:	2100      	movs	r1, #0
 81027aa:	4618      	mov	r0, r3
 81027ac:	f000 f9c2 	bl	8102b34 <RCCEx_PLL2_Config>
 81027b0:	4603      	mov	r3, r0
 81027b2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81027b4:	e012      	b.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81027b6:	687b      	ldr	r3, [r7, #4]
 81027b8:	3324      	adds	r3, #36	; 0x24
 81027ba:	2102      	movs	r1, #2
 81027bc:	4618      	mov	r0, r3
 81027be:	f000 fa6b 	bl	8102c98 <RCCEx_PLL3_Config>
 81027c2:	4603      	mov	r3, r0
 81027c4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81027c6:	e009      	b.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81027c8:	2301      	movs	r3, #1
 81027ca:	75fb      	strb	r3, [r7, #23]
      break;
 81027cc:	e006      	b.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81027ce:	bf00      	nop
 81027d0:	e004      	b.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81027d2:	bf00      	nop
 81027d4:	e002      	b.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81027d6:	bf00      	nop
 81027d8:	e000      	b.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81027da:	bf00      	nop
    }

    if(ret == HAL_OK)
 81027dc:	7dfb      	ldrb	r3, [r7, #23]
 81027de:	2b00      	cmp	r3, #0
 81027e0:	d10a      	bne.n	81027f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81027e2:	4b3c      	ldr	r3, [pc, #240]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81027e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81027e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 81027ea:	687b      	ldr	r3, [r7, #4]
 81027ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81027f0:	4938      	ldr	r1, [pc, #224]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81027f2:	4313      	orrs	r3, r2
 81027f4:	658b      	str	r3, [r1, #88]	; 0x58
 81027f6:	e001      	b.n	81027fc <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027f8:	7dfb      	ldrb	r3, [r7, #23]
 81027fa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81027fc:	687b      	ldr	r3, [r7, #4]
 81027fe:	681b      	ldr	r3, [r3, #0]
 8102800:	f003 0308 	and.w	r3, r3, #8
 8102804:	2b00      	cmp	r3, #0
 8102806:	d01a      	beq.n	810283e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8102808:	687b      	ldr	r3, [r7, #4]
 810280a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 810280e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102812:	d10a      	bne.n	810282a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102814:	687b      	ldr	r3, [r7, #4]
 8102816:	3324      	adds	r3, #36	; 0x24
 8102818:	2102      	movs	r1, #2
 810281a:	4618      	mov	r0, r3
 810281c:	f000 fa3c 	bl	8102c98 <RCCEx_PLL3_Config>
 8102820:	4603      	mov	r3, r0
 8102822:	2b00      	cmp	r3, #0
 8102824:	d001      	beq.n	810282a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8102826:	2301      	movs	r3, #1
 8102828:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 810282a:	4b2a      	ldr	r3, [pc, #168]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810282c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810282e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8102832:	687b      	ldr	r3, [r7, #4]
 8102834:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102838:	4926      	ldr	r1, [pc, #152]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810283a:	4313      	orrs	r3, r2
 810283c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810283e:	687b      	ldr	r3, [r7, #4]
 8102840:	681b      	ldr	r3, [r3, #0]
 8102842:	f003 0310 	and.w	r3, r3, #16
 8102846:	2b00      	cmp	r3, #0
 8102848:	d01a      	beq.n	8102880 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 810284a:	687b      	ldr	r3, [r7, #4]
 810284c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102854:	d10a      	bne.n	810286c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102856:	687b      	ldr	r3, [r7, #4]
 8102858:	3324      	adds	r3, #36	; 0x24
 810285a:	2102      	movs	r1, #2
 810285c:	4618      	mov	r0, r3
 810285e:	f000 fa1b 	bl	8102c98 <RCCEx_PLL3_Config>
 8102862:	4603      	mov	r3, r0
 8102864:	2b00      	cmp	r3, #0
 8102866:	d001      	beq.n	810286c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8102868:	2301      	movs	r3, #1
 810286a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810286c:	4b19      	ldr	r3, [pc, #100]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102870:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102874:	687b      	ldr	r3, [r7, #4]
 8102876:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 810287a:	4916      	ldr	r1, [pc, #88]	; (81028d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810287c:	4313      	orrs	r3, r2
 810287e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102880:	687b      	ldr	r3, [r7, #4]
 8102882:	681b      	ldr	r3, [r3, #0]
 8102884:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8102888:	2b00      	cmp	r3, #0
 810288a:	d036      	beq.n	81028fa <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 810288c:	687b      	ldr	r3, [r7, #4]
 810288e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102892:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102896:	d01f      	beq.n	81028d8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8102898:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810289c:	d817      	bhi.n	81028ce <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 810289e:	2b00      	cmp	r3, #0
 81028a0:	d003      	beq.n	81028aa <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 81028a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81028a6:	d009      	beq.n	81028bc <HAL_RCCEx_PeriphCLKConfig+0xc08>
 81028a8:	e011      	b.n	81028ce <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81028aa:	687b      	ldr	r3, [r7, #4]
 81028ac:	3304      	adds	r3, #4
 81028ae:	2100      	movs	r1, #0
 81028b0:	4618      	mov	r0, r3
 81028b2:	f000 f93f 	bl	8102b34 <RCCEx_PLL2_Config>
 81028b6:	4603      	mov	r3, r0
 81028b8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81028ba:	e00e      	b.n	81028da <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81028bc:	687b      	ldr	r3, [r7, #4]
 81028be:	3324      	adds	r3, #36	; 0x24
 81028c0:	2102      	movs	r1, #2
 81028c2:	4618      	mov	r0, r3
 81028c4:	f000 f9e8 	bl	8102c98 <RCCEx_PLL3_Config>
 81028c8:	4603      	mov	r3, r0
 81028ca:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81028cc:	e005      	b.n	81028da <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81028ce:	2301      	movs	r3, #1
 81028d0:	75fb      	strb	r3, [r7, #23]
      break;
 81028d2:	e002      	b.n	81028da <HAL_RCCEx_PeriphCLKConfig+0xc26>
 81028d4:	58024400 	.word	0x58024400
      break;
 81028d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81028da:	7dfb      	ldrb	r3, [r7, #23]
 81028dc:	2b00      	cmp	r3, #0
 81028de:	d10a      	bne.n	81028f6 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81028e0:	4b93      	ldr	r3, [pc, #588]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81028e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81028e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 81028e8:	687b      	ldr	r3, [r7, #4]
 81028ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81028ee:	4990      	ldr	r1, [pc, #576]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81028f0:	4313      	orrs	r3, r2
 81028f2:	658b      	str	r3, [r1, #88]	; 0x58
 81028f4:	e001      	b.n	81028fa <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81028f6:	7dfb      	ldrb	r3, [r7, #23]
 81028f8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81028fa:	687b      	ldr	r3, [r7, #4]
 81028fc:	681b      	ldr	r3, [r3, #0]
 81028fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102902:	2b00      	cmp	r3, #0
 8102904:	d033      	beq.n	810296e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8102906:	687b      	ldr	r3, [r7, #4]
 8102908:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810290c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102910:	d01c      	beq.n	810294c <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8102912:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102916:	d816      	bhi.n	8102946 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8102918:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810291c:	d003      	beq.n	8102926 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 810291e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102922:	d007      	beq.n	8102934 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8102924:	e00f      	b.n	8102946 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102926:	4b82      	ldr	r3, [pc, #520]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810292a:	4a81      	ldr	r2, [pc, #516]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810292c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102930:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8102932:	e00c      	b.n	810294e <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102934:	687b      	ldr	r3, [r7, #4]
 8102936:	3324      	adds	r3, #36	; 0x24
 8102938:	2101      	movs	r1, #1
 810293a:	4618      	mov	r0, r3
 810293c:	f000 f9ac 	bl	8102c98 <RCCEx_PLL3_Config>
 8102940:	4603      	mov	r3, r0
 8102942:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8102944:	e003      	b.n	810294e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102946:	2301      	movs	r3, #1
 8102948:	75fb      	strb	r3, [r7, #23]
      break;
 810294a:	e000      	b.n	810294e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 810294c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810294e:	7dfb      	ldrb	r3, [r7, #23]
 8102950:	2b00      	cmp	r3, #0
 8102952:	d10a      	bne.n	810296a <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8102954:	4b76      	ldr	r3, [pc, #472]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102958:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 810295c:	687b      	ldr	r3, [r7, #4]
 810295e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102962:	4973      	ldr	r1, [pc, #460]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102964:	4313      	orrs	r3, r2
 8102966:	654b      	str	r3, [r1, #84]	; 0x54
 8102968:	e001      	b.n	810296e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810296a:	7dfb      	ldrb	r3, [r7, #23]
 810296c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810296e:	687b      	ldr	r3, [r7, #4]
 8102970:	681b      	ldr	r3, [r3, #0]
 8102972:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102976:	2b00      	cmp	r3, #0
 8102978:	d029      	beq.n	81029ce <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 810297a:	687b      	ldr	r3, [r7, #4]
 810297c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810297e:	2b00      	cmp	r3, #0
 8102980:	d003      	beq.n	810298a <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8102982:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102986:	d007      	beq.n	8102998 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8102988:	e00f      	b.n	81029aa <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810298a:	4b69      	ldr	r3, [pc, #420]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810298c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810298e:	4a68      	ldr	r2, [pc, #416]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102990:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102994:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102996:	e00b      	b.n	81029b0 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102998:	687b      	ldr	r3, [r7, #4]
 810299a:	3304      	adds	r3, #4
 810299c:	2102      	movs	r1, #2
 810299e:	4618      	mov	r0, r3
 81029a0:	f000 f8c8 	bl	8102b34 <RCCEx_PLL2_Config>
 81029a4:	4603      	mov	r3, r0
 81029a6:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81029a8:	e002      	b.n	81029b0 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 81029aa:	2301      	movs	r3, #1
 81029ac:	75fb      	strb	r3, [r7, #23]
      break;
 81029ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 81029b0:	7dfb      	ldrb	r3, [r7, #23]
 81029b2:	2b00      	cmp	r3, #0
 81029b4:	d109      	bne.n	81029ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81029b6:	4b5e      	ldr	r3, [pc, #376]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81029b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81029ba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 81029be:	687b      	ldr	r3, [r7, #4]
 81029c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81029c2:	495b      	ldr	r1, [pc, #364]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81029c4:	4313      	orrs	r3, r2
 81029c6:	64cb      	str	r3, [r1, #76]	; 0x4c
 81029c8:	e001      	b.n	81029ce <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029ca:	7dfb      	ldrb	r3, [r7, #23]
 81029cc:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81029ce:	687b      	ldr	r3, [r7, #4]
 81029d0:	681b      	ldr	r3, [r3, #0]
 81029d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81029d6:	2b00      	cmp	r3, #0
 81029d8:	d00a      	beq.n	81029f0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 81029da:	687b      	ldr	r3, [r7, #4]
 81029dc:	3324      	adds	r3, #36	; 0x24
 81029de:	2102      	movs	r1, #2
 81029e0:	4618      	mov	r0, r3
 81029e2:	f000 f959 	bl	8102c98 <RCCEx_PLL3_Config>
 81029e6:	4603      	mov	r3, r0
 81029e8:	2b00      	cmp	r3, #0
 81029ea:	d001      	beq.n	81029f0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 81029ec:	2301      	movs	r3, #1
 81029ee:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81029f0:	687b      	ldr	r3, [r7, #4]
 81029f2:	681b      	ldr	r3, [r3, #0]
 81029f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81029f8:	2b00      	cmp	r3, #0
 81029fa:	d030      	beq.n	8102a5e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 81029fc:	687b      	ldr	r3, [r7, #4]
 81029fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102a00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102a04:	d017      	beq.n	8102a36 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8102a06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102a0a:	d811      	bhi.n	8102a30 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8102a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8102a10:	d013      	beq.n	8102a3a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8102a12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8102a16:	d80b      	bhi.n	8102a30 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8102a18:	2b00      	cmp	r3, #0
 8102a1a:	d010      	beq.n	8102a3e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8102a1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102a20:	d106      	bne.n	8102a30 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102a22:	4b43      	ldr	r3, [pc, #268]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102a26:	4a42      	ldr	r2, [pc, #264]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102a2c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8102a2e:	e007      	b.n	8102a40 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102a30:	2301      	movs	r3, #1
 8102a32:	75fb      	strb	r3, [r7, #23]
      break;
 8102a34:	e004      	b.n	8102a40 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102a36:	bf00      	nop
 8102a38:	e002      	b.n	8102a40 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102a3a:	bf00      	nop
 8102a3c:	e000      	b.n	8102a40 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102a3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102a40:	7dfb      	ldrb	r3, [r7, #23]
 8102a42:	2b00      	cmp	r3, #0
 8102a44:	d109      	bne.n	8102a5a <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102a46:	4b3a      	ldr	r3, [pc, #232]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102a4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102a4e:	687b      	ldr	r3, [r7, #4]
 8102a50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102a52:	4937      	ldr	r1, [pc, #220]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a54:	4313      	orrs	r3, r2
 8102a56:	654b      	str	r3, [r1, #84]	; 0x54
 8102a58:	e001      	b.n	8102a5e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a5a:	7dfb      	ldrb	r3, [r7, #23]
 8102a5c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8102a5e:	687b      	ldr	r3, [r7, #4]
 8102a60:	681b      	ldr	r3, [r3, #0]
 8102a62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102a66:	2b00      	cmp	r3, #0
 8102a68:	d008      	beq.n	8102a7c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102a6a:	4b31      	ldr	r3, [pc, #196]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102a6e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102a72:	687b      	ldr	r3, [r7, #4]
 8102a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102a76:	492e      	ldr	r1, [pc, #184]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a78:	4313      	orrs	r3, r2
 8102a7a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102a7c:	687b      	ldr	r3, [r7, #4]
 8102a7e:	681b      	ldr	r3, [r3, #0]
 8102a80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102a84:	2b00      	cmp	r3, #0
 8102a86:	d009      	beq.n	8102a9c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102a88:	4b29      	ldr	r3, [pc, #164]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a8a:	691b      	ldr	r3, [r3, #16]
 8102a8c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8102a90:	687b      	ldr	r3, [r7, #4]
 8102a92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8102a96:	4926      	ldr	r1, [pc, #152]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a98:	4313      	orrs	r3, r2
 8102a9a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102a9c:	687b      	ldr	r3, [r7, #4]
 8102a9e:	681b      	ldr	r3, [r3, #0]
 8102aa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102aa4:	2b00      	cmp	r3, #0
 8102aa6:	d008      	beq.n	8102aba <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102aa8:	4b21      	ldr	r3, [pc, #132]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102aaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102aac:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8102ab0:	687b      	ldr	r3, [r7, #4]
 8102ab2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102ab4:	491e      	ldr	r1, [pc, #120]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ab6:	4313      	orrs	r3, r2
 8102ab8:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102aba:	687b      	ldr	r3, [r7, #4]
 8102abc:	681b      	ldr	r3, [r3, #0]
 8102abe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8102ac2:	2b00      	cmp	r3, #0
 8102ac4:	d00d      	beq.n	8102ae2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8102ac6:	4b1a      	ldr	r3, [pc, #104]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ac8:	691b      	ldr	r3, [r3, #16]
 8102aca:	4a19      	ldr	r2, [pc, #100]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102acc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8102ad0:	6113      	str	r3, [r2, #16]
 8102ad2:	4b17      	ldr	r3, [pc, #92]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ad4:	691a      	ldr	r2, [r3, #16]
 8102ad6:	687b      	ldr	r3, [r7, #4]
 8102ad8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8102adc:	4914      	ldr	r1, [pc, #80]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ade:	4313      	orrs	r3, r2
 8102ae0:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8102ae2:	687b      	ldr	r3, [r7, #4]
 8102ae4:	681b      	ldr	r3, [r3, #0]
 8102ae6:	2b00      	cmp	r3, #0
 8102ae8:	da08      	bge.n	8102afc <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102aea:	4b11      	ldr	r3, [pc, #68]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102aee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8102af2:	687b      	ldr	r3, [r7, #4]
 8102af4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102af6:	490e      	ldr	r1, [pc, #56]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102af8:	4313      	orrs	r3, r2
 8102afa:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102afc:	687b      	ldr	r3, [r7, #4]
 8102afe:	681b      	ldr	r3, [r3, #0]
 8102b00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8102b04:	2b00      	cmp	r3, #0
 8102b06:	d009      	beq.n	8102b1c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8102b08:	4b09      	ldr	r3, [pc, #36]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b0c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8102b16:	4906      	ldr	r1, [pc, #24]	; (8102b30 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b18:	4313      	orrs	r3, r2
 8102b1a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8102b1c:	7dbb      	ldrb	r3, [r7, #22]
 8102b1e:	2b00      	cmp	r3, #0
 8102b20:	d101      	bne.n	8102b26 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8102b22:	2300      	movs	r3, #0
 8102b24:	e000      	b.n	8102b28 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8102b26:	2301      	movs	r3, #1
}
 8102b28:	4618      	mov	r0, r3
 8102b2a:	3718      	adds	r7, #24
 8102b2c:	46bd      	mov	sp, r7
 8102b2e:	bd80      	pop	{r7, pc}
 8102b30:	58024400 	.word	0x58024400

08102b34 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8102b34:	b580      	push	{r7, lr}
 8102b36:	b084      	sub	sp, #16
 8102b38:	af00      	add	r7, sp, #0
 8102b3a:	6078      	str	r0, [r7, #4]
 8102b3c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8102b3e:	2300      	movs	r3, #0
 8102b40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8102b42:	4b54      	ldr	r3, [pc, #336]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102b46:	f003 0303 	and.w	r3, r3, #3
 8102b4a:	2b03      	cmp	r3, #3
 8102b4c:	d101      	bne.n	8102b52 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8102b4e:	2301      	movs	r3, #1
 8102b50:	e09b      	b.n	8102c8a <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8102b52:	4b50      	ldr	r3, [pc, #320]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102b54:	681b      	ldr	r3, [r3, #0]
 8102b56:	4a4f      	ldr	r2, [pc, #316]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102b58:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8102b5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102b5e:	f7fe f9a7 	bl	8100eb0 <HAL_GetTick>
 8102b62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8102b64:	e008      	b.n	8102b78 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8102b66:	f7fe f9a3 	bl	8100eb0 <HAL_GetTick>
 8102b6a:	4602      	mov	r2, r0
 8102b6c:	68bb      	ldr	r3, [r7, #8]
 8102b6e:	1ad3      	subs	r3, r2, r3
 8102b70:	2b02      	cmp	r3, #2
 8102b72:	d901      	bls.n	8102b78 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8102b74:	2303      	movs	r3, #3
 8102b76:	e088      	b.n	8102c8a <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8102b78:	4b46      	ldr	r3, [pc, #280]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102b7a:	681b      	ldr	r3, [r3, #0]
 8102b7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102b80:	2b00      	cmp	r3, #0
 8102b82:	d1f0      	bne.n	8102b66 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8102b84:	4b43      	ldr	r3, [pc, #268]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102b88:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8102b8c:	687b      	ldr	r3, [r7, #4]
 8102b8e:	681b      	ldr	r3, [r3, #0]
 8102b90:	031b      	lsls	r3, r3, #12
 8102b92:	4940      	ldr	r1, [pc, #256]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102b94:	4313      	orrs	r3, r2
 8102b96:	628b      	str	r3, [r1, #40]	; 0x28
 8102b98:	687b      	ldr	r3, [r7, #4]
 8102b9a:	685b      	ldr	r3, [r3, #4]
 8102b9c:	3b01      	subs	r3, #1
 8102b9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8102ba2:	687b      	ldr	r3, [r7, #4]
 8102ba4:	689b      	ldr	r3, [r3, #8]
 8102ba6:	3b01      	subs	r3, #1
 8102ba8:	025b      	lsls	r3, r3, #9
 8102baa:	b29b      	uxth	r3, r3
 8102bac:	431a      	orrs	r2, r3
 8102bae:	687b      	ldr	r3, [r7, #4]
 8102bb0:	68db      	ldr	r3, [r3, #12]
 8102bb2:	3b01      	subs	r3, #1
 8102bb4:	041b      	lsls	r3, r3, #16
 8102bb6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8102bba:	431a      	orrs	r2, r3
 8102bbc:	687b      	ldr	r3, [r7, #4]
 8102bbe:	691b      	ldr	r3, [r3, #16]
 8102bc0:	3b01      	subs	r3, #1
 8102bc2:	061b      	lsls	r3, r3, #24
 8102bc4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8102bc8:	4932      	ldr	r1, [pc, #200]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102bca:	4313      	orrs	r3, r2
 8102bcc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8102bce:	4b31      	ldr	r3, [pc, #196]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102bd2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8102bd6:	687b      	ldr	r3, [r7, #4]
 8102bd8:	695b      	ldr	r3, [r3, #20]
 8102bda:	492e      	ldr	r1, [pc, #184]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102bdc:	4313      	orrs	r3, r2
 8102bde:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8102be0:	4b2c      	ldr	r3, [pc, #176]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102be4:	f023 0220 	bic.w	r2, r3, #32
 8102be8:	687b      	ldr	r3, [r7, #4]
 8102bea:	699b      	ldr	r3, [r3, #24]
 8102bec:	4929      	ldr	r1, [pc, #164]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102bee:	4313      	orrs	r3, r2
 8102bf0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8102bf2:	4b28      	ldr	r3, [pc, #160]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102bf6:	4a27      	ldr	r2, [pc, #156]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102bf8:	f023 0310 	bic.w	r3, r3, #16
 8102bfc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8102bfe:	4b25      	ldr	r3, [pc, #148]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102c02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102c06:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8102c0a:	687a      	ldr	r2, [r7, #4]
 8102c0c:	69d2      	ldr	r2, [r2, #28]
 8102c0e:	00d2      	lsls	r2, r2, #3
 8102c10:	4920      	ldr	r1, [pc, #128]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c12:	4313      	orrs	r3, r2
 8102c14:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8102c16:	4b1f      	ldr	r3, [pc, #124]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102c1a:	4a1e      	ldr	r2, [pc, #120]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c1c:	f043 0310 	orr.w	r3, r3, #16
 8102c20:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8102c22:	683b      	ldr	r3, [r7, #0]
 8102c24:	2b00      	cmp	r3, #0
 8102c26:	d106      	bne.n	8102c36 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8102c28:	4b1a      	ldr	r3, [pc, #104]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102c2c:	4a19      	ldr	r2, [pc, #100]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8102c32:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102c34:	e00f      	b.n	8102c56 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8102c36:	683b      	ldr	r3, [r7, #0]
 8102c38:	2b01      	cmp	r3, #1
 8102c3a:	d106      	bne.n	8102c4a <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8102c3c:	4b15      	ldr	r3, [pc, #84]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102c40:	4a14      	ldr	r2, [pc, #80]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8102c46:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102c48:	e005      	b.n	8102c56 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8102c4a:	4b12      	ldr	r3, [pc, #72]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102c4e:	4a11      	ldr	r2, [pc, #68]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8102c54:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8102c56:	4b0f      	ldr	r3, [pc, #60]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c58:	681b      	ldr	r3, [r3, #0]
 8102c5a:	4a0e      	ldr	r2, [pc, #56]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c5c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8102c60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102c62:	f7fe f925 	bl	8100eb0 <HAL_GetTick>
 8102c66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8102c68:	e008      	b.n	8102c7c <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8102c6a:	f7fe f921 	bl	8100eb0 <HAL_GetTick>
 8102c6e:	4602      	mov	r2, r0
 8102c70:	68bb      	ldr	r3, [r7, #8]
 8102c72:	1ad3      	subs	r3, r2, r3
 8102c74:	2b02      	cmp	r3, #2
 8102c76:	d901      	bls.n	8102c7c <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8102c78:	2303      	movs	r3, #3
 8102c7a:	e006      	b.n	8102c8a <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8102c7c:	4b05      	ldr	r3, [pc, #20]	; (8102c94 <RCCEx_PLL2_Config+0x160>)
 8102c7e:	681b      	ldr	r3, [r3, #0]
 8102c80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102c84:	2b00      	cmp	r3, #0
 8102c86:	d0f0      	beq.n	8102c6a <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8102c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8102c8a:	4618      	mov	r0, r3
 8102c8c:	3710      	adds	r7, #16
 8102c8e:	46bd      	mov	sp, r7
 8102c90:	bd80      	pop	{r7, pc}
 8102c92:	bf00      	nop
 8102c94:	58024400 	.word	0x58024400

08102c98 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8102c98:	b580      	push	{r7, lr}
 8102c9a:	b084      	sub	sp, #16
 8102c9c:	af00      	add	r7, sp, #0
 8102c9e:	6078      	str	r0, [r7, #4]
 8102ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8102ca2:	2300      	movs	r3, #0
 8102ca4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8102ca6:	4b54      	ldr	r3, [pc, #336]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102caa:	f003 0303 	and.w	r3, r3, #3
 8102cae:	2b03      	cmp	r3, #3
 8102cb0:	d101      	bne.n	8102cb6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8102cb2:	2301      	movs	r3, #1
 8102cb4:	e09b      	b.n	8102dee <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8102cb6:	4b50      	ldr	r3, [pc, #320]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102cb8:	681b      	ldr	r3, [r3, #0]
 8102cba:	4a4f      	ldr	r2, [pc, #316]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102cbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8102cc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102cc2:	f7fe f8f5 	bl	8100eb0 <HAL_GetTick>
 8102cc6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8102cc8:	e008      	b.n	8102cdc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8102cca:	f7fe f8f1 	bl	8100eb0 <HAL_GetTick>
 8102cce:	4602      	mov	r2, r0
 8102cd0:	68bb      	ldr	r3, [r7, #8]
 8102cd2:	1ad3      	subs	r3, r2, r3
 8102cd4:	2b02      	cmp	r3, #2
 8102cd6:	d901      	bls.n	8102cdc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8102cd8:	2303      	movs	r3, #3
 8102cda:	e088      	b.n	8102dee <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8102cdc:	4b46      	ldr	r3, [pc, #280]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102cde:	681b      	ldr	r3, [r3, #0]
 8102ce0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102ce4:	2b00      	cmp	r3, #0
 8102ce6:	d1f0      	bne.n	8102cca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8102ce8:	4b43      	ldr	r3, [pc, #268]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102cec:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8102cf0:	687b      	ldr	r3, [r7, #4]
 8102cf2:	681b      	ldr	r3, [r3, #0]
 8102cf4:	051b      	lsls	r3, r3, #20
 8102cf6:	4940      	ldr	r1, [pc, #256]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102cf8:	4313      	orrs	r3, r2
 8102cfa:	628b      	str	r3, [r1, #40]	; 0x28
 8102cfc:	687b      	ldr	r3, [r7, #4]
 8102cfe:	685b      	ldr	r3, [r3, #4]
 8102d00:	3b01      	subs	r3, #1
 8102d02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8102d06:	687b      	ldr	r3, [r7, #4]
 8102d08:	689b      	ldr	r3, [r3, #8]
 8102d0a:	3b01      	subs	r3, #1
 8102d0c:	025b      	lsls	r3, r3, #9
 8102d0e:	b29b      	uxth	r3, r3
 8102d10:	431a      	orrs	r2, r3
 8102d12:	687b      	ldr	r3, [r7, #4]
 8102d14:	68db      	ldr	r3, [r3, #12]
 8102d16:	3b01      	subs	r3, #1
 8102d18:	041b      	lsls	r3, r3, #16
 8102d1a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8102d1e:	431a      	orrs	r2, r3
 8102d20:	687b      	ldr	r3, [r7, #4]
 8102d22:	691b      	ldr	r3, [r3, #16]
 8102d24:	3b01      	subs	r3, #1
 8102d26:	061b      	lsls	r3, r3, #24
 8102d28:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8102d2c:	4932      	ldr	r1, [pc, #200]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d2e:	4313      	orrs	r3, r2
 8102d30:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8102d32:	4b31      	ldr	r3, [pc, #196]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102d36:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8102d3a:	687b      	ldr	r3, [r7, #4]
 8102d3c:	695b      	ldr	r3, [r3, #20]
 8102d3e:	492e      	ldr	r1, [pc, #184]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d40:	4313      	orrs	r3, r2
 8102d42:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8102d44:	4b2c      	ldr	r3, [pc, #176]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102d48:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8102d4c:	687b      	ldr	r3, [r7, #4]
 8102d4e:	699b      	ldr	r3, [r3, #24]
 8102d50:	4929      	ldr	r1, [pc, #164]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d52:	4313      	orrs	r3, r2
 8102d54:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8102d56:	4b28      	ldr	r3, [pc, #160]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102d5a:	4a27      	ldr	r2, [pc, #156]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8102d60:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8102d62:	4b25      	ldr	r3, [pc, #148]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102d66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102d6a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8102d6e:	687a      	ldr	r2, [r7, #4]
 8102d70:	69d2      	ldr	r2, [r2, #28]
 8102d72:	00d2      	lsls	r2, r2, #3
 8102d74:	4920      	ldr	r1, [pc, #128]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d76:	4313      	orrs	r3, r2
 8102d78:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8102d7a:	4b1f      	ldr	r3, [pc, #124]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102d7e:	4a1e      	ldr	r2, [pc, #120]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8102d84:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8102d86:	683b      	ldr	r3, [r7, #0]
 8102d88:	2b00      	cmp	r3, #0
 8102d8a:	d106      	bne.n	8102d9a <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8102d8c:	4b1a      	ldr	r3, [pc, #104]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102d90:	4a19      	ldr	r2, [pc, #100]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102d92:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8102d96:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102d98:	e00f      	b.n	8102dba <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8102d9a:	683b      	ldr	r3, [r7, #0]
 8102d9c:	2b01      	cmp	r3, #1
 8102d9e:	d106      	bne.n	8102dae <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8102da0:	4b15      	ldr	r3, [pc, #84]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102da4:	4a14      	ldr	r2, [pc, #80]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102da6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8102daa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102dac:	e005      	b.n	8102dba <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8102dae:	4b12      	ldr	r3, [pc, #72]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102db2:	4a11      	ldr	r2, [pc, #68]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102db4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8102db8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8102dba:	4b0f      	ldr	r3, [pc, #60]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102dbc:	681b      	ldr	r3, [r3, #0]
 8102dbe:	4a0e      	ldr	r2, [pc, #56]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8102dc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102dc6:	f7fe f873 	bl	8100eb0 <HAL_GetTick>
 8102dca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8102dcc:	e008      	b.n	8102de0 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8102dce:	f7fe f86f 	bl	8100eb0 <HAL_GetTick>
 8102dd2:	4602      	mov	r2, r0
 8102dd4:	68bb      	ldr	r3, [r7, #8]
 8102dd6:	1ad3      	subs	r3, r2, r3
 8102dd8:	2b02      	cmp	r3, #2
 8102dda:	d901      	bls.n	8102de0 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8102ddc:	2303      	movs	r3, #3
 8102dde:	e006      	b.n	8102dee <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8102de0:	4b05      	ldr	r3, [pc, #20]	; (8102df8 <RCCEx_PLL3_Config+0x160>)
 8102de2:	681b      	ldr	r3, [r3, #0]
 8102de4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102de8:	2b00      	cmp	r3, #0
 8102dea:	d0f0      	beq.n	8102dce <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8102dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8102dee:	4618      	mov	r0, r3
 8102df0:	3710      	adds	r7, #16
 8102df2:	46bd      	mov	sp, r7
 8102df4:	bd80      	pop	{r7, pc}
 8102df6:	bf00      	nop
 8102df8:	58024400 	.word	0x58024400

08102dfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8102dfc:	b580      	push	{r7, lr}
 8102dfe:	b082      	sub	sp, #8
 8102e00:	af00      	add	r7, sp, #0
 8102e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8102e04:	687b      	ldr	r3, [r7, #4]
 8102e06:	2b00      	cmp	r3, #0
 8102e08:	d101      	bne.n	8102e0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8102e0a:	2301      	movs	r3, #1
 8102e0c:	e049      	b.n	8102ea2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8102e0e:	687b      	ldr	r3, [r7, #4]
 8102e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8102e14:	b2db      	uxtb	r3, r3
 8102e16:	2b00      	cmp	r3, #0
 8102e18:	d106      	bne.n	8102e28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8102e1a:	687b      	ldr	r3, [r7, #4]
 8102e1c:	2200      	movs	r2, #0
 8102e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8102e22:	6878      	ldr	r0, [r7, #4]
 8102e24:	f000 f841 	bl	8102eaa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8102e28:	687b      	ldr	r3, [r7, #4]
 8102e2a:	2202      	movs	r2, #2
 8102e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8102e30:	687b      	ldr	r3, [r7, #4]
 8102e32:	681a      	ldr	r2, [r3, #0]
 8102e34:	687b      	ldr	r3, [r7, #4]
 8102e36:	3304      	adds	r3, #4
 8102e38:	4619      	mov	r1, r3
 8102e3a:	4610      	mov	r0, r2
 8102e3c:	f000 fb5e 	bl	81034fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8102e40:	687b      	ldr	r3, [r7, #4]
 8102e42:	2201      	movs	r2, #1
 8102e44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8102e48:	687b      	ldr	r3, [r7, #4]
 8102e4a:	2201      	movs	r2, #1
 8102e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8102e50:	687b      	ldr	r3, [r7, #4]
 8102e52:	2201      	movs	r2, #1
 8102e54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8102e58:	687b      	ldr	r3, [r7, #4]
 8102e5a:	2201      	movs	r2, #1
 8102e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8102e60:	687b      	ldr	r3, [r7, #4]
 8102e62:	2201      	movs	r2, #1
 8102e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8102e68:	687b      	ldr	r3, [r7, #4]
 8102e6a:	2201      	movs	r2, #1
 8102e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8102e70:	687b      	ldr	r3, [r7, #4]
 8102e72:	2201      	movs	r2, #1
 8102e74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8102e78:	687b      	ldr	r3, [r7, #4]
 8102e7a:	2201      	movs	r2, #1
 8102e7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8102e80:	687b      	ldr	r3, [r7, #4]
 8102e82:	2201      	movs	r2, #1
 8102e84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8102e88:	687b      	ldr	r3, [r7, #4]
 8102e8a:	2201      	movs	r2, #1
 8102e8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8102e90:	687b      	ldr	r3, [r7, #4]
 8102e92:	2201      	movs	r2, #1
 8102e94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8102e98:	687b      	ldr	r3, [r7, #4]
 8102e9a:	2201      	movs	r2, #1
 8102e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8102ea0:	2300      	movs	r3, #0
}
 8102ea2:	4618      	mov	r0, r3
 8102ea4:	3708      	adds	r7, #8
 8102ea6:	46bd      	mov	sp, r7
 8102ea8:	bd80      	pop	{r7, pc}

08102eaa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8102eaa:	b480      	push	{r7}
 8102eac:	b083      	sub	sp, #12
 8102eae:	af00      	add	r7, sp, #0
 8102eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8102eb2:	bf00      	nop
 8102eb4:	370c      	adds	r7, #12
 8102eb6:	46bd      	mov	sp, r7
 8102eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ebc:	4770      	bx	lr
	...

08102ec0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8102ec0:	b480      	push	{r7}
 8102ec2:	b085      	sub	sp, #20
 8102ec4:	af00      	add	r7, sp, #0
 8102ec6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8102ec8:	687b      	ldr	r3, [r7, #4]
 8102eca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8102ece:	b2db      	uxtb	r3, r3
 8102ed0:	2b01      	cmp	r3, #1
 8102ed2:	d001      	beq.n	8102ed8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8102ed4:	2301      	movs	r3, #1
 8102ed6:	e04f      	b.n	8102f78 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8102ed8:	687b      	ldr	r3, [r7, #4]
 8102eda:	2202      	movs	r2, #2
 8102edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8102ee0:	687b      	ldr	r3, [r7, #4]
 8102ee2:	681b      	ldr	r3, [r3, #0]
 8102ee4:	68da      	ldr	r2, [r3, #12]
 8102ee6:	687b      	ldr	r3, [r7, #4]
 8102ee8:	681b      	ldr	r3, [r3, #0]
 8102eea:	f042 0201 	orr.w	r2, r2, #1
 8102eee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8102ef0:	687b      	ldr	r3, [r7, #4]
 8102ef2:	681b      	ldr	r3, [r3, #0]
 8102ef4:	4a23      	ldr	r2, [pc, #140]	; (8102f84 <HAL_TIM_Base_Start_IT+0xc4>)
 8102ef6:	4293      	cmp	r3, r2
 8102ef8:	d01d      	beq.n	8102f36 <HAL_TIM_Base_Start_IT+0x76>
 8102efa:	687b      	ldr	r3, [r7, #4]
 8102efc:	681b      	ldr	r3, [r3, #0]
 8102efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102f02:	d018      	beq.n	8102f36 <HAL_TIM_Base_Start_IT+0x76>
 8102f04:	687b      	ldr	r3, [r7, #4]
 8102f06:	681b      	ldr	r3, [r3, #0]
 8102f08:	4a1f      	ldr	r2, [pc, #124]	; (8102f88 <HAL_TIM_Base_Start_IT+0xc8>)
 8102f0a:	4293      	cmp	r3, r2
 8102f0c:	d013      	beq.n	8102f36 <HAL_TIM_Base_Start_IT+0x76>
 8102f0e:	687b      	ldr	r3, [r7, #4]
 8102f10:	681b      	ldr	r3, [r3, #0]
 8102f12:	4a1e      	ldr	r2, [pc, #120]	; (8102f8c <HAL_TIM_Base_Start_IT+0xcc>)
 8102f14:	4293      	cmp	r3, r2
 8102f16:	d00e      	beq.n	8102f36 <HAL_TIM_Base_Start_IT+0x76>
 8102f18:	687b      	ldr	r3, [r7, #4]
 8102f1a:	681b      	ldr	r3, [r3, #0]
 8102f1c:	4a1c      	ldr	r2, [pc, #112]	; (8102f90 <HAL_TIM_Base_Start_IT+0xd0>)
 8102f1e:	4293      	cmp	r3, r2
 8102f20:	d009      	beq.n	8102f36 <HAL_TIM_Base_Start_IT+0x76>
 8102f22:	687b      	ldr	r3, [r7, #4]
 8102f24:	681b      	ldr	r3, [r3, #0]
 8102f26:	4a1b      	ldr	r2, [pc, #108]	; (8102f94 <HAL_TIM_Base_Start_IT+0xd4>)
 8102f28:	4293      	cmp	r3, r2
 8102f2a:	d004      	beq.n	8102f36 <HAL_TIM_Base_Start_IT+0x76>
 8102f2c:	687b      	ldr	r3, [r7, #4]
 8102f2e:	681b      	ldr	r3, [r3, #0]
 8102f30:	4a19      	ldr	r2, [pc, #100]	; (8102f98 <HAL_TIM_Base_Start_IT+0xd8>)
 8102f32:	4293      	cmp	r3, r2
 8102f34:	d115      	bne.n	8102f62 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8102f36:	687b      	ldr	r3, [r7, #4]
 8102f38:	681b      	ldr	r3, [r3, #0]
 8102f3a:	689a      	ldr	r2, [r3, #8]
 8102f3c:	4b17      	ldr	r3, [pc, #92]	; (8102f9c <HAL_TIM_Base_Start_IT+0xdc>)
 8102f3e:	4013      	ands	r3, r2
 8102f40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8102f42:	68fb      	ldr	r3, [r7, #12]
 8102f44:	2b06      	cmp	r3, #6
 8102f46:	d015      	beq.n	8102f74 <HAL_TIM_Base_Start_IT+0xb4>
 8102f48:	68fb      	ldr	r3, [r7, #12]
 8102f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102f4e:	d011      	beq.n	8102f74 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8102f50:	687b      	ldr	r3, [r7, #4]
 8102f52:	681b      	ldr	r3, [r3, #0]
 8102f54:	681a      	ldr	r2, [r3, #0]
 8102f56:	687b      	ldr	r3, [r7, #4]
 8102f58:	681b      	ldr	r3, [r3, #0]
 8102f5a:	f042 0201 	orr.w	r2, r2, #1
 8102f5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8102f60:	e008      	b.n	8102f74 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8102f62:	687b      	ldr	r3, [r7, #4]
 8102f64:	681b      	ldr	r3, [r3, #0]
 8102f66:	681a      	ldr	r2, [r3, #0]
 8102f68:	687b      	ldr	r3, [r7, #4]
 8102f6a:	681b      	ldr	r3, [r3, #0]
 8102f6c:	f042 0201 	orr.w	r2, r2, #1
 8102f70:	601a      	str	r2, [r3, #0]
 8102f72:	e000      	b.n	8102f76 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8102f74:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8102f76:	2300      	movs	r3, #0
}
 8102f78:	4618      	mov	r0, r3
 8102f7a:	3714      	adds	r7, #20
 8102f7c:	46bd      	mov	sp, r7
 8102f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f82:	4770      	bx	lr
 8102f84:	40010000 	.word	0x40010000
 8102f88:	40000400 	.word	0x40000400
 8102f8c:	40000800 	.word	0x40000800
 8102f90:	40000c00 	.word	0x40000c00
 8102f94:	40010400 	.word	0x40010400
 8102f98:	40001800 	.word	0x40001800
 8102f9c:	00010007 	.word	0x00010007

08102fa0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8102fa0:	b580      	push	{r7, lr}
 8102fa2:	b082      	sub	sp, #8
 8102fa4:	af00      	add	r7, sp, #0
 8102fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8102fa8:	687b      	ldr	r3, [r7, #4]
 8102faa:	2b00      	cmp	r3, #0
 8102fac:	d101      	bne.n	8102fb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8102fae:	2301      	movs	r3, #1
 8102fb0:	e049      	b.n	8103046 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8102fb2:	687b      	ldr	r3, [r7, #4]
 8102fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8102fb8:	b2db      	uxtb	r3, r3
 8102fba:	2b00      	cmp	r3, #0
 8102fbc:	d106      	bne.n	8102fcc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8102fbe:	687b      	ldr	r3, [r7, #4]
 8102fc0:	2200      	movs	r2, #0
 8102fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8102fc6:	6878      	ldr	r0, [r7, #4]
 8102fc8:	f7fd fe56 	bl	8100c78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8102fcc:	687b      	ldr	r3, [r7, #4]
 8102fce:	2202      	movs	r2, #2
 8102fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8102fd4:	687b      	ldr	r3, [r7, #4]
 8102fd6:	681a      	ldr	r2, [r3, #0]
 8102fd8:	687b      	ldr	r3, [r7, #4]
 8102fda:	3304      	adds	r3, #4
 8102fdc:	4619      	mov	r1, r3
 8102fde:	4610      	mov	r0, r2
 8102fe0:	f000 fa8c 	bl	81034fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8102fe4:	687b      	ldr	r3, [r7, #4]
 8102fe6:	2201      	movs	r2, #1
 8102fe8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8102fec:	687b      	ldr	r3, [r7, #4]
 8102fee:	2201      	movs	r2, #1
 8102ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8102ff4:	687b      	ldr	r3, [r7, #4]
 8102ff6:	2201      	movs	r2, #1
 8102ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8102ffc:	687b      	ldr	r3, [r7, #4]
 8102ffe:	2201      	movs	r2, #1
 8103000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8103004:	687b      	ldr	r3, [r7, #4]
 8103006:	2201      	movs	r2, #1
 8103008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810300c:	687b      	ldr	r3, [r7, #4]
 810300e:	2201      	movs	r2, #1
 8103010:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8103014:	687b      	ldr	r3, [r7, #4]
 8103016:	2201      	movs	r2, #1
 8103018:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810301c:	687b      	ldr	r3, [r7, #4]
 810301e:	2201      	movs	r2, #1
 8103020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8103024:	687b      	ldr	r3, [r7, #4]
 8103026:	2201      	movs	r2, #1
 8103028:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810302c:	687b      	ldr	r3, [r7, #4]
 810302e:	2201      	movs	r2, #1
 8103030:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8103034:	687b      	ldr	r3, [r7, #4]
 8103036:	2201      	movs	r2, #1
 8103038:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810303c:	687b      	ldr	r3, [r7, #4]
 810303e:	2201      	movs	r2, #1
 8103040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8103044:	2300      	movs	r3, #0
}
 8103046:	4618      	mov	r0, r3
 8103048:	3708      	adds	r7, #8
 810304a:	46bd      	mov	sp, r7
 810304c:	bd80      	pop	{r7, pc}

0810304e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 810304e:	b580      	push	{r7, lr}
 8103050:	b082      	sub	sp, #8
 8103052:	af00      	add	r7, sp, #0
 8103054:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8103056:	687b      	ldr	r3, [r7, #4]
 8103058:	681b      	ldr	r3, [r3, #0]
 810305a:	691b      	ldr	r3, [r3, #16]
 810305c:	f003 0302 	and.w	r3, r3, #2
 8103060:	2b02      	cmp	r3, #2
 8103062:	d122      	bne.n	81030aa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8103064:	687b      	ldr	r3, [r7, #4]
 8103066:	681b      	ldr	r3, [r3, #0]
 8103068:	68db      	ldr	r3, [r3, #12]
 810306a:	f003 0302 	and.w	r3, r3, #2
 810306e:	2b02      	cmp	r3, #2
 8103070:	d11b      	bne.n	81030aa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8103072:	687b      	ldr	r3, [r7, #4]
 8103074:	681b      	ldr	r3, [r3, #0]
 8103076:	f06f 0202 	mvn.w	r2, #2
 810307a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 810307c:	687b      	ldr	r3, [r7, #4]
 810307e:	2201      	movs	r2, #1
 8103080:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8103082:	687b      	ldr	r3, [r7, #4]
 8103084:	681b      	ldr	r3, [r3, #0]
 8103086:	699b      	ldr	r3, [r3, #24]
 8103088:	f003 0303 	and.w	r3, r3, #3
 810308c:	2b00      	cmp	r3, #0
 810308e:	d003      	beq.n	8103098 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8103090:	6878      	ldr	r0, [r7, #4]
 8103092:	f000 fa15 	bl	81034c0 <HAL_TIM_IC_CaptureCallback>
 8103096:	e005      	b.n	81030a4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8103098:	6878      	ldr	r0, [r7, #4]
 810309a:	f000 fa07 	bl	81034ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 810309e:	6878      	ldr	r0, [r7, #4]
 81030a0:	f000 fa18 	bl	81034d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81030a4:	687b      	ldr	r3, [r7, #4]
 81030a6:	2200      	movs	r2, #0
 81030a8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 81030aa:	687b      	ldr	r3, [r7, #4]
 81030ac:	681b      	ldr	r3, [r3, #0]
 81030ae:	691b      	ldr	r3, [r3, #16]
 81030b0:	f003 0304 	and.w	r3, r3, #4
 81030b4:	2b04      	cmp	r3, #4
 81030b6:	d122      	bne.n	81030fe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 81030b8:	687b      	ldr	r3, [r7, #4]
 81030ba:	681b      	ldr	r3, [r3, #0]
 81030bc:	68db      	ldr	r3, [r3, #12]
 81030be:	f003 0304 	and.w	r3, r3, #4
 81030c2:	2b04      	cmp	r3, #4
 81030c4:	d11b      	bne.n	81030fe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 81030c6:	687b      	ldr	r3, [r7, #4]
 81030c8:	681b      	ldr	r3, [r3, #0]
 81030ca:	f06f 0204 	mvn.w	r2, #4
 81030ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81030d0:	687b      	ldr	r3, [r7, #4]
 81030d2:	2202      	movs	r2, #2
 81030d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81030d6:	687b      	ldr	r3, [r7, #4]
 81030d8:	681b      	ldr	r3, [r3, #0]
 81030da:	699b      	ldr	r3, [r3, #24]
 81030dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81030e0:	2b00      	cmp	r3, #0
 81030e2:	d003      	beq.n	81030ec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81030e4:	6878      	ldr	r0, [r7, #4]
 81030e6:	f000 f9eb 	bl	81034c0 <HAL_TIM_IC_CaptureCallback>
 81030ea:	e005      	b.n	81030f8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81030ec:	6878      	ldr	r0, [r7, #4]
 81030ee:	f000 f9dd 	bl	81034ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81030f2:	6878      	ldr	r0, [r7, #4]
 81030f4:	f000 f9ee 	bl	81034d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81030f8:	687b      	ldr	r3, [r7, #4]
 81030fa:	2200      	movs	r2, #0
 81030fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 81030fe:	687b      	ldr	r3, [r7, #4]
 8103100:	681b      	ldr	r3, [r3, #0]
 8103102:	691b      	ldr	r3, [r3, #16]
 8103104:	f003 0308 	and.w	r3, r3, #8
 8103108:	2b08      	cmp	r3, #8
 810310a:	d122      	bne.n	8103152 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 810310c:	687b      	ldr	r3, [r7, #4]
 810310e:	681b      	ldr	r3, [r3, #0]
 8103110:	68db      	ldr	r3, [r3, #12]
 8103112:	f003 0308 	and.w	r3, r3, #8
 8103116:	2b08      	cmp	r3, #8
 8103118:	d11b      	bne.n	8103152 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 810311a:	687b      	ldr	r3, [r7, #4]
 810311c:	681b      	ldr	r3, [r3, #0]
 810311e:	f06f 0208 	mvn.w	r2, #8
 8103122:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8103124:	687b      	ldr	r3, [r7, #4]
 8103126:	2204      	movs	r2, #4
 8103128:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 810312a:	687b      	ldr	r3, [r7, #4]
 810312c:	681b      	ldr	r3, [r3, #0]
 810312e:	69db      	ldr	r3, [r3, #28]
 8103130:	f003 0303 	and.w	r3, r3, #3
 8103134:	2b00      	cmp	r3, #0
 8103136:	d003      	beq.n	8103140 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8103138:	6878      	ldr	r0, [r7, #4]
 810313a:	f000 f9c1 	bl	81034c0 <HAL_TIM_IC_CaptureCallback>
 810313e:	e005      	b.n	810314c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8103140:	6878      	ldr	r0, [r7, #4]
 8103142:	f000 f9b3 	bl	81034ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8103146:	6878      	ldr	r0, [r7, #4]
 8103148:	f000 f9c4 	bl	81034d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810314c:	687b      	ldr	r3, [r7, #4]
 810314e:	2200      	movs	r2, #0
 8103150:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8103152:	687b      	ldr	r3, [r7, #4]
 8103154:	681b      	ldr	r3, [r3, #0]
 8103156:	691b      	ldr	r3, [r3, #16]
 8103158:	f003 0310 	and.w	r3, r3, #16
 810315c:	2b10      	cmp	r3, #16
 810315e:	d122      	bne.n	81031a6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8103160:	687b      	ldr	r3, [r7, #4]
 8103162:	681b      	ldr	r3, [r3, #0]
 8103164:	68db      	ldr	r3, [r3, #12]
 8103166:	f003 0310 	and.w	r3, r3, #16
 810316a:	2b10      	cmp	r3, #16
 810316c:	d11b      	bne.n	81031a6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 810316e:	687b      	ldr	r3, [r7, #4]
 8103170:	681b      	ldr	r3, [r3, #0]
 8103172:	f06f 0210 	mvn.w	r2, #16
 8103176:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8103178:	687b      	ldr	r3, [r7, #4]
 810317a:	2208      	movs	r2, #8
 810317c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 810317e:	687b      	ldr	r3, [r7, #4]
 8103180:	681b      	ldr	r3, [r3, #0]
 8103182:	69db      	ldr	r3, [r3, #28]
 8103184:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8103188:	2b00      	cmp	r3, #0
 810318a:	d003      	beq.n	8103194 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810318c:	6878      	ldr	r0, [r7, #4]
 810318e:	f000 f997 	bl	81034c0 <HAL_TIM_IC_CaptureCallback>
 8103192:	e005      	b.n	81031a0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8103194:	6878      	ldr	r0, [r7, #4]
 8103196:	f000 f989 	bl	81034ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810319a:	6878      	ldr	r0, [r7, #4]
 810319c:	f000 f99a 	bl	81034d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81031a0:	687b      	ldr	r3, [r7, #4]
 81031a2:	2200      	movs	r2, #0
 81031a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 81031a6:	687b      	ldr	r3, [r7, #4]
 81031a8:	681b      	ldr	r3, [r3, #0]
 81031aa:	691b      	ldr	r3, [r3, #16]
 81031ac:	f003 0301 	and.w	r3, r3, #1
 81031b0:	2b01      	cmp	r3, #1
 81031b2:	d10e      	bne.n	81031d2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 81031b4:	687b      	ldr	r3, [r7, #4]
 81031b6:	681b      	ldr	r3, [r3, #0]
 81031b8:	68db      	ldr	r3, [r3, #12]
 81031ba:	f003 0301 	and.w	r3, r3, #1
 81031be:	2b01      	cmp	r3, #1
 81031c0:	d107      	bne.n	81031d2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 81031c2:	687b      	ldr	r3, [r7, #4]
 81031c4:	681b      	ldr	r3, [r3, #0]
 81031c6:	f06f 0201 	mvn.w	r2, #1
 81031ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 81031cc:	6878      	ldr	r0, [r7, #4]
 81031ce:	f7fd fb25 	bl	810081c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 81031d2:	687b      	ldr	r3, [r7, #4]
 81031d4:	681b      	ldr	r3, [r3, #0]
 81031d6:	691b      	ldr	r3, [r3, #16]
 81031d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81031dc:	2b80      	cmp	r3, #128	; 0x80
 81031de:	d10e      	bne.n	81031fe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81031e0:	687b      	ldr	r3, [r7, #4]
 81031e2:	681b      	ldr	r3, [r3, #0]
 81031e4:	68db      	ldr	r3, [r3, #12]
 81031e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81031ea:	2b80      	cmp	r3, #128	; 0x80
 81031ec:	d107      	bne.n	81031fe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 81031ee:	687b      	ldr	r3, [r7, #4]
 81031f0:	681b      	ldr	r3, [r3, #0]
 81031f2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 81031f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 81031f8:	6878      	ldr	r0, [r7, #4]
 81031fa:	f000 fd79 	bl	8103cf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 81031fe:	687b      	ldr	r3, [r7, #4]
 8103200:	681b      	ldr	r3, [r3, #0]
 8103202:	691b      	ldr	r3, [r3, #16]
 8103204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103208:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810320c:	d10e      	bne.n	810322c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 810320e:	687b      	ldr	r3, [r7, #4]
 8103210:	681b      	ldr	r3, [r3, #0]
 8103212:	68db      	ldr	r3, [r3, #12]
 8103214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103218:	2b80      	cmp	r3, #128	; 0x80
 810321a:	d107      	bne.n	810322c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 810321c:	687b      	ldr	r3, [r7, #4]
 810321e:	681b      	ldr	r3, [r3, #0]
 8103220:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8103224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8103226:	6878      	ldr	r0, [r7, #4]
 8103228:	f000 fd6c 	bl	8103d04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 810322c:	687b      	ldr	r3, [r7, #4]
 810322e:	681b      	ldr	r3, [r3, #0]
 8103230:	691b      	ldr	r3, [r3, #16]
 8103232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103236:	2b40      	cmp	r3, #64	; 0x40
 8103238:	d10e      	bne.n	8103258 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 810323a:	687b      	ldr	r3, [r7, #4]
 810323c:	681b      	ldr	r3, [r3, #0]
 810323e:	68db      	ldr	r3, [r3, #12]
 8103240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103244:	2b40      	cmp	r3, #64	; 0x40
 8103246:	d107      	bne.n	8103258 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8103248:	687b      	ldr	r3, [r7, #4]
 810324a:	681b      	ldr	r3, [r3, #0]
 810324c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8103250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8103252:	6878      	ldr	r0, [r7, #4]
 8103254:	f000 f948 	bl	81034e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8103258:	687b      	ldr	r3, [r7, #4]
 810325a:	681b      	ldr	r3, [r3, #0]
 810325c:	691b      	ldr	r3, [r3, #16]
 810325e:	f003 0320 	and.w	r3, r3, #32
 8103262:	2b20      	cmp	r3, #32
 8103264:	d10e      	bne.n	8103284 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8103266:	687b      	ldr	r3, [r7, #4]
 8103268:	681b      	ldr	r3, [r3, #0]
 810326a:	68db      	ldr	r3, [r3, #12]
 810326c:	f003 0320 	and.w	r3, r3, #32
 8103270:	2b20      	cmp	r3, #32
 8103272:	d107      	bne.n	8103284 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8103274:	687b      	ldr	r3, [r7, #4]
 8103276:	681b      	ldr	r3, [r3, #0]
 8103278:	f06f 0220 	mvn.w	r2, #32
 810327c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 810327e:	6878      	ldr	r0, [r7, #4]
 8103280:	f000 fd2c 	bl	8103cdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8103284:	bf00      	nop
 8103286:	3708      	adds	r7, #8
 8103288:	46bd      	mov	sp, r7
 810328a:	bd80      	pop	{r7, pc}

0810328c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 810328c:	b580      	push	{r7, lr}
 810328e:	b084      	sub	sp, #16
 8103290:	af00      	add	r7, sp, #0
 8103292:	60f8      	str	r0, [r7, #12]
 8103294:	60b9      	str	r1, [r7, #8]
 8103296:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8103298:	68fb      	ldr	r3, [r7, #12]
 810329a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810329e:	2b01      	cmp	r3, #1
 81032a0:	d101      	bne.n	81032a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 81032a2:	2302      	movs	r3, #2
 81032a4:	e0fd      	b.n	81034a2 <HAL_TIM_PWM_ConfigChannel+0x216>
 81032a6:	68fb      	ldr	r3, [r7, #12]
 81032a8:	2201      	movs	r2, #1
 81032aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 81032ae:	687b      	ldr	r3, [r7, #4]
 81032b0:	2b14      	cmp	r3, #20
 81032b2:	f200 80f0 	bhi.w	8103496 <HAL_TIM_PWM_ConfigChannel+0x20a>
 81032b6:	a201      	add	r2, pc, #4	; (adr r2, 81032bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 81032b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81032bc:	08103311 	.word	0x08103311
 81032c0:	08103497 	.word	0x08103497
 81032c4:	08103497 	.word	0x08103497
 81032c8:	08103497 	.word	0x08103497
 81032cc:	08103351 	.word	0x08103351
 81032d0:	08103497 	.word	0x08103497
 81032d4:	08103497 	.word	0x08103497
 81032d8:	08103497 	.word	0x08103497
 81032dc:	08103393 	.word	0x08103393
 81032e0:	08103497 	.word	0x08103497
 81032e4:	08103497 	.word	0x08103497
 81032e8:	08103497 	.word	0x08103497
 81032ec:	081033d3 	.word	0x081033d3
 81032f0:	08103497 	.word	0x08103497
 81032f4:	08103497 	.word	0x08103497
 81032f8:	08103497 	.word	0x08103497
 81032fc:	08103415 	.word	0x08103415
 8103300:	08103497 	.word	0x08103497
 8103304:	08103497 	.word	0x08103497
 8103308:	08103497 	.word	0x08103497
 810330c:	08103455 	.word	0x08103455
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8103310:	68fb      	ldr	r3, [r7, #12]
 8103312:	681b      	ldr	r3, [r3, #0]
 8103314:	68b9      	ldr	r1, [r7, #8]
 8103316:	4618      	mov	r0, r3
 8103318:	f000 f98a 	bl	8103630 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 810331c:	68fb      	ldr	r3, [r7, #12]
 810331e:	681b      	ldr	r3, [r3, #0]
 8103320:	699a      	ldr	r2, [r3, #24]
 8103322:	68fb      	ldr	r3, [r7, #12]
 8103324:	681b      	ldr	r3, [r3, #0]
 8103326:	f042 0208 	orr.w	r2, r2, #8
 810332a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 810332c:	68fb      	ldr	r3, [r7, #12]
 810332e:	681b      	ldr	r3, [r3, #0]
 8103330:	699a      	ldr	r2, [r3, #24]
 8103332:	68fb      	ldr	r3, [r7, #12]
 8103334:	681b      	ldr	r3, [r3, #0]
 8103336:	f022 0204 	bic.w	r2, r2, #4
 810333a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 810333c:	68fb      	ldr	r3, [r7, #12]
 810333e:	681b      	ldr	r3, [r3, #0]
 8103340:	6999      	ldr	r1, [r3, #24]
 8103342:	68bb      	ldr	r3, [r7, #8]
 8103344:	691a      	ldr	r2, [r3, #16]
 8103346:	68fb      	ldr	r3, [r7, #12]
 8103348:	681b      	ldr	r3, [r3, #0]
 810334a:	430a      	orrs	r2, r1
 810334c:	619a      	str	r2, [r3, #24]
      break;
 810334e:	e0a3      	b.n	8103498 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8103350:	68fb      	ldr	r3, [r7, #12]
 8103352:	681b      	ldr	r3, [r3, #0]
 8103354:	68b9      	ldr	r1, [r7, #8]
 8103356:	4618      	mov	r0, r3
 8103358:	f000 f9fa 	bl	8103750 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 810335c:	68fb      	ldr	r3, [r7, #12]
 810335e:	681b      	ldr	r3, [r3, #0]
 8103360:	699a      	ldr	r2, [r3, #24]
 8103362:	68fb      	ldr	r3, [r7, #12]
 8103364:	681b      	ldr	r3, [r3, #0]
 8103366:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810336a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 810336c:	68fb      	ldr	r3, [r7, #12]
 810336e:	681b      	ldr	r3, [r3, #0]
 8103370:	699a      	ldr	r2, [r3, #24]
 8103372:	68fb      	ldr	r3, [r7, #12]
 8103374:	681b      	ldr	r3, [r3, #0]
 8103376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810337a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 810337c:	68fb      	ldr	r3, [r7, #12]
 810337e:	681b      	ldr	r3, [r3, #0]
 8103380:	6999      	ldr	r1, [r3, #24]
 8103382:	68bb      	ldr	r3, [r7, #8]
 8103384:	691b      	ldr	r3, [r3, #16]
 8103386:	021a      	lsls	r2, r3, #8
 8103388:	68fb      	ldr	r3, [r7, #12]
 810338a:	681b      	ldr	r3, [r3, #0]
 810338c:	430a      	orrs	r2, r1
 810338e:	619a      	str	r2, [r3, #24]
      break;
 8103390:	e082      	b.n	8103498 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8103392:	68fb      	ldr	r3, [r7, #12]
 8103394:	681b      	ldr	r3, [r3, #0]
 8103396:	68b9      	ldr	r1, [r7, #8]
 8103398:	4618      	mov	r0, r3
 810339a:	f000 fa63 	bl	8103864 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 810339e:	68fb      	ldr	r3, [r7, #12]
 81033a0:	681b      	ldr	r3, [r3, #0]
 81033a2:	69da      	ldr	r2, [r3, #28]
 81033a4:	68fb      	ldr	r3, [r7, #12]
 81033a6:	681b      	ldr	r3, [r3, #0]
 81033a8:	f042 0208 	orr.w	r2, r2, #8
 81033ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 81033ae:	68fb      	ldr	r3, [r7, #12]
 81033b0:	681b      	ldr	r3, [r3, #0]
 81033b2:	69da      	ldr	r2, [r3, #28]
 81033b4:	68fb      	ldr	r3, [r7, #12]
 81033b6:	681b      	ldr	r3, [r3, #0]
 81033b8:	f022 0204 	bic.w	r2, r2, #4
 81033bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 81033be:	68fb      	ldr	r3, [r7, #12]
 81033c0:	681b      	ldr	r3, [r3, #0]
 81033c2:	69d9      	ldr	r1, [r3, #28]
 81033c4:	68bb      	ldr	r3, [r7, #8]
 81033c6:	691a      	ldr	r2, [r3, #16]
 81033c8:	68fb      	ldr	r3, [r7, #12]
 81033ca:	681b      	ldr	r3, [r3, #0]
 81033cc:	430a      	orrs	r2, r1
 81033ce:	61da      	str	r2, [r3, #28]
      break;
 81033d0:	e062      	b.n	8103498 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81033d2:	68fb      	ldr	r3, [r7, #12]
 81033d4:	681b      	ldr	r3, [r3, #0]
 81033d6:	68b9      	ldr	r1, [r7, #8]
 81033d8:	4618      	mov	r0, r3
 81033da:	f000 fac9 	bl	8103970 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 81033de:	68fb      	ldr	r3, [r7, #12]
 81033e0:	681b      	ldr	r3, [r3, #0]
 81033e2:	69da      	ldr	r2, [r3, #28]
 81033e4:	68fb      	ldr	r3, [r7, #12]
 81033e6:	681b      	ldr	r3, [r3, #0]
 81033e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81033ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 81033ee:	68fb      	ldr	r3, [r7, #12]
 81033f0:	681b      	ldr	r3, [r3, #0]
 81033f2:	69da      	ldr	r2, [r3, #28]
 81033f4:	68fb      	ldr	r3, [r7, #12]
 81033f6:	681b      	ldr	r3, [r3, #0]
 81033f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 81033fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 81033fe:	68fb      	ldr	r3, [r7, #12]
 8103400:	681b      	ldr	r3, [r3, #0]
 8103402:	69d9      	ldr	r1, [r3, #28]
 8103404:	68bb      	ldr	r3, [r7, #8]
 8103406:	691b      	ldr	r3, [r3, #16]
 8103408:	021a      	lsls	r2, r3, #8
 810340a:	68fb      	ldr	r3, [r7, #12]
 810340c:	681b      	ldr	r3, [r3, #0]
 810340e:	430a      	orrs	r2, r1
 8103410:	61da      	str	r2, [r3, #28]
      break;
 8103412:	e041      	b.n	8103498 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8103414:	68fb      	ldr	r3, [r7, #12]
 8103416:	681b      	ldr	r3, [r3, #0]
 8103418:	68b9      	ldr	r1, [r7, #8]
 810341a:	4618      	mov	r0, r3
 810341c:	f000 fb10 	bl	8103a40 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8103420:	68fb      	ldr	r3, [r7, #12]
 8103422:	681b      	ldr	r3, [r3, #0]
 8103424:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8103426:	68fb      	ldr	r3, [r7, #12]
 8103428:	681b      	ldr	r3, [r3, #0]
 810342a:	f042 0208 	orr.w	r2, r2, #8
 810342e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8103430:	68fb      	ldr	r3, [r7, #12]
 8103432:	681b      	ldr	r3, [r3, #0]
 8103434:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8103436:	68fb      	ldr	r3, [r7, #12]
 8103438:	681b      	ldr	r3, [r3, #0]
 810343a:	f022 0204 	bic.w	r2, r2, #4
 810343e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8103440:	68fb      	ldr	r3, [r7, #12]
 8103442:	681b      	ldr	r3, [r3, #0]
 8103444:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8103446:	68bb      	ldr	r3, [r7, #8]
 8103448:	691a      	ldr	r2, [r3, #16]
 810344a:	68fb      	ldr	r3, [r7, #12]
 810344c:	681b      	ldr	r3, [r3, #0]
 810344e:	430a      	orrs	r2, r1
 8103450:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8103452:	e021      	b.n	8103498 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8103454:	68fb      	ldr	r3, [r7, #12]
 8103456:	681b      	ldr	r3, [r3, #0]
 8103458:	68b9      	ldr	r1, [r7, #8]
 810345a:	4618      	mov	r0, r3
 810345c:	f000 fb52 	bl	8103b04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8103460:	68fb      	ldr	r3, [r7, #12]
 8103462:	681b      	ldr	r3, [r3, #0]
 8103464:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8103466:	68fb      	ldr	r3, [r7, #12]
 8103468:	681b      	ldr	r3, [r3, #0]
 810346a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810346e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8103470:	68fb      	ldr	r3, [r7, #12]
 8103472:	681b      	ldr	r3, [r3, #0]
 8103474:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8103476:	68fb      	ldr	r3, [r7, #12]
 8103478:	681b      	ldr	r3, [r3, #0]
 810347a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810347e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8103480:	68fb      	ldr	r3, [r7, #12]
 8103482:	681b      	ldr	r3, [r3, #0]
 8103484:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8103486:	68bb      	ldr	r3, [r7, #8]
 8103488:	691b      	ldr	r3, [r3, #16]
 810348a:	021a      	lsls	r2, r3, #8
 810348c:	68fb      	ldr	r3, [r7, #12]
 810348e:	681b      	ldr	r3, [r3, #0]
 8103490:	430a      	orrs	r2, r1
 8103492:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8103494:	e000      	b.n	8103498 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8103496:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8103498:	68fb      	ldr	r3, [r7, #12]
 810349a:	2200      	movs	r2, #0
 810349c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 81034a0:	2300      	movs	r3, #0
}
 81034a2:	4618      	mov	r0, r3
 81034a4:	3710      	adds	r7, #16
 81034a6:	46bd      	mov	sp, r7
 81034a8:	bd80      	pop	{r7, pc}
 81034aa:	bf00      	nop

081034ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 81034ac:	b480      	push	{r7}
 81034ae:	b083      	sub	sp, #12
 81034b0:	af00      	add	r7, sp, #0
 81034b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 81034b4:	bf00      	nop
 81034b6:	370c      	adds	r7, #12
 81034b8:	46bd      	mov	sp, r7
 81034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034be:	4770      	bx	lr

081034c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 81034c0:	b480      	push	{r7}
 81034c2:	b083      	sub	sp, #12
 81034c4:	af00      	add	r7, sp, #0
 81034c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 81034c8:	bf00      	nop
 81034ca:	370c      	adds	r7, #12
 81034cc:	46bd      	mov	sp, r7
 81034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034d2:	4770      	bx	lr

081034d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 81034d4:	b480      	push	{r7}
 81034d6:	b083      	sub	sp, #12
 81034d8:	af00      	add	r7, sp, #0
 81034da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 81034dc:	bf00      	nop
 81034de:	370c      	adds	r7, #12
 81034e0:	46bd      	mov	sp, r7
 81034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034e6:	4770      	bx	lr

081034e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 81034e8:	b480      	push	{r7}
 81034ea:	b083      	sub	sp, #12
 81034ec:	af00      	add	r7, sp, #0
 81034ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 81034f0:	bf00      	nop
 81034f2:	370c      	adds	r7, #12
 81034f4:	46bd      	mov	sp, r7
 81034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034fa:	4770      	bx	lr

081034fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 81034fc:	b480      	push	{r7}
 81034fe:	b085      	sub	sp, #20
 8103500:	af00      	add	r7, sp, #0
 8103502:	6078      	str	r0, [r7, #4]
 8103504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8103506:	687b      	ldr	r3, [r7, #4]
 8103508:	681b      	ldr	r3, [r3, #0]
 810350a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	4a40      	ldr	r2, [pc, #256]	; (8103610 <TIM_Base_SetConfig+0x114>)
 8103510:	4293      	cmp	r3, r2
 8103512:	d013      	beq.n	810353c <TIM_Base_SetConfig+0x40>
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810351a:	d00f      	beq.n	810353c <TIM_Base_SetConfig+0x40>
 810351c:	687b      	ldr	r3, [r7, #4]
 810351e:	4a3d      	ldr	r2, [pc, #244]	; (8103614 <TIM_Base_SetConfig+0x118>)
 8103520:	4293      	cmp	r3, r2
 8103522:	d00b      	beq.n	810353c <TIM_Base_SetConfig+0x40>
 8103524:	687b      	ldr	r3, [r7, #4]
 8103526:	4a3c      	ldr	r2, [pc, #240]	; (8103618 <TIM_Base_SetConfig+0x11c>)
 8103528:	4293      	cmp	r3, r2
 810352a:	d007      	beq.n	810353c <TIM_Base_SetConfig+0x40>
 810352c:	687b      	ldr	r3, [r7, #4]
 810352e:	4a3b      	ldr	r2, [pc, #236]	; (810361c <TIM_Base_SetConfig+0x120>)
 8103530:	4293      	cmp	r3, r2
 8103532:	d003      	beq.n	810353c <TIM_Base_SetConfig+0x40>
 8103534:	687b      	ldr	r3, [r7, #4]
 8103536:	4a3a      	ldr	r2, [pc, #232]	; (8103620 <TIM_Base_SetConfig+0x124>)
 8103538:	4293      	cmp	r3, r2
 810353a:	d108      	bne.n	810354e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 810353c:	68fb      	ldr	r3, [r7, #12]
 810353e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8103542:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8103544:	683b      	ldr	r3, [r7, #0]
 8103546:	685b      	ldr	r3, [r3, #4]
 8103548:	68fa      	ldr	r2, [r7, #12]
 810354a:	4313      	orrs	r3, r2
 810354c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 810354e:	687b      	ldr	r3, [r7, #4]
 8103550:	4a2f      	ldr	r2, [pc, #188]	; (8103610 <TIM_Base_SetConfig+0x114>)
 8103552:	4293      	cmp	r3, r2
 8103554:	d01f      	beq.n	8103596 <TIM_Base_SetConfig+0x9a>
 8103556:	687b      	ldr	r3, [r7, #4]
 8103558:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810355c:	d01b      	beq.n	8103596 <TIM_Base_SetConfig+0x9a>
 810355e:	687b      	ldr	r3, [r7, #4]
 8103560:	4a2c      	ldr	r2, [pc, #176]	; (8103614 <TIM_Base_SetConfig+0x118>)
 8103562:	4293      	cmp	r3, r2
 8103564:	d017      	beq.n	8103596 <TIM_Base_SetConfig+0x9a>
 8103566:	687b      	ldr	r3, [r7, #4]
 8103568:	4a2b      	ldr	r2, [pc, #172]	; (8103618 <TIM_Base_SetConfig+0x11c>)
 810356a:	4293      	cmp	r3, r2
 810356c:	d013      	beq.n	8103596 <TIM_Base_SetConfig+0x9a>
 810356e:	687b      	ldr	r3, [r7, #4]
 8103570:	4a2a      	ldr	r2, [pc, #168]	; (810361c <TIM_Base_SetConfig+0x120>)
 8103572:	4293      	cmp	r3, r2
 8103574:	d00f      	beq.n	8103596 <TIM_Base_SetConfig+0x9a>
 8103576:	687b      	ldr	r3, [r7, #4]
 8103578:	4a29      	ldr	r2, [pc, #164]	; (8103620 <TIM_Base_SetConfig+0x124>)
 810357a:	4293      	cmp	r3, r2
 810357c:	d00b      	beq.n	8103596 <TIM_Base_SetConfig+0x9a>
 810357e:	687b      	ldr	r3, [r7, #4]
 8103580:	4a28      	ldr	r2, [pc, #160]	; (8103624 <TIM_Base_SetConfig+0x128>)
 8103582:	4293      	cmp	r3, r2
 8103584:	d007      	beq.n	8103596 <TIM_Base_SetConfig+0x9a>
 8103586:	687b      	ldr	r3, [r7, #4]
 8103588:	4a27      	ldr	r2, [pc, #156]	; (8103628 <TIM_Base_SetConfig+0x12c>)
 810358a:	4293      	cmp	r3, r2
 810358c:	d003      	beq.n	8103596 <TIM_Base_SetConfig+0x9a>
 810358e:	687b      	ldr	r3, [r7, #4]
 8103590:	4a26      	ldr	r2, [pc, #152]	; (810362c <TIM_Base_SetConfig+0x130>)
 8103592:	4293      	cmp	r3, r2
 8103594:	d108      	bne.n	81035a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8103596:	68fb      	ldr	r3, [r7, #12]
 8103598:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810359c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810359e:	683b      	ldr	r3, [r7, #0]
 81035a0:	68db      	ldr	r3, [r3, #12]
 81035a2:	68fa      	ldr	r2, [r7, #12]
 81035a4:	4313      	orrs	r3, r2
 81035a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 81035a8:	68fb      	ldr	r3, [r7, #12]
 81035aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 81035ae:	683b      	ldr	r3, [r7, #0]
 81035b0:	695b      	ldr	r3, [r3, #20]
 81035b2:	4313      	orrs	r3, r2
 81035b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 81035b6:	687b      	ldr	r3, [r7, #4]
 81035b8:	68fa      	ldr	r2, [r7, #12]
 81035ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 81035bc:	683b      	ldr	r3, [r7, #0]
 81035be:	689a      	ldr	r2, [r3, #8]
 81035c0:	687b      	ldr	r3, [r7, #4]
 81035c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 81035c4:	683b      	ldr	r3, [r7, #0]
 81035c6:	681a      	ldr	r2, [r3, #0]
 81035c8:	687b      	ldr	r3, [r7, #4]
 81035ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81035cc:	687b      	ldr	r3, [r7, #4]
 81035ce:	4a10      	ldr	r2, [pc, #64]	; (8103610 <TIM_Base_SetConfig+0x114>)
 81035d0:	4293      	cmp	r3, r2
 81035d2:	d00f      	beq.n	81035f4 <TIM_Base_SetConfig+0xf8>
 81035d4:	687b      	ldr	r3, [r7, #4]
 81035d6:	4a12      	ldr	r2, [pc, #72]	; (8103620 <TIM_Base_SetConfig+0x124>)
 81035d8:	4293      	cmp	r3, r2
 81035da:	d00b      	beq.n	81035f4 <TIM_Base_SetConfig+0xf8>
 81035dc:	687b      	ldr	r3, [r7, #4]
 81035de:	4a11      	ldr	r2, [pc, #68]	; (8103624 <TIM_Base_SetConfig+0x128>)
 81035e0:	4293      	cmp	r3, r2
 81035e2:	d007      	beq.n	81035f4 <TIM_Base_SetConfig+0xf8>
 81035e4:	687b      	ldr	r3, [r7, #4]
 81035e6:	4a10      	ldr	r2, [pc, #64]	; (8103628 <TIM_Base_SetConfig+0x12c>)
 81035e8:	4293      	cmp	r3, r2
 81035ea:	d003      	beq.n	81035f4 <TIM_Base_SetConfig+0xf8>
 81035ec:	687b      	ldr	r3, [r7, #4]
 81035ee:	4a0f      	ldr	r2, [pc, #60]	; (810362c <TIM_Base_SetConfig+0x130>)
 81035f0:	4293      	cmp	r3, r2
 81035f2:	d103      	bne.n	81035fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81035f4:	683b      	ldr	r3, [r7, #0]
 81035f6:	691a      	ldr	r2, [r3, #16]
 81035f8:	687b      	ldr	r3, [r7, #4]
 81035fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81035fc:	687b      	ldr	r3, [r7, #4]
 81035fe:	2201      	movs	r2, #1
 8103600:	615a      	str	r2, [r3, #20]
}
 8103602:	bf00      	nop
 8103604:	3714      	adds	r7, #20
 8103606:	46bd      	mov	sp, r7
 8103608:	f85d 7b04 	ldr.w	r7, [sp], #4
 810360c:	4770      	bx	lr
 810360e:	bf00      	nop
 8103610:	40010000 	.word	0x40010000
 8103614:	40000400 	.word	0x40000400
 8103618:	40000800 	.word	0x40000800
 810361c:	40000c00 	.word	0x40000c00
 8103620:	40010400 	.word	0x40010400
 8103624:	40014000 	.word	0x40014000
 8103628:	40014400 	.word	0x40014400
 810362c:	40014800 	.word	0x40014800

08103630 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8103630:	b480      	push	{r7}
 8103632:	b087      	sub	sp, #28
 8103634:	af00      	add	r7, sp, #0
 8103636:	6078      	str	r0, [r7, #4]
 8103638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810363a:	687b      	ldr	r3, [r7, #4]
 810363c:	6a1b      	ldr	r3, [r3, #32]
 810363e:	f023 0201 	bic.w	r2, r3, #1
 8103642:	687b      	ldr	r3, [r7, #4]
 8103644:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8103646:	687b      	ldr	r3, [r7, #4]
 8103648:	6a1b      	ldr	r3, [r3, #32]
 810364a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810364c:	687b      	ldr	r3, [r7, #4]
 810364e:	685b      	ldr	r3, [r3, #4]
 8103650:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8103652:	687b      	ldr	r3, [r7, #4]
 8103654:	699b      	ldr	r3, [r3, #24]
 8103656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8103658:	68fb      	ldr	r3, [r7, #12]
 810365a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810365e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8103662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8103664:	68fb      	ldr	r3, [r7, #12]
 8103666:	f023 0303 	bic.w	r3, r3, #3
 810366a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810366c:	683b      	ldr	r3, [r7, #0]
 810366e:	681b      	ldr	r3, [r3, #0]
 8103670:	68fa      	ldr	r2, [r7, #12]
 8103672:	4313      	orrs	r3, r2
 8103674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8103676:	697b      	ldr	r3, [r7, #20]
 8103678:	f023 0302 	bic.w	r3, r3, #2
 810367c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 810367e:	683b      	ldr	r3, [r7, #0]
 8103680:	689b      	ldr	r3, [r3, #8]
 8103682:	697a      	ldr	r2, [r7, #20]
 8103684:	4313      	orrs	r3, r2
 8103686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8103688:	687b      	ldr	r3, [r7, #4]
 810368a:	4a2c      	ldr	r2, [pc, #176]	; (810373c <TIM_OC1_SetConfig+0x10c>)
 810368c:	4293      	cmp	r3, r2
 810368e:	d00f      	beq.n	81036b0 <TIM_OC1_SetConfig+0x80>
 8103690:	687b      	ldr	r3, [r7, #4]
 8103692:	4a2b      	ldr	r2, [pc, #172]	; (8103740 <TIM_OC1_SetConfig+0x110>)
 8103694:	4293      	cmp	r3, r2
 8103696:	d00b      	beq.n	81036b0 <TIM_OC1_SetConfig+0x80>
 8103698:	687b      	ldr	r3, [r7, #4]
 810369a:	4a2a      	ldr	r2, [pc, #168]	; (8103744 <TIM_OC1_SetConfig+0x114>)
 810369c:	4293      	cmp	r3, r2
 810369e:	d007      	beq.n	81036b0 <TIM_OC1_SetConfig+0x80>
 81036a0:	687b      	ldr	r3, [r7, #4]
 81036a2:	4a29      	ldr	r2, [pc, #164]	; (8103748 <TIM_OC1_SetConfig+0x118>)
 81036a4:	4293      	cmp	r3, r2
 81036a6:	d003      	beq.n	81036b0 <TIM_OC1_SetConfig+0x80>
 81036a8:	687b      	ldr	r3, [r7, #4]
 81036aa:	4a28      	ldr	r2, [pc, #160]	; (810374c <TIM_OC1_SetConfig+0x11c>)
 81036ac:	4293      	cmp	r3, r2
 81036ae:	d10c      	bne.n	81036ca <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 81036b0:	697b      	ldr	r3, [r7, #20]
 81036b2:	f023 0308 	bic.w	r3, r3, #8
 81036b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 81036b8:	683b      	ldr	r3, [r7, #0]
 81036ba:	68db      	ldr	r3, [r3, #12]
 81036bc:	697a      	ldr	r2, [r7, #20]
 81036be:	4313      	orrs	r3, r2
 81036c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 81036c2:	697b      	ldr	r3, [r7, #20]
 81036c4:	f023 0304 	bic.w	r3, r3, #4
 81036c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81036ca:	687b      	ldr	r3, [r7, #4]
 81036cc:	4a1b      	ldr	r2, [pc, #108]	; (810373c <TIM_OC1_SetConfig+0x10c>)
 81036ce:	4293      	cmp	r3, r2
 81036d0:	d00f      	beq.n	81036f2 <TIM_OC1_SetConfig+0xc2>
 81036d2:	687b      	ldr	r3, [r7, #4]
 81036d4:	4a1a      	ldr	r2, [pc, #104]	; (8103740 <TIM_OC1_SetConfig+0x110>)
 81036d6:	4293      	cmp	r3, r2
 81036d8:	d00b      	beq.n	81036f2 <TIM_OC1_SetConfig+0xc2>
 81036da:	687b      	ldr	r3, [r7, #4]
 81036dc:	4a19      	ldr	r2, [pc, #100]	; (8103744 <TIM_OC1_SetConfig+0x114>)
 81036de:	4293      	cmp	r3, r2
 81036e0:	d007      	beq.n	81036f2 <TIM_OC1_SetConfig+0xc2>
 81036e2:	687b      	ldr	r3, [r7, #4]
 81036e4:	4a18      	ldr	r2, [pc, #96]	; (8103748 <TIM_OC1_SetConfig+0x118>)
 81036e6:	4293      	cmp	r3, r2
 81036e8:	d003      	beq.n	81036f2 <TIM_OC1_SetConfig+0xc2>
 81036ea:	687b      	ldr	r3, [r7, #4]
 81036ec:	4a17      	ldr	r2, [pc, #92]	; (810374c <TIM_OC1_SetConfig+0x11c>)
 81036ee:	4293      	cmp	r3, r2
 81036f0:	d111      	bne.n	8103716 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 81036f2:	693b      	ldr	r3, [r7, #16]
 81036f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81036f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 81036fa:	693b      	ldr	r3, [r7, #16]
 81036fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8103700:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8103702:	683b      	ldr	r3, [r7, #0]
 8103704:	695b      	ldr	r3, [r3, #20]
 8103706:	693a      	ldr	r2, [r7, #16]
 8103708:	4313      	orrs	r3, r2
 810370a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 810370c:	683b      	ldr	r3, [r7, #0]
 810370e:	699b      	ldr	r3, [r3, #24]
 8103710:	693a      	ldr	r2, [r7, #16]
 8103712:	4313      	orrs	r3, r2
 8103714:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8103716:	687b      	ldr	r3, [r7, #4]
 8103718:	693a      	ldr	r2, [r7, #16]
 810371a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810371c:	687b      	ldr	r3, [r7, #4]
 810371e:	68fa      	ldr	r2, [r7, #12]
 8103720:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8103722:	683b      	ldr	r3, [r7, #0]
 8103724:	685a      	ldr	r2, [r3, #4]
 8103726:	687b      	ldr	r3, [r7, #4]
 8103728:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810372a:	687b      	ldr	r3, [r7, #4]
 810372c:	697a      	ldr	r2, [r7, #20]
 810372e:	621a      	str	r2, [r3, #32]
}
 8103730:	bf00      	nop
 8103732:	371c      	adds	r7, #28
 8103734:	46bd      	mov	sp, r7
 8103736:	f85d 7b04 	ldr.w	r7, [sp], #4
 810373a:	4770      	bx	lr
 810373c:	40010000 	.word	0x40010000
 8103740:	40010400 	.word	0x40010400
 8103744:	40014000 	.word	0x40014000
 8103748:	40014400 	.word	0x40014400
 810374c:	40014800 	.word	0x40014800

08103750 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8103750:	b480      	push	{r7}
 8103752:	b087      	sub	sp, #28
 8103754:	af00      	add	r7, sp, #0
 8103756:	6078      	str	r0, [r7, #4]
 8103758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810375a:	687b      	ldr	r3, [r7, #4]
 810375c:	6a1b      	ldr	r3, [r3, #32]
 810375e:	f023 0210 	bic.w	r2, r3, #16
 8103762:	687b      	ldr	r3, [r7, #4]
 8103764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8103766:	687b      	ldr	r3, [r7, #4]
 8103768:	6a1b      	ldr	r3, [r3, #32]
 810376a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810376c:	687b      	ldr	r3, [r7, #4]
 810376e:	685b      	ldr	r3, [r3, #4]
 8103770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8103772:	687b      	ldr	r3, [r7, #4]
 8103774:	699b      	ldr	r3, [r3, #24]
 8103776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8103778:	68fb      	ldr	r3, [r7, #12]
 810377a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810377e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8103782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8103784:	68fb      	ldr	r3, [r7, #12]
 8103786:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810378a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810378c:	683b      	ldr	r3, [r7, #0]
 810378e:	681b      	ldr	r3, [r3, #0]
 8103790:	021b      	lsls	r3, r3, #8
 8103792:	68fa      	ldr	r2, [r7, #12]
 8103794:	4313      	orrs	r3, r2
 8103796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8103798:	697b      	ldr	r3, [r7, #20]
 810379a:	f023 0320 	bic.w	r3, r3, #32
 810379e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 81037a0:	683b      	ldr	r3, [r7, #0]
 81037a2:	689b      	ldr	r3, [r3, #8]
 81037a4:	011b      	lsls	r3, r3, #4
 81037a6:	697a      	ldr	r2, [r7, #20]
 81037a8:	4313      	orrs	r3, r2
 81037aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 81037ac:	687b      	ldr	r3, [r7, #4]
 81037ae:	4a28      	ldr	r2, [pc, #160]	; (8103850 <TIM_OC2_SetConfig+0x100>)
 81037b0:	4293      	cmp	r3, r2
 81037b2:	d003      	beq.n	81037bc <TIM_OC2_SetConfig+0x6c>
 81037b4:	687b      	ldr	r3, [r7, #4]
 81037b6:	4a27      	ldr	r2, [pc, #156]	; (8103854 <TIM_OC2_SetConfig+0x104>)
 81037b8:	4293      	cmp	r3, r2
 81037ba:	d10d      	bne.n	81037d8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 81037bc:	697b      	ldr	r3, [r7, #20]
 81037be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 81037c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 81037c4:	683b      	ldr	r3, [r7, #0]
 81037c6:	68db      	ldr	r3, [r3, #12]
 81037c8:	011b      	lsls	r3, r3, #4
 81037ca:	697a      	ldr	r2, [r7, #20]
 81037cc:	4313      	orrs	r3, r2
 81037ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 81037d0:	697b      	ldr	r3, [r7, #20]
 81037d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 81037d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81037d8:	687b      	ldr	r3, [r7, #4]
 81037da:	4a1d      	ldr	r2, [pc, #116]	; (8103850 <TIM_OC2_SetConfig+0x100>)
 81037dc:	4293      	cmp	r3, r2
 81037de:	d00f      	beq.n	8103800 <TIM_OC2_SetConfig+0xb0>
 81037e0:	687b      	ldr	r3, [r7, #4]
 81037e2:	4a1c      	ldr	r2, [pc, #112]	; (8103854 <TIM_OC2_SetConfig+0x104>)
 81037e4:	4293      	cmp	r3, r2
 81037e6:	d00b      	beq.n	8103800 <TIM_OC2_SetConfig+0xb0>
 81037e8:	687b      	ldr	r3, [r7, #4]
 81037ea:	4a1b      	ldr	r2, [pc, #108]	; (8103858 <TIM_OC2_SetConfig+0x108>)
 81037ec:	4293      	cmp	r3, r2
 81037ee:	d007      	beq.n	8103800 <TIM_OC2_SetConfig+0xb0>
 81037f0:	687b      	ldr	r3, [r7, #4]
 81037f2:	4a1a      	ldr	r2, [pc, #104]	; (810385c <TIM_OC2_SetConfig+0x10c>)
 81037f4:	4293      	cmp	r3, r2
 81037f6:	d003      	beq.n	8103800 <TIM_OC2_SetConfig+0xb0>
 81037f8:	687b      	ldr	r3, [r7, #4]
 81037fa:	4a19      	ldr	r2, [pc, #100]	; (8103860 <TIM_OC2_SetConfig+0x110>)
 81037fc:	4293      	cmp	r3, r2
 81037fe:	d113      	bne.n	8103828 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8103800:	693b      	ldr	r3, [r7, #16]
 8103802:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8103806:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8103808:	693b      	ldr	r3, [r7, #16]
 810380a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 810380e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8103810:	683b      	ldr	r3, [r7, #0]
 8103812:	695b      	ldr	r3, [r3, #20]
 8103814:	009b      	lsls	r3, r3, #2
 8103816:	693a      	ldr	r2, [r7, #16]
 8103818:	4313      	orrs	r3, r2
 810381a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 810381c:	683b      	ldr	r3, [r7, #0]
 810381e:	699b      	ldr	r3, [r3, #24]
 8103820:	009b      	lsls	r3, r3, #2
 8103822:	693a      	ldr	r2, [r7, #16]
 8103824:	4313      	orrs	r3, r2
 8103826:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8103828:	687b      	ldr	r3, [r7, #4]
 810382a:	693a      	ldr	r2, [r7, #16]
 810382c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810382e:	687b      	ldr	r3, [r7, #4]
 8103830:	68fa      	ldr	r2, [r7, #12]
 8103832:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8103834:	683b      	ldr	r3, [r7, #0]
 8103836:	685a      	ldr	r2, [r3, #4]
 8103838:	687b      	ldr	r3, [r7, #4]
 810383a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810383c:	687b      	ldr	r3, [r7, #4]
 810383e:	697a      	ldr	r2, [r7, #20]
 8103840:	621a      	str	r2, [r3, #32]
}
 8103842:	bf00      	nop
 8103844:	371c      	adds	r7, #28
 8103846:	46bd      	mov	sp, r7
 8103848:	f85d 7b04 	ldr.w	r7, [sp], #4
 810384c:	4770      	bx	lr
 810384e:	bf00      	nop
 8103850:	40010000 	.word	0x40010000
 8103854:	40010400 	.word	0x40010400
 8103858:	40014000 	.word	0x40014000
 810385c:	40014400 	.word	0x40014400
 8103860:	40014800 	.word	0x40014800

08103864 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8103864:	b480      	push	{r7}
 8103866:	b087      	sub	sp, #28
 8103868:	af00      	add	r7, sp, #0
 810386a:	6078      	str	r0, [r7, #4]
 810386c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810386e:	687b      	ldr	r3, [r7, #4]
 8103870:	6a1b      	ldr	r3, [r3, #32]
 8103872:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8103876:	687b      	ldr	r3, [r7, #4]
 8103878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810387a:	687b      	ldr	r3, [r7, #4]
 810387c:	6a1b      	ldr	r3, [r3, #32]
 810387e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8103880:	687b      	ldr	r3, [r7, #4]
 8103882:	685b      	ldr	r3, [r3, #4]
 8103884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8103886:	687b      	ldr	r3, [r7, #4]
 8103888:	69db      	ldr	r3, [r3, #28]
 810388a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 810388c:	68fb      	ldr	r3, [r7, #12]
 810388e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8103892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8103894:	68fb      	ldr	r3, [r7, #12]
 8103896:	f023 0303 	bic.w	r3, r3, #3
 810389a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810389c:	683b      	ldr	r3, [r7, #0]
 810389e:	681b      	ldr	r3, [r3, #0]
 81038a0:	68fa      	ldr	r2, [r7, #12]
 81038a2:	4313      	orrs	r3, r2
 81038a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 81038a6:	697b      	ldr	r3, [r7, #20]
 81038a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 81038ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 81038ae:	683b      	ldr	r3, [r7, #0]
 81038b0:	689b      	ldr	r3, [r3, #8]
 81038b2:	021b      	lsls	r3, r3, #8
 81038b4:	697a      	ldr	r2, [r7, #20]
 81038b6:	4313      	orrs	r3, r2
 81038b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 81038ba:	687b      	ldr	r3, [r7, #4]
 81038bc:	4a27      	ldr	r2, [pc, #156]	; (810395c <TIM_OC3_SetConfig+0xf8>)
 81038be:	4293      	cmp	r3, r2
 81038c0:	d003      	beq.n	81038ca <TIM_OC3_SetConfig+0x66>
 81038c2:	687b      	ldr	r3, [r7, #4]
 81038c4:	4a26      	ldr	r2, [pc, #152]	; (8103960 <TIM_OC3_SetConfig+0xfc>)
 81038c6:	4293      	cmp	r3, r2
 81038c8:	d10d      	bne.n	81038e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 81038ca:	697b      	ldr	r3, [r7, #20]
 81038cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 81038d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 81038d2:	683b      	ldr	r3, [r7, #0]
 81038d4:	68db      	ldr	r3, [r3, #12]
 81038d6:	021b      	lsls	r3, r3, #8
 81038d8:	697a      	ldr	r2, [r7, #20]
 81038da:	4313      	orrs	r3, r2
 81038dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 81038de:	697b      	ldr	r3, [r7, #20]
 81038e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 81038e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81038e6:	687b      	ldr	r3, [r7, #4]
 81038e8:	4a1c      	ldr	r2, [pc, #112]	; (810395c <TIM_OC3_SetConfig+0xf8>)
 81038ea:	4293      	cmp	r3, r2
 81038ec:	d00f      	beq.n	810390e <TIM_OC3_SetConfig+0xaa>
 81038ee:	687b      	ldr	r3, [r7, #4]
 81038f0:	4a1b      	ldr	r2, [pc, #108]	; (8103960 <TIM_OC3_SetConfig+0xfc>)
 81038f2:	4293      	cmp	r3, r2
 81038f4:	d00b      	beq.n	810390e <TIM_OC3_SetConfig+0xaa>
 81038f6:	687b      	ldr	r3, [r7, #4]
 81038f8:	4a1a      	ldr	r2, [pc, #104]	; (8103964 <TIM_OC3_SetConfig+0x100>)
 81038fa:	4293      	cmp	r3, r2
 81038fc:	d007      	beq.n	810390e <TIM_OC3_SetConfig+0xaa>
 81038fe:	687b      	ldr	r3, [r7, #4]
 8103900:	4a19      	ldr	r2, [pc, #100]	; (8103968 <TIM_OC3_SetConfig+0x104>)
 8103902:	4293      	cmp	r3, r2
 8103904:	d003      	beq.n	810390e <TIM_OC3_SetConfig+0xaa>
 8103906:	687b      	ldr	r3, [r7, #4]
 8103908:	4a18      	ldr	r2, [pc, #96]	; (810396c <TIM_OC3_SetConfig+0x108>)
 810390a:	4293      	cmp	r3, r2
 810390c:	d113      	bne.n	8103936 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 810390e:	693b      	ldr	r3, [r7, #16]
 8103910:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8103914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8103916:	693b      	ldr	r3, [r7, #16]
 8103918:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 810391c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 810391e:	683b      	ldr	r3, [r7, #0]
 8103920:	695b      	ldr	r3, [r3, #20]
 8103922:	011b      	lsls	r3, r3, #4
 8103924:	693a      	ldr	r2, [r7, #16]
 8103926:	4313      	orrs	r3, r2
 8103928:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 810392a:	683b      	ldr	r3, [r7, #0]
 810392c:	699b      	ldr	r3, [r3, #24]
 810392e:	011b      	lsls	r3, r3, #4
 8103930:	693a      	ldr	r2, [r7, #16]
 8103932:	4313      	orrs	r3, r2
 8103934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8103936:	687b      	ldr	r3, [r7, #4]
 8103938:	693a      	ldr	r2, [r7, #16]
 810393a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810393c:	687b      	ldr	r3, [r7, #4]
 810393e:	68fa      	ldr	r2, [r7, #12]
 8103940:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8103942:	683b      	ldr	r3, [r7, #0]
 8103944:	685a      	ldr	r2, [r3, #4]
 8103946:	687b      	ldr	r3, [r7, #4]
 8103948:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810394a:	687b      	ldr	r3, [r7, #4]
 810394c:	697a      	ldr	r2, [r7, #20]
 810394e:	621a      	str	r2, [r3, #32]
}
 8103950:	bf00      	nop
 8103952:	371c      	adds	r7, #28
 8103954:	46bd      	mov	sp, r7
 8103956:	f85d 7b04 	ldr.w	r7, [sp], #4
 810395a:	4770      	bx	lr
 810395c:	40010000 	.word	0x40010000
 8103960:	40010400 	.word	0x40010400
 8103964:	40014000 	.word	0x40014000
 8103968:	40014400 	.word	0x40014400
 810396c:	40014800 	.word	0x40014800

08103970 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8103970:	b480      	push	{r7}
 8103972:	b087      	sub	sp, #28
 8103974:	af00      	add	r7, sp, #0
 8103976:	6078      	str	r0, [r7, #4]
 8103978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 810397a:	687b      	ldr	r3, [r7, #4]
 810397c:	6a1b      	ldr	r3, [r3, #32]
 810397e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8103982:	687b      	ldr	r3, [r7, #4]
 8103984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8103986:	687b      	ldr	r3, [r7, #4]
 8103988:	6a1b      	ldr	r3, [r3, #32]
 810398a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810398c:	687b      	ldr	r3, [r7, #4]
 810398e:	685b      	ldr	r3, [r3, #4]
 8103990:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8103992:	687b      	ldr	r3, [r7, #4]
 8103994:	69db      	ldr	r3, [r3, #28]
 8103996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8103998:	68fb      	ldr	r3, [r7, #12]
 810399a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 810399e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 81039a0:	68fb      	ldr	r3, [r7, #12]
 81039a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81039a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 81039a8:	683b      	ldr	r3, [r7, #0]
 81039aa:	681b      	ldr	r3, [r3, #0]
 81039ac:	021b      	lsls	r3, r3, #8
 81039ae:	68fa      	ldr	r2, [r7, #12]
 81039b0:	4313      	orrs	r3, r2
 81039b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 81039b4:	693b      	ldr	r3, [r7, #16]
 81039b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 81039ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 81039bc:	683b      	ldr	r3, [r7, #0]
 81039be:	689b      	ldr	r3, [r3, #8]
 81039c0:	031b      	lsls	r3, r3, #12
 81039c2:	693a      	ldr	r2, [r7, #16]
 81039c4:	4313      	orrs	r3, r2
 81039c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81039c8:	687b      	ldr	r3, [r7, #4]
 81039ca:	4a18      	ldr	r2, [pc, #96]	; (8103a2c <TIM_OC4_SetConfig+0xbc>)
 81039cc:	4293      	cmp	r3, r2
 81039ce:	d00f      	beq.n	81039f0 <TIM_OC4_SetConfig+0x80>
 81039d0:	687b      	ldr	r3, [r7, #4]
 81039d2:	4a17      	ldr	r2, [pc, #92]	; (8103a30 <TIM_OC4_SetConfig+0xc0>)
 81039d4:	4293      	cmp	r3, r2
 81039d6:	d00b      	beq.n	81039f0 <TIM_OC4_SetConfig+0x80>
 81039d8:	687b      	ldr	r3, [r7, #4]
 81039da:	4a16      	ldr	r2, [pc, #88]	; (8103a34 <TIM_OC4_SetConfig+0xc4>)
 81039dc:	4293      	cmp	r3, r2
 81039de:	d007      	beq.n	81039f0 <TIM_OC4_SetConfig+0x80>
 81039e0:	687b      	ldr	r3, [r7, #4]
 81039e2:	4a15      	ldr	r2, [pc, #84]	; (8103a38 <TIM_OC4_SetConfig+0xc8>)
 81039e4:	4293      	cmp	r3, r2
 81039e6:	d003      	beq.n	81039f0 <TIM_OC4_SetConfig+0x80>
 81039e8:	687b      	ldr	r3, [r7, #4]
 81039ea:	4a14      	ldr	r2, [pc, #80]	; (8103a3c <TIM_OC4_SetConfig+0xcc>)
 81039ec:	4293      	cmp	r3, r2
 81039ee:	d109      	bne.n	8103a04 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 81039f0:	697b      	ldr	r3, [r7, #20]
 81039f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 81039f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 81039f8:	683b      	ldr	r3, [r7, #0]
 81039fa:	695b      	ldr	r3, [r3, #20]
 81039fc:	019b      	lsls	r3, r3, #6
 81039fe:	697a      	ldr	r2, [r7, #20]
 8103a00:	4313      	orrs	r3, r2
 8103a02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8103a04:	687b      	ldr	r3, [r7, #4]
 8103a06:	697a      	ldr	r2, [r7, #20]
 8103a08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8103a0a:	687b      	ldr	r3, [r7, #4]
 8103a0c:	68fa      	ldr	r2, [r7, #12]
 8103a0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8103a10:	683b      	ldr	r3, [r7, #0]
 8103a12:	685a      	ldr	r2, [r3, #4]
 8103a14:	687b      	ldr	r3, [r7, #4]
 8103a16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8103a18:	687b      	ldr	r3, [r7, #4]
 8103a1a:	693a      	ldr	r2, [r7, #16]
 8103a1c:	621a      	str	r2, [r3, #32]
}
 8103a1e:	bf00      	nop
 8103a20:	371c      	adds	r7, #28
 8103a22:	46bd      	mov	sp, r7
 8103a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a28:	4770      	bx	lr
 8103a2a:	bf00      	nop
 8103a2c:	40010000 	.word	0x40010000
 8103a30:	40010400 	.word	0x40010400
 8103a34:	40014000 	.word	0x40014000
 8103a38:	40014400 	.word	0x40014400
 8103a3c:	40014800 	.word	0x40014800

08103a40 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8103a40:	b480      	push	{r7}
 8103a42:	b087      	sub	sp, #28
 8103a44:	af00      	add	r7, sp, #0
 8103a46:	6078      	str	r0, [r7, #4]
 8103a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8103a4a:	687b      	ldr	r3, [r7, #4]
 8103a4c:	6a1b      	ldr	r3, [r3, #32]
 8103a4e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8103a52:	687b      	ldr	r3, [r7, #4]
 8103a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8103a56:	687b      	ldr	r3, [r7, #4]
 8103a58:	6a1b      	ldr	r3, [r3, #32]
 8103a5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8103a5c:	687b      	ldr	r3, [r7, #4]
 8103a5e:	685b      	ldr	r3, [r3, #4]
 8103a60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8103a62:	687b      	ldr	r3, [r7, #4]
 8103a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8103a68:	68fb      	ldr	r3, [r7, #12]
 8103a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8103a6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8103a70:	683b      	ldr	r3, [r7, #0]
 8103a72:	681b      	ldr	r3, [r3, #0]
 8103a74:	68fa      	ldr	r2, [r7, #12]
 8103a76:	4313      	orrs	r3, r2
 8103a78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8103a7a:	693b      	ldr	r3, [r7, #16]
 8103a7c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8103a80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8103a82:	683b      	ldr	r3, [r7, #0]
 8103a84:	689b      	ldr	r3, [r3, #8]
 8103a86:	041b      	lsls	r3, r3, #16
 8103a88:	693a      	ldr	r2, [r7, #16]
 8103a8a:	4313      	orrs	r3, r2
 8103a8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8103a8e:	687b      	ldr	r3, [r7, #4]
 8103a90:	4a17      	ldr	r2, [pc, #92]	; (8103af0 <TIM_OC5_SetConfig+0xb0>)
 8103a92:	4293      	cmp	r3, r2
 8103a94:	d00f      	beq.n	8103ab6 <TIM_OC5_SetConfig+0x76>
 8103a96:	687b      	ldr	r3, [r7, #4]
 8103a98:	4a16      	ldr	r2, [pc, #88]	; (8103af4 <TIM_OC5_SetConfig+0xb4>)
 8103a9a:	4293      	cmp	r3, r2
 8103a9c:	d00b      	beq.n	8103ab6 <TIM_OC5_SetConfig+0x76>
 8103a9e:	687b      	ldr	r3, [r7, #4]
 8103aa0:	4a15      	ldr	r2, [pc, #84]	; (8103af8 <TIM_OC5_SetConfig+0xb8>)
 8103aa2:	4293      	cmp	r3, r2
 8103aa4:	d007      	beq.n	8103ab6 <TIM_OC5_SetConfig+0x76>
 8103aa6:	687b      	ldr	r3, [r7, #4]
 8103aa8:	4a14      	ldr	r2, [pc, #80]	; (8103afc <TIM_OC5_SetConfig+0xbc>)
 8103aaa:	4293      	cmp	r3, r2
 8103aac:	d003      	beq.n	8103ab6 <TIM_OC5_SetConfig+0x76>
 8103aae:	687b      	ldr	r3, [r7, #4]
 8103ab0:	4a13      	ldr	r2, [pc, #76]	; (8103b00 <TIM_OC5_SetConfig+0xc0>)
 8103ab2:	4293      	cmp	r3, r2
 8103ab4:	d109      	bne.n	8103aca <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8103ab6:	697b      	ldr	r3, [r7, #20]
 8103ab8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8103abc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8103abe:	683b      	ldr	r3, [r7, #0]
 8103ac0:	695b      	ldr	r3, [r3, #20]
 8103ac2:	021b      	lsls	r3, r3, #8
 8103ac4:	697a      	ldr	r2, [r7, #20]
 8103ac6:	4313      	orrs	r3, r2
 8103ac8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8103aca:	687b      	ldr	r3, [r7, #4]
 8103acc:	697a      	ldr	r2, [r7, #20]
 8103ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8103ad0:	687b      	ldr	r3, [r7, #4]
 8103ad2:	68fa      	ldr	r2, [r7, #12]
 8103ad4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8103ad6:	683b      	ldr	r3, [r7, #0]
 8103ad8:	685a      	ldr	r2, [r3, #4]
 8103ada:	687b      	ldr	r3, [r7, #4]
 8103adc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8103ade:	687b      	ldr	r3, [r7, #4]
 8103ae0:	693a      	ldr	r2, [r7, #16]
 8103ae2:	621a      	str	r2, [r3, #32]
}
 8103ae4:	bf00      	nop
 8103ae6:	371c      	adds	r7, #28
 8103ae8:	46bd      	mov	sp, r7
 8103aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103aee:	4770      	bx	lr
 8103af0:	40010000 	.word	0x40010000
 8103af4:	40010400 	.word	0x40010400
 8103af8:	40014000 	.word	0x40014000
 8103afc:	40014400 	.word	0x40014400
 8103b00:	40014800 	.word	0x40014800

08103b04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8103b04:	b480      	push	{r7}
 8103b06:	b087      	sub	sp, #28
 8103b08:	af00      	add	r7, sp, #0
 8103b0a:	6078      	str	r0, [r7, #4]
 8103b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8103b0e:	687b      	ldr	r3, [r7, #4]
 8103b10:	6a1b      	ldr	r3, [r3, #32]
 8103b12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8103b16:	687b      	ldr	r3, [r7, #4]
 8103b18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8103b1a:	687b      	ldr	r3, [r7, #4]
 8103b1c:	6a1b      	ldr	r3, [r3, #32]
 8103b1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8103b20:	687b      	ldr	r3, [r7, #4]
 8103b22:	685b      	ldr	r3, [r3, #4]
 8103b24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8103b26:	687b      	ldr	r3, [r7, #4]
 8103b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8103b2c:	68fb      	ldr	r3, [r7, #12]
 8103b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8103b32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8103b34:	683b      	ldr	r3, [r7, #0]
 8103b36:	681b      	ldr	r3, [r3, #0]
 8103b38:	021b      	lsls	r3, r3, #8
 8103b3a:	68fa      	ldr	r2, [r7, #12]
 8103b3c:	4313      	orrs	r3, r2
 8103b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8103b40:	693b      	ldr	r3, [r7, #16]
 8103b42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8103b46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8103b48:	683b      	ldr	r3, [r7, #0]
 8103b4a:	689b      	ldr	r3, [r3, #8]
 8103b4c:	051b      	lsls	r3, r3, #20
 8103b4e:	693a      	ldr	r2, [r7, #16]
 8103b50:	4313      	orrs	r3, r2
 8103b52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8103b54:	687b      	ldr	r3, [r7, #4]
 8103b56:	4a18      	ldr	r2, [pc, #96]	; (8103bb8 <TIM_OC6_SetConfig+0xb4>)
 8103b58:	4293      	cmp	r3, r2
 8103b5a:	d00f      	beq.n	8103b7c <TIM_OC6_SetConfig+0x78>
 8103b5c:	687b      	ldr	r3, [r7, #4]
 8103b5e:	4a17      	ldr	r2, [pc, #92]	; (8103bbc <TIM_OC6_SetConfig+0xb8>)
 8103b60:	4293      	cmp	r3, r2
 8103b62:	d00b      	beq.n	8103b7c <TIM_OC6_SetConfig+0x78>
 8103b64:	687b      	ldr	r3, [r7, #4]
 8103b66:	4a16      	ldr	r2, [pc, #88]	; (8103bc0 <TIM_OC6_SetConfig+0xbc>)
 8103b68:	4293      	cmp	r3, r2
 8103b6a:	d007      	beq.n	8103b7c <TIM_OC6_SetConfig+0x78>
 8103b6c:	687b      	ldr	r3, [r7, #4]
 8103b6e:	4a15      	ldr	r2, [pc, #84]	; (8103bc4 <TIM_OC6_SetConfig+0xc0>)
 8103b70:	4293      	cmp	r3, r2
 8103b72:	d003      	beq.n	8103b7c <TIM_OC6_SetConfig+0x78>
 8103b74:	687b      	ldr	r3, [r7, #4]
 8103b76:	4a14      	ldr	r2, [pc, #80]	; (8103bc8 <TIM_OC6_SetConfig+0xc4>)
 8103b78:	4293      	cmp	r3, r2
 8103b7a:	d109      	bne.n	8103b90 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8103b7c:	697b      	ldr	r3, [r7, #20]
 8103b7e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8103b82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8103b84:	683b      	ldr	r3, [r7, #0]
 8103b86:	695b      	ldr	r3, [r3, #20]
 8103b88:	029b      	lsls	r3, r3, #10
 8103b8a:	697a      	ldr	r2, [r7, #20]
 8103b8c:	4313      	orrs	r3, r2
 8103b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8103b90:	687b      	ldr	r3, [r7, #4]
 8103b92:	697a      	ldr	r2, [r7, #20]
 8103b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8103b96:	687b      	ldr	r3, [r7, #4]
 8103b98:	68fa      	ldr	r2, [r7, #12]
 8103b9a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8103b9c:	683b      	ldr	r3, [r7, #0]
 8103b9e:	685a      	ldr	r2, [r3, #4]
 8103ba0:	687b      	ldr	r3, [r7, #4]
 8103ba2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8103ba4:	687b      	ldr	r3, [r7, #4]
 8103ba6:	693a      	ldr	r2, [r7, #16]
 8103ba8:	621a      	str	r2, [r3, #32]
}
 8103baa:	bf00      	nop
 8103bac:	371c      	adds	r7, #28
 8103bae:	46bd      	mov	sp, r7
 8103bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bb4:	4770      	bx	lr
 8103bb6:	bf00      	nop
 8103bb8:	40010000 	.word	0x40010000
 8103bbc:	40010400 	.word	0x40010400
 8103bc0:	40014000 	.word	0x40014000
 8103bc4:	40014400 	.word	0x40014400
 8103bc8:	40014800 	.word	0x40014800

08103bcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8103bcc:	b480      	push	{r7}
 8103bce:	b085      	sub	sp, #20
 8103bd0:	af00      	add	r7, sp, #0
 8103bd2:	6078      	str	r0, [r7, #4]
 8103bd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8103bd6:	687b      	ldr	r3, [r7, #4]
 8103bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8103bdc:	2b01      	cmp	r3, #1
 8103bde:	d101      	bne.n	8103be4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8103be0:	2302      	movs	r3, #2
 8103be2:	e068      	b.n	8103cb6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8103be4:	687b      	ldr	r3, [r7, #4]
 8103be6:	2201      	movs	r2, #1
 8103be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8103bec:	687b      	ldr	r3, [r7, #4]
 8103bee:	2202      	movs	r2, #2
 8103bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8103bf4:	687b      	ldr	r3, [r7, #4]
 8103bf6:	681b      	ldr	r3, [r3, #0]
 8103bf8:	685b      	ldr	r3, [r3, #4]
 8103bfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8103bfc:	687b      	ldr	r3, [r7, #4]
 8103bfe:	681b      	ldr	r3, [r3, #0]
 8103c00:	689b      	ldr	r3, [r3, #8]
 8103c02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8103c04:	687b      	ldr	r3, [r7, #4]
 8103c06:	681b      	ldr	r3, [r3, #0]
 8103c08:	4a2e      	ldr	r2, [pc, #184]	; (8103cc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8103c0a:	4293      	cmp	r3, r2
 8103c0c:	d004      	beq.n	8103c18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8103c0e:	687b      	ldr	r3, [r7, #4]
 8103c10:	681b      	ldr	r3, [r3, #0]
 8103c12:	4a2d      	ldr	r2, [pc, #180]	; (8103cc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8103c14:	4293      	cmp	r3, r2
 8103c16:	d108      	bne.n	8103c2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8103c18:	68fb      	ldr	r3, [r7, #12]
 8103c1a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8103c1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8103c20:	683b      	ldr	r3, [r7, #0]
 8103c22:	685b      	ldr	r3, [r3, #4]
 8103c24:	68fa      	ldr	r2, [r7, #12]
 8103c26:	4313      	orrs	r3, r2
 8103c28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8103c2a:	68fb      	ldr	r3, [r7, #12]
 8103c2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8103c30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8103c32:	683b      	ldr	r3, [r7, #0]
 8103c34:	681b      	ldr	r3, [r3, #0]
 8103c36:	68fa      	ldr	r2, [r7, #12]
 8103c38:	4313      	orrs	r3, r2
 8103c3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8103c3c:	687b      	ldr	r3, [r7, #4]
 8103c3e:	681b      	ldr	r3, [r3, #0]
 8103c40:	68fa      	ldr	r2, [r7, #12]
 8103c42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8103c44:	687b      	ldr	r3, [r7, #4]
 8103c46:	681b      	ldr	r3, [r3, #0]
 8103c48:	4a1e      	ldr	r2, [pc, #120]	; (8103cc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8103c4a:	4293      	cmp	r3, r2
 8103c4c:	d01d      	beq.n	8103c8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8103c4e:	687b      	ldr	r3, [r7, #4]
 8103c50:	681b      	ldr	r3, [r3, #0]
 8103c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103c56:	d018      	beq.n	8103c8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8103c58:	687b      	ldr	r3, [r7, #4]
 8103c5a:	681b      	ldr	r3, [r3, #0]
 8103c5c:	4a1b      	ldr	r2, [pc, #108]	; (8103ccc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8103c5e:	4293      	cmp	r3, r2
 8103c60:	d013      	beq.n	8103c8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8103c62:	687b      	ldr	r3, [r7, #4]
 8103c64:	681b      	ldr	r3, [r3, #0]
 8103c66:	4a1a      	ldr	r2, [pc, #104]	; (8103cd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8103c68:	4293      	cmp	r3, r2
 8103c6a:	d00e      	beq.n	8103c8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8103c6c:	687b      	ldr	r3, [r7, #4]
 8103c6e:	681b      	ldr	r3, [r3, #0]
 8103c70:	4a18      	ldr	r2, [pc, #96]	; (8103cd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8103c72:	4293      	cmp	r3, r2
 8103c74:	d009      	beq.n	8103c8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8103c76:	687b      	ldr	r3, [r7, #4]
 8103c78:	681b      	ldr	r3, [r3, #0]
 8103c7a:	4a13      	ldr	r2, [pc, #76]	; (8103cc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8103c7c:	4293      	cmp	r3, r2
 8103c7e:	d004      	beq.n	8103c8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8103c80:	687b      	ldr	r3, [r7, #4]
 8103c82:	681b      	ldr	r3, [r3, #0]
 8103c84:	4a14      	ldr	r2, [pc, #80]	; (8103cd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8103c86:	4293      	cmp	r3, r2
 8103c88:	d10c      	bne.n	8103ca4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8103c8a:	68bb      	ldr	r3, [r7, #8]
 8103c8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8103c90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8103c92:	683b      	ldr	r3, [r7, #0]
 8103c94:	689b      	ldr	r3, [r3, #8]
 8103c96:	68ba      	ldr	r2, [r7, #8]
 8103c98:	4313      	orrs	r3, r2
 8103c9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8103c9c:	687b      	ldr	r3, [r7, #4]
 8103c9e:	681b      	ldr	r3, [r3, #0]
 8103ca0:	68ba      	ldr	r2, [r7, #8]
 8103ca2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8103ca4:	687b      	ldr	r3, [r7, #4]
 8103ca6:	2201      	movs	r2, #1
 8103ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8103cac:	687b      	ldr	r3, [r7, #4]
 8103cae:	2200      	movs	r2, #0
 8103cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8103cb4:	2300      	movs	r3, #0
}
 8103cb6:	4618      	mov	r0, r3
 8103cb8:	3714      	adds	r7, #20
 8103cba:	46bd      	mov	sp, r7
 8103cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103cc0:	4770      	bx	lr
 8103cc2:	bf00      	nop
 8103cc4:	40010000 	.word	0x40010000
 8103cc8:	40010400 	.word	0x40010400
 8103ccc:	40000400 	.word	0x40000400
 8103cd0:	40000800 	.word	0x40000800
 8103cd4:	40000c00 	.word	0x40000c00
 8103cd8:	40001800 	.word	0x40001800

08103cdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8103cdc:	b480      	push	{r7}
 8103cde:	b083      	sub	sp, #12
 8103ce0:	af00      	add	r7, sp, #0
 8103ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8103ce4:	bf00      	nop
 8103ce6:	370c      	adds	r7, #12
 8103ce8:	46bd      	mov	sp, r7
 8103cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103cee:	4770      	bx	lr

08103cf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8103cf0:	b480      	push	{r7}
 8103cf2:	b083      	sub	sp, #12
 8103cf4:	af00      	add	r7, sp, #0
 8103cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8103cf8:	bf00      	nop
 8103cfa:	370c      	adds	r7, #12
 8103cfc:	46bd      	mov	sp, r7
 8103cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d02:	4770      	bx	lr

08103d04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8103d04:	b480      	push	{r7}
 8103d06:	b083      	sub	sp, #12
 8103d08:	af00      	add	r7, sp, #0
 8103d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8103d0c:	bf00      	nop
 8103d0e:	370c      	adds	r7, #12
 8103d10:	46bd      	mov	sp, r7
 8103d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d16:	4770      	bx	lr

08103d18 <__NVIC_SetPriority>:
{
 8103d18:	b480      	push	{r7}
 8103d1a:	b083      	sub	sp, #12
 8103d1c:	af00      	add	r7, sp, #0
 8103d1e:	4603      	mov	r3, r0
 8103d20:	6039      	str	r1, [r7, #0]
 8103d22:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103d24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103d28:	2b00      	cmp	r3, #0
 8103d2a:	db0a      	blt.n	8103d42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103d2c:	683b      	ldr	r3, [r7, #0]
 8103d2e:	b2da      	uxtb	r2, r3
 8103d30:	490c      	ldr	r1, [pc, #48]	; (8103d64 <__NVIC_SetPriority+0x4c>)
 8103d32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103d36:	0112      	lsls	r2, r2, #4
 8103d38:	b2d2      	uxtb	r2, r2
 8103d3a:	440b      	add	r3, r1
 8103d3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8103d40:	e00a      	b.n	8103d58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103d42:	683b      	ldr	r3, [r7, #0]
 8103d44:	b2da      	uxtb	r2, r3
 8103d46:	4908      	ldr	r1, [pc, #32]	; (8103d68 <__NVIC_SetPriority+0x50>)
 8103d48:	88fb      	ldrh	r3, [r7, #6]
 8103d4a:	f003 030f 	and.w	r3, r3, #15
 8103d4e:	3b04      	subs	r3, #4
 8103d50:	0112      	lsls	r2, r2, #4
 8103d52:	b2d2      	uxtb	r2, r2
 8103d54:	440b      	add	r3, r1
 8103d56:	761a      	strb	r2, [r3, #24]
}
 8103d58:	bf00      	nop
 8103d5a:	370c      	adds	r7, #12
 8103d5c:	46bd      	mov	sp, r7
 8103d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d62:	4770      	bx	lr
 8103d64:	e000e100 	.word	0xe000e100
 8103d68:	e000ed00 	.word	0xe000ed00

08103d6c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8103d6c:	b580      	push	{r7, lr}
 8103d6e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8103d70:	4b05      	ldr	r3, [pc, #20]	; (8103d88 <SysTick_Handler+0x1c>)
 8103d72:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8103d74:	f001 ffd4 	bl	8105d20 <xTaskGetSchedulerState>
 8103d78:	4603      	mov	r3, r0
 8103d7a:	2b01      	cmp	r3, #1
 8103d7c:	d001      	beq.n	8103d82 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8103d7e:	f000 fc0b 	bl	8104598 <xPortSysTickHandler>
  }
}
 8103d82:	bf00      	nop
 8103d84:	bd80      	pop	{r7, pc}
 8103d86:	bf00      	nop
 8103d88:	e000e010 	.word	0xe000e010

08103d8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8103d8c:	b580      	push	{r7, lr}
 8103d8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8103d90:	2100      	movs	r1, #0
 8103d92:	f06f 0004 	mvn.w	r0, #4
 8103d96:	f7ff ffbf 	bl	8103d18 <__NVIC_SetPriority>
#endif
}
 8103d9a:	bf00      	nop
 8103d9c:	bd80      	pop	{r7, pc}
	...

08103da0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8103da0:	b480      	push	{r7}
 8103da2:	b083      	sub	sp, #12
 8103da4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8103da6:	f3ef 8305 	mrs	r3, IPSR
 8103daa:	603b      	str	r3, [r7, #0]
  return(result);
 8103dac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8103dae:	2b00      	cmp	r3, #0
 8103db0:	d003      	beq.n	8103dba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8103db2:	f06f 0305 	mvn.w	r3, #5
 8103db6:	607b      	str	r3, [r7, #4]
 8103db8:	e00c      	b.n	8103dd4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8103dba:	4b0a      	ldr	r3, [pc, #40]	; (8103de4 <osKernelInitialize+0x44>)
 8103dbc:	681b      	ldr	r3, [r3, #0]
 8103dbe:	2b00      	cmp	r3, #0
 8103dc0:	d105      	bne.n	8103dce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8103dc2:	4b08      	ldr	r3, [pc, #32]	; (8103de4 <osKernelInitialize+0x44>)
 8103dc4:	2201      	movs	r2, #1
 8103dc6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8103dc8:	2300      	movs	r3, #0
 8103dca:	607b      	str	r3, [r7, #4]
 8103dcc:	e002      	b.n	8103dd4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8103dce:	f04f 33ff 	mov.w	r3, #4294967295
 8103dd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8103dd4:	687b      	ldr	r3, [r7, #4]
}
 8103dd6:	4618      	mov	r0, r3
 8103dd8:	370c      	adds	r7, #12
 8103dda:	46bd      	mov	sp, r7
 8103ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103de0:	4770      	bx	lr
 8103de2:	bf00      	nop
 8103de4:	10000144 	.word	0x10000144

08103de8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8103de8:	b580      	push	{r7, lr}
 8103dea:	b082      	sub	sp, #8
 8103dec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8103dee:	f3ef 8305 	mrs	r3, IPSR
 8103df2:	603b      	str	r3, [r7, #0]
  return(result);
 8103df4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8103df6:	2b00      	cmp	r3, #0
 8103df8:	d003      	beq.n	8103e02 <osKernelStart+0x1a>
    stat = osErrorISR;
 8103dfa:	f06f 0305 	mvn.w	r3, #5
 8103dfe:	607b      	str	r3, [r7, #4]
 8103e00:	e010      	b.n	8103e24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8103e02:	4b0b      	ldr	r3, [pc, #44]	; (8103e30 <osKernelStart+0x48>)
 8103e04:	681b      	ldr	r3, [r3, #0]
 8103e06:	2b01      	cmp	r3, #1
 8103e08:	d109      	bne.n	8103e1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8103e0a:	f7ff ffbf 	bl	8103d8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8103e0e:	4b08      	ldr	r3, [pc, #32]	; (8103e30 <osKernelStart+0x48>)
 8103e10:	2202      	movs	r2, #2
 8103e12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8103e14:	f001 fb28 	bl	8105468 <vTaskStartScheduler>
      stat = osOK;
 8103e18:	2300      	movs	r3, #0
 8103e1a:	607b      	str	r3, [r7, #4]
 8103e1c:	e002      	b.n	8103e24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8103e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8103e22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8103e24:	687b      	ldr	r3, [r7, #4]
}
 8103e26:	4618      	mov	r0, r3
 8103e28:	3708      	adds	r7, #8
 8103e2a:	46bd      	mov	sp, r7
 8103e2c:	bd80      	pop	{r7, pc}
 8103e2e:	bf00      	nop
 8103e30:	10000144 	.word	0x10000144

08103e34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8103e34:	b580      	push	{r7, lr}
 8103e36:	b08e      	sub	sp, #56	; 0x38
 8103e38:	af04      	add	r7, sp, #16
 8103e3a:	60f8      	str	r0, [r7, #12]
 8103e3c:	60b9      	str	r1, [r7, #8]
 8103e3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8103e40:	2300      	movs	r3, #0
 8103e42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8103e44:	f3ef 8305 	mrs	r3, IPSR
 8103e48:	617b      	str	r3, [r7, #20]
  return(result);
 8103e4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8103e4c:	2b00      	cmp	r3, #0
 8103e4e:	d17e      	bne.n	8103f4e <osThreadNew+0x11a>
 8103e50:	68fb      	ldr	r3, [r7, #12]
 8103e52:	2b00      	cmp	r3, #0
 8103e54:	d07b      	beq.n	8103f4e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8103e56:	2380      	movs	r3, #128	; 0x80
 8103e58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8103e5a:	2318      	movs	r3, #24
 8103e5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8103e5e:	2300      	movs	r3, #0
 8103e60:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8103e62:	f04f 33ff 	mov.w	r3, #4294967295
 8103e66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8103e68:	687b      	ldr	r3, [r7, #4]
 8103e6a:	2b00      	cmp	r3, #0
 8103e6c:	d045      	beq.n	8103efa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8103e6e:	687b      	ldr	r3, [r7, #4]
 8103e70:	681b      	ldr	r3, [r3, #0]
 8103e72:	2b00      	cmp	r3, #0
 8103e74:	d002      	beq.n	8103e7c <osThreadNew+0x48>
        name = attr->name;
 8103e76:	687b      	ldr	r3, [r7, #4]
 8103e78:	681b      	ldr	r3, [r3, #0]
 8103e7a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8103e7c:	687b      	ldr	r3, [r7, #4]
 8103e7e:	699b      	ldr	r3, [r3, #24]
 8103e80:	2b00      	cmp	r3, #0
 8103e82:	d002      	beq.n	8103e8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8103e84:	687b      	ldr	r3, [r7, #4]
 8103e86:	699b      	ldr	r3, [r3, #24]
 8103e88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8103e8a:	69fb      	ldr	r3, [r7, #28]
 8103e8c:	2b00      	cmp	r3, #0
 8103e8e:	d008      	beq.n	8103ea2 <osThreadNew+0x6e>
 8103e90:	69fb      	ldr	r3, [r7, #28]
 8103e92:	2b38      	cmp	r3, #56	; 0x38
 8103e94:	d805      	bhi.n	8103ea2 <osThreadNew+0x6e>
 8103e96:	687b      	ldr	r3, [r7, #4]
 8103e98:	685b      	ldr	r3, [r3, #4]
 8103e9a:	f003 0301 	and.w	r3, r3, #1
 8103e9e:	2b00      	cmp	r3, #0
 8103ea0:	d001      	beq.n	8103ea6 <osThreadNew+0x72>
        return (NULL);
 8103ea2:	2300      	movs	r3, #0
 8103ea4:	e054      	b.n	8103f50 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8103ea6:	687b      	ldr	r3, [r7, #4]
 8103ea8:	695b      	ldr	r3, [r3, #20]
 8103eaa:	2b00      	cmp	r3, #0
 8103eac:	d003      	beq.n	8103eb6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8103eae:	687b      	ldr	r3, [r7, #4]
 8103eb0:	695b      	ldr	r3, [r3, #20]
 8103eb2:	089b      	lsrs	r3, r3, #2
 8103eb4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8103eb6:	687b      	ldr	r3, [r7, #4]
 8103eb8:	689b      	ldr	r3, [r3, #8]
 8103eba:	2b00      	cmp	r3, #0
 8103ebc:	d00e      	beq.n	8103edc <osThreadNew+0xa8>
 8103ebe:	687b      	ldr	r3, [r7, #4]
 8103ec0:	68db      	ldr	r3, [r3, #12]
 8103ec2:	2bbb      	cmp	r3, #187	; 0xbb
 8103ec4:	d90a      	bls.n	8103edc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8103ec6:	687b      	ldr	r3, [r7, #4]
 8103ec8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8103eca:	2b00      	cmp	r3, #0
 8103ecc:	d006      	beq.n	8103edc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8103ece:	687b      	ldr	r3, [r7, #4]
 8103ed0:	695b      	ldr	r3, [r3, #20]
 8103ed2:	2b00      	cmp	r3, #0
 8103ed4:	d002      	beq.n	8103edc <osThreadNew+0xa8>
        mem = 1;
 8103ed6:	2301      	movs	r3, #1
 8103ed8:	61bb      	str	r3, [r7, #24]
 8103eda:	e010      	b.n	8103efe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8103edc:	687b      	ldr	r3, [r7, #4]
 8103ede:	689b      	ldr	r3, [r3, #8]
 8103ee0:	2b00      	cmp	r3, #0
 8103ee2:	d10c      	bne.n	8103efe <osThreadNew+0xca>
 8103ee4:	687b      	ldr	r3, [r7, #4]
 8103ee6:	68db      	ldr	r3, [r3, #12]
 8103ee8:	2b00      	cmp	r3, #0
 8103eea:	d108      	bne.n	8103efe <osThreadNew+0xca>
 8103eec:	687b      	ldr	r3, [r7, #4]
 8103eee:	691b      	ldr	r3, [r3, #16]
 8103ef0:	2b00      	cmp	r3, #0
 8103ef2:	d104      	bne.n	8103efe <osThreadNew+0xca>
          mem = 0;
 8103ef4:	2300      	movs	r3, #0
 8103ef6:	61bb      	str	r3, [r7, #24]
 8103ef8:	e001      	b.n	8103efe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8103efa:	2300      	movs	r3, #0
 8103efc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8103efe:	69bb      	ldr	r3, [r7, #24]
 8103f00:	2b01      	cmp	r3, #1
 8103f02:	d110      	bne.n	8103f26 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8103f04:	687b      	ldr	r3, [r7, #4]
 8103f06:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8103f08:	687a      	ldr	r2, [r7, #4]
 8103f0a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8103f0c:	9202      	str	r2, [sp, #8]
 8103f0e:	9301      	str	r3, [sp, #4]
 8103f10:	69fb      	ldr	r3, [r7, #28]
 8103f12:	9300      	str	r3, [sp, #0]
 8103f14:	68bb      	ldr	r3, [r7, #8]
 8103f16:	6a3a      	ldr	r2, [r7, #32]
 8103f18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8103f1a:	68f8      	ldr	r0, [r7, #12]
 8103f1c:	f001 f8b8 	bl	8105090 <xTaskCreateStatic>
 8103f20:	4603      	mov	r3, r0
 8103f22:	613b      	str	r3, [r7, #16]
 8103f24:	e013      	b.n	8103f4e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8103f26:	69bb      	ldr	r3, [r7, #24]
 8103f28:	2b00      	cmp	r3, #0
 8103f2a:	d110      	bne.n	8103f4e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8103f2c:	6a3b      	ldr	r3, [r7, #32]
 8103f2e:	b29a      	uxth	r2, r3
 8103f30:	f107 0310 	add.w	r3, r7, #16
 8103f34:	9301      	str	r3, [sp, #4]
 8103f36:	69fb      	ldr	r3, [r7, #28]
 8103f38:	9300      	str	r3, [sp, #0]
 8103f3a:	68bb      	ldr	r3, [r7, #8]
 8103f3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8103f3e:	68f8      	ldr	r0, [r7, #12]
 8103f40:	f001 f903 	bl	810514a <xTaskCreate>
 8103f44:	4603      	mov	r3, r0
 8103f46:	2b01      	cmp	r3, #1
 8103f48:	d001      	beq.n	8103f4e <osThreadNew+0x11a>
            hTask = NULL;
 8103f4a:	2300      	movs	r3, #0
 8103f4c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8103f4e:	693b      	ldr	r3, [r7, #16]
}
 8103f50:	4618      	mov	r0, r3
 8103f52:	3728      	adds	r7, #40	; 0x28
 8103f54:	46bd      	mov	sp, r7
 8103f56:	bd80      	pop	{r7, pc}

08103f58 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8103f58:	b580      	push	{r7, lr}
 8103f5a:	b084      	sub	sp, #16
 8103f5c:	af00      	add	r7, sp, #0
 8103f5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8103f60:	f3ef 8305 	mrs	r3, IPSR
 8103f64:	60bb      	str	r3, [r7, #8]
  return(result);
 8103f66:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8103f68:	2b00      	cmp	r3, #0
 8103f6a:	d003      	beq.n	8103f74 <osDelay+0x1c>
    stat = osErrorISR;
 8103f6c:	f06f 0305 	mvn.w	r3, #5
 8103f70:	60fb      	str	r3, [r7, #12]
 8103f72:	e007      	b.n	8103f84 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8103f74:	2300      	movs	r3, #0
 8103f76:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8103f78:	687b      	ldr	r3, [r7, #4]
 8103f7a:	2b00      	cmp	r3, #0
 8103f7c:	d002      	beq.n	8103f84 <osDelay+0x2c>
      vTaskDelay(ticks);
 8103f7e:	6878      	ldr	r0, [r7, #4]
 8103f80:	f001 fa3e 	bl	8105400 <vTaskDelay>
    }
  }

  return (stat);
 8103f84:	68fb      	ldr	r3, [r7, #12]
}
 8103f86:	4618      	mov	r0, r3
 8103f88:	3710      	adds	r7, #16
 8103f8a:	46bd      	mov	sp, r7
 8103f8c:	bd80      	pop	{r7, pc}
	...

08103f90 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8103f90:	b480      	push	{r7}
 8103f92:	b085      	sub	sp, #20
 8103f94:	af00      	add	r7, sp, #0
 8103f96:	60f8      	str	r0, [r7, #12]
 8103f98:	60b9      	str	r1, [r7, #8]
 8103f9a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8103f9c:	68fb      	ldr	r3, [r7, #12]
 8103f9e:	4a07      	ldr	r2, [pc, #28]	; (8103fbc <vApplicationGetIdleTaskMemory+0x2c>)
 8103fa0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8103fa2:	68bb      	ldr	r3, [r7, #8]
 8103fa4:	4a06      	ldr	r2, [pc, #24]	; (8103fc0 <vApplicationGetIdleTaskMemory+0x30>)
 8103fa6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8103fa8:	687b      	ldr	r3, [r7, #4]
 8103faa:	2280      	movs	r2, #128	; 0x80
 8103fac:	601a      	str	r2, [r3, #0]
}
 8103fae:	bf00      	nop
 8103fb0:	3714      	adds	r7, #20
 8103fb2:	46bd      	mov	sp, r7
 8103fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fb8:	4770      	bx	lr
 8103fba:	bf00      	nop
 8103fbc:	10000148 	.word	0x10000148
 8103fc0:	10000204 	.word	0x10000204

08103fc4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8103fc4:	b480      	push	{r7}
 8103fc6:	b085      	sub	sp, #20
 8103fc8:	af00      	add	r7, sp, #0
 8103fca:	60f8      	str	r0, [r7, #12]
 8103fcc:	60b9      	str	r1, [r7, #8]
 8103fce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8103fd0:	68fb      	ldr	r3, [r7, #12]
 8103fd2:	4a07      	ldr	r2, [pc, #28]	; (8103ff0 <vApplicationGetTimerTaskMemory+0x2c>)
 8103fd4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8103fd6:	68bb      	ldr	r3, [r7, #8]
 8103fd8:	4a06      	ldr	r2, [pc, #24]	; (8103ff4 <vApplicationGetTimerTaskMemory+0x30>)
 8103fda:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8103fdc:	687b      	ldr	r3, [r7, #4]
 8103fde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8103fe2:	601a      	str	r2, [r3, #0]
}
 8103fe4:	bf00      	nop
 8103fe6:	3714      	adds	r7, #20
 8103fe8:	46bd      	mov	sp, r7
 8103fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fee:	4770      	bx	lr
 8103ff0:	10000404 	.word	0x10000404
 8103ff4:	100004c0 	.word	0x100004c0

08103ff8 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8103ff8:	b580      	push	{r7, lr}
 8103ffa:	b084      	sub	sp, #16
 8103ffc:	af00      	add	r7, sp, #0
 8103ffe:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 8104000:	2300      	movs	r3, #0
 8104002:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8104004:	687b      	ldr	r3, [r7, #4]
 8104006:	f003 0307 	and.w	r3, r3, #7
 810400a:	2b00      	cmp	r3, #0
 810400c:	d004      	beq.n	8104018 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 810400e:	687b      	ldr	r3, [r7, #4]
 8104010:	f023 0307 	bic.w	r3, r3, #7
 8104014:	3308      	adds	r3, #8
 8104016:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8104018:	f001 fa96 	bl	8105548 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 810401c:	4b16      	ldr	r3, [pc, #88]	; (8104078 <pvPortMalloc+0x80>)
 810401e:	681b      	ldr	r3, [r3, #0]
 8104020:	2b00      	cmp	r3, #0
 8104022:	d105      	bne.n	8104030 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8104024:	4b15      	ldr	r3, [pc, #84]	; (810407c <pvPortMalloc+0x84>)
 8104026:	f023 0307 	bic.w	r3, r3, #7
 810402a:	461a      	mov	r2, r3
 810402c:	4b12      	ldr	r3, [pc, #72]	; (8104078 <pvPortMalloc+0x80>)
 810402e:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8104030:	4b13      	ldr	r3, [pc, #76]	; (8104080 <pvPortMalloc+0x88>)
 8104032:	681a      	ldr	r2, [r3, #0]
 8104034:	687b      	ldr	r3, [r7, #4]
 8104036:	4413      	add	r3, r2
 8104038:	f643 32f7 	movw	r2, #15351	; 0x3bf7
 810403c:	4293      	cmp	r3, r2
 810403e:	d813      	bhi.n	8104068 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 8104040:	4b0f      	ldr	r3, [pc, #60]	; (8104080 <pvPortMalloc+0x88>)
 8104042:	681a      	ldr	r2, [r3, #0]
 8104044:	687b      	ldr	r3, [r7, #4]
 8104046:	441a      	add	r2, r3
 8104048:	4b0d      	ldr	r3, [pc, #52]	; (8104080 <pvPortMalloc+0x88>)
 810404a:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 810404c:	429a      	cmp	r2, r3
 810404e:	d90b      	bls.n	8104068 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8104050:	4b09      	ldr	r3, [pc, #36]	; (8104078 <pvPortMalloc+0x80>)
 8104052:	681a      	ldr	r2, [r3, #0]
 8104054:	4b0a      	ldr	r3, [pc, #40]	; (8104080 <pvPortMalloc+0x88>)
 8104056:	681b      	ldr	r3, [r3, #0]
 8104058:	4413      	add	r3, r2
 810405a:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 810405c:	4b08      	ldr	r3, [pc, #32]	; (8104080 <pvPortMalloc+0x88>)
 810405e:	681a      	ldr	r2, [r3, #0]
 8104060:	687b      	ldr	r3, [r7, #4]
 8104062:	4413      	add	r3, r2
 8104064:	4a06      	ldr	r2, [pc, #24]	; (8104080 <pvPortMalloc+0x88>)
 8104066:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8104068:	f001 fa7c 	bl	8105564 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 810406c:	68fb      	ldr	r3, [r7, #12]
}
 810406e:	4618      	mov	r0, r3
 8104070:	3710      	adds	r7, #16
 8104072:	46bd      	mov	sp, r7
 8104074:	bd80      	pop	{r7, pc}
 8104076:	bf00      	nop
 8104078:	100044c4 	.word	0x100044c4
 810407c:	100008c8 	.word	0x100008c8
 8104080:	100044c0 	.word	0x100044c0

08104084 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8104084:	b480      	push	{r7}
 8104086:	b085      	sub	sp, #20
 8104088:	af00      	add	r7, sp, #0
 810408a:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 810408c:	687b      	ldr	r3, [r7, #4]
 810408e:	2b00      	cmp	r3, #0
 8104090:	d00a      	beq.n	81040a8 <vPortFree+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8104092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104096:	f383 8811 	msr	BASEPRI, r3
 810409a:	f3bf 8f6f 	isb	sy
 810409e:	f3bf 8f4f 	dsb	sy
 81040a2:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 81040a4:	bf00      	nop
 81040a6:	e7fe      	b.n	81040a6 <vPortFree+0x22>
}
 81040a8:	bf00      	nop
 81040aa:	3714      	adds	r7, #20
 81040ac:	46bd      	mov	sp, r7
 81040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81040b2:	4770      	bx	lr

081040b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 81040b4:	b480      	push	{r7}
 81040b6:	b083      	sub	sp, #12
 81040b8:	af00      	add	r7, sp, #0
 81040ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81040bc:	687b      	ldr	r3, [r7, #4]
 81040be:	f103 0208 	add.w	r2, r3, #8
 81040c2:	687b      	ldr	r3, [r7, #4]
 81040c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 81040c6:	687b      	ldr	r3, [r7, #4]
 81040c8:	f04f 32ff 	mov.w	r2, #4294967295
 81040cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81040ce:	687b      	ldr	r3, [r7, #4]
 81040d0:	f103 0208 	add.w	r2, r3, #8
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81040d8:	687b      	ldr	r3, [r7, #4]
 81040da:	f103 0208 	add.w	r2, r3, #8
 81040de:	687b      	ldr	r3, [r7, #4]
 81040e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 81040e2:	687b      	ldr	r3, [r7, #4]
 81040e4:	2200      	movs	r2, #0
 81040e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 81040e8:	bf00      	nop
 81040ea:	370c      	adds	r7, #12
 81040ec:	46bd      	mov	sp, r7
 81040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81040f2:	4770      	bx	lr

081040f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 81040f4:	b480      	push	{r7}
 81040f6:	b083      	sub	sp, #12
 81040f8:	af00      	add	r7, sp, #0
 81040fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 81040fc:	687b      	ldr	r3, [r7, #4]
 81040fe:	2200      	movs	r2, #0
 8104100:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8104102:	bf00      	nop
 8104104:	370c      	adds	r7, #12
 8104106:	46bd      	mov	sp, r7
 8104108:	f85d 7b04 	ldr.w	r7, [sp], #4
 810410c:	4770      	bx	lr

0810410e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 810410e:	b480      	push	{r7}
 8104110:	b085      	sub	sp, #20
 8104112:	af00      	add	r7, sp, #0
 8104114:	6078      	str	r0, [r7, #4]
 8104116:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8104118:	687b      	ldr	r3, [r7, #4]
 810411a:	685b      	ldr	r3, [r3, #4]
 810411c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 810411e:	683b      	ldr	r3, [r7, #0]
 8104120:	68fa      	ldr	r2, [r7, #12]
 8104122:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8104124:	68fb      	ldr	r3, [r7, #12]
 8104126:	689a      	ldr	r2, [r3, #8]
 8104128:	683b      	ldr	r3, [r7, #0]
 810412a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 810412c:	68fb      	ldr	r3, [r7, #12]
 810412e:	689b      	ldr	r3, [r3, #8]
 8104130:	683a      	ldr	r2, [r7, #0]
 8104132:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8104134:	68fb      	ldr	r3, [r7, #12]
 8104136:	683a      	ldr	r2, [r7, #0]
 8104138:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 810413a:	683b      	ldr	r3, [r7, #0]
 810413c:	687a      	ldr	r2, [r7, #4]
 810413e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8104140:	687b      	ldr	r3, [r7, #4]
 8104142:	681b      	ldr	r3, [r3, #0]
 8104144:	1c5a      	adds	r2, r3, #1
 8104146:	687b      	ldr	r3, [r7, #4]
 8104148:	601a      	str	r2, [r3, #0]
}
 810414a:	bf00      	nop
 810414c:	3714      	adds	r7, #20
 810414e:	46bd      	mov	sp, r7
 8104150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104154:	4770      	bx	lr

08104156 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8104156:	b480      	push	{r7}
 8104158:	b085      	sub	sp, #20
 810415a:	af00      	add	r7, sp, #0
 810415c:	6078      	str	r0, [r7, #4]
 810415e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8104160:	683b      	ldr	r3, [r7, #0]
 8104162:	681b      	ldr	r3, [r3, #0]
 8104164:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8104166:	68bb      	ldr	r3, [r7, #8]
 8104168:	f1b3 3fff 	cmp.w	r3, #4294967295
 810416c:	d103      	bne.n	8104176 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 810416e:	687b      	ldr	r3, [r7, #4]
 8104170:	691b      	ldr	r3, [r3, #16]
 8104172:	60fb      	str	r3, [r7, #12]
 8104174:	e00c      	b.n	8104190 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8104176:	687b      	ldr	r3, [r7, #4]
 8104178:	3308      	adds	r3, #8
 810417a:	60fb      	str	r3, [r7, #12]
 810417c:	e002      	b.n	8104184 <vListInsert+0x2e>
 810417e:	68fb      	ldr	r3, [r7, #12]
 8104180:	685b      	ldr	r3, [r3, #4]
 8104182:	60fb      	str	r3, [r7, #12]
 8104184:	68fb      	ldr	r3, [r7, #12]
 8104186:	685b      	ldr	r3, [r3, #4]
 8104188:	681b      	ldr	r3, [r3, #0]
 810418a:	68ba      	ldr	r2, [r7, #8]
 810418c:	429a      	cmp	r2, r3
 810418e:	d2f6      	bcs.n	810417e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8104190:	68fb      	ldr	r3, [r7, #12]
 8104192:	685a      	ldr	r2, [r3, #4]
 8104194:	683b      	ldr	r3, [r7, #0]
 8104196:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8104198:	683b      	ldr	r3, [r7, #0]
 810419a:	685b      	ldr	r3, [r3, #4]
 810419c:	683a      	ldr	r2, [r7, #0]
 810419e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 81041a0:	683b      	ldr	r3, [r7, #0]
 81041a2:	68fa      	ldr	r2, [r7, #12]
 81041a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 81041a6:	68fb      	ldr	r3, [r7, #12]
 81041a8:	683a      	ldr	r2, [r7, #0]
 81041aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 81041ac:	683b      	ldr	r3, [r7, #0]
 81041ae:	687a      	ldr	r2, [r7, #4]
 81041b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 81041b2:	687b      	ldr	r3, [r7, #4]
 81041b4:	681b      	ldr	r3, [r3, #0]
 81041b6:	1c5a      	adds	r2, r3, #1
 81041b8:	687b      	ldr	r3, [r7, #4]
 81041ba:	601a      	str	r2, [r3, #0]
}
 81041bc:	bf00      	nop
 81041be:	3714      	adds	r7, #20
 81041c0:	46bd      	mov	sp, r7
 81041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81041c6:	4770      	bx	lr

081041c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 81041c8:	b480      	push	{r7}
 81041ca:	b085      	sub	sp, #20
 81041cc:	af00      	add	r7, sp, #0
 81041ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 81041d0:	687b      	ldr	r3, [r7, #4]
 81041d2:	691b      	ldr	r3, [r3, #16]
 81041d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 81041d6:	687b      	ldr	r3, [r7, #4]
 81041d8:	685b      	ldr	r3, [r3, #4]
 81041da:	687a      	ldr	r2, [r7, #4]
 81041dc:	6892      	ldr	r2, [r2, #8]
 81041de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 81041e0:	687b      	ldr	r3, [r7, #4]
 81041e2:	689b      	ldr	r3, [r3, #8]
 81041e4:	687a      	ldr	r2, [r7, #4]
 81041e6:	6852      	ldr	r2, [r2, #4]
 81041e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 81041ea:	68fb      	ldr	r3, [r7, #12]
 81041ec:	685b      	ldr	r3, [r3, #4]
 81041ee:	687a      	ldr	r2, [r7, #4]
 81041f0:	429a      	cmp	r2, r3
 81041f2:	d103      	bne.n	81041fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 81041f4:	687b      	ldr	r3, [r7, #4]
 81041f6:	689a      	ldr	r2, [r3, #8]
 81041f8:	68fb      	ldr	r3, [r7, #12]
 81041fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 81041fc:	687b      	ldr	r3, [r7, #4]
 81041fe:	2200      	movs	r2, #0
 8104200:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8104202:	68fb      	ldr	r3, [r7, #12]
 8104204:	681b      	ldr	r3, [r3, #0]
 8104206:	1e5a      	subs	r2, r3, #1
 8104208:	68fb      	ldr	r3, [r7, #12]
 810420a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 810420c:	68fb      	ldr	r3, [r7, #12]
 810420e:	681b      	ldr	r3, [r3, #0]
}
 8104210:	4618      	mov	r0, r3
 8104212:	3714      	adds	r7, #20
 8104214:	46bd      	mov	sp, r7
 8104216:	f85d 7b04 	ldr.w	r7, [sp], #4
 810421a:	4770      	bx	lr

0810421c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 810421c:	b480      	push	{r7}
 810421e:	b085      	sub	sp, #20
 8104220:	af00      	add	r7, sp, #0
 8104222:	60f8      	str	r0, [r7, #12]
 8104224:	60b9      	str	r1, [r7, #8]
 8104226:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8104228:	68fb      	ldr	r3, [r7, #12]
 810422a:	3b04      	subs	r3, #4
 810422c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 810422e:	68fb      	ldr	r3, [r7, #12]
 8104230:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8104234:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8104236:	68fb      	ldr	r3, [r7, #12]
 8104238:	3b04      	subs	r3, #4
 810423a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 810423c:	68bb      	ldr	r3, [r7, #8]
 810423e:	f023 0201 	bic.w	r2, r3, #1
 8104242:	68fb      	ldr	r3, [r7, #12]
 8104244:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8104246:	68fb      	ldr	r3, [r7, #12]
 8104248:	3b04      	subs	r3, #4
 810424a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 810424c:	4a0c      	ldr	r2, [pc, #48]	; (8104280 <pxPortInitialiseStack+0x64>)
 810424e:	68fb      	ldr	r3, [r7, #12]
 8104250:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8104252:	68fb      	ldr	r3, [r7, #12]
 8104254:	3b14      	subs	r3, #20
 8104256:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8104258:	687a      	ldr	r2, [r7, #4]
 810425a:	68fb      	ldr	r3, [r7, #12]
 810425c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 810425e:	68fb      	ldr	r3, [r7, #12]
 8104260:	3b04      	subs	r3, #4
 8104262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8104264:	68fb      	ldr	r3, [r7, #12]
 8104266:	f06f 0202 	mvn.w	r2, #2
 810426a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 810426c:	68fb      	ldr	r3, [r7, #12]
 810426e:	3b20      	subs	r3, #32
 8104270:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8104272:	68fb      	ldr	r3, [r7, #12]
}
 8104274:	4618      	mov	r0, r3
 8104276:	3714      	adds	r7, #20
 8104278:	46bd      	mov	sp, r7
 810427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810427e:	4770      	bx	lr
 8104280:	08104285 	.word	0x08104285

08104284 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8104284:	b480      	push	{r7}
 8104286:	b085      	sub	sp, #20
 8104288:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 810428a:	2300      	movs	r3, #0
 810428c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 810428e:	4b12      	ldr	r3, [pc, #72]	; (81042d8 <prvTaskExitError+0x54>)
 8104290:	681b      	ldr	r3, [r3, #0]
 8104292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104296:	d00a      	beq.n	81042ae <prvTaskExitError+0x2a>
	__asm volatile
 8104298:	f04f 0350 	mov.w	r3, #80	; 0x50
 810429c:	f383 8811 	msr	BASEPRI, r3
 81042a0:	f3bf 8f6f 	isb	sy
 81042a4:	f3bf 8f4f 	dsb	sy
 81042a8:	60fb      	str	r3, [r7, #12]
}
 81042aa:	bf00      	nop
 81042ac:	e7fe      	b.n	81042ac <prvTaskExitError+0x28>
	__asm volatile
 81042ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 81042b2:	f383 8811 	msr	BASEPRI, r3
 81042b6:	f3bf 8f6f 	isb	sy
 81042ba:	f3bf 8f4f 	dsb	sy
 81042be:	60bb      	str	r3, [r7, #8]
}
 81042c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 81042c2:	bf00      	nop
 81042c4:	687b      	ldr	r3, [r7, #4]
 81042c6:	2b00      	cmp	r3, #0
 81042c8:	d0fc      	beq.n	81042c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 81042ca:	bf00      	nop
 81042cc:	bf00      	nop
 81042ce:	3714      	adds	r7, #20
 81042d0:	46bd      	mov	sp, r7
 81042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81042d6:	4770      	bx	lr
 81042d8:	10000010 	.word	0x10000010
 81042dc:	00000000 	.word	0x00000000

081042e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 81042e0:	4b07      	ldr	r3, [pc, #28]	; (8104300 <pxCurrentTCBConst2>)
 81042e2:	6819      	ldr	r1, [r3, #0]
 81042e4:	6808      	ldr	r0, [r1, #0]
 81042e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81042ea:	f380 8809 	msr	PSP, r0
 81042ee:	f3bf 8f6f 	isb	sy
 81042f2:	f04f 0000 	mov.w	r0, #0
 81042f6:	f380 8811 	msr	BASEPRI, r0
 81042fa:	4770      	bx	lr
 81042fc:	f3af 8000 	nop.w

08104300 <pxCurrentTCBConst2>:
 8104300:	100044d0 	.word	0x100044d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8104304:	bf00      	nop
 8104306:	bf00      	nop

08104308 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8104308:	4808      	ldr	r0, [pc, #32]	; (810432c <prvPortStartFirstTask+0x24>)
 810430a:	6800      	ldr	r0, [r0, #0]
 810430c:	6800      	ldr	r0, [r0, #0]
 810430e:	f380 8808 	msr	MSP, r0
 8104312:	f04f 0000 	mov.w	r0, #0
 8104316:	f380 8814 	msr	CONTROL, r0
 810431a:	b662      	cpsie	i
 810431c:	b661      	cpsie	f
 810431e:	f3bf 8f4f 	dsb	sy
 8104322:	f3bf 8f6f 	isb	sy
 8104326:	df00      	svc	0
 8104328:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 810432a:	bf00      	nop
 810432c:	e000ed08 	.word	0xe000ed08

08104330 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8104330:	b580      	push	{r7, lr}
 8104332:	b086      	sub	sp, #24
 8104334:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8104336:	4b46      	ldr	r3, [pc, #280]	; (8104450 <xPortStartScheduler+0x120>)
 8104338:	681b      	ldr	r3, [r3, #0]
 810433a:	4a46      	ldr	r2, [pc, #280]	; (8104454 <xPortStartScheduler+0x124>)
 810433c:	4293      	cmp	r3, r2
 810433e:	d10a      	bne.n	8104356 <xPortStartScheduler+0x26>
	__asm volatile
 8104340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104344:	f383 8811 	msr	BASEPRI, r3
 8104348:	f3bf 8f6f 	isb	sy
 810434c:	f3bf 8f4f 	dsb	sy
 8104350:	613b      	str	r3, [r7, #16]
}
 8104352:	bf00      	nop
 8104354:	e7fe      	b.n	8104354 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8104356:	4b3e      	ldr	r3, [pc, #248]	; (8104450 <xPortStartScheduler+0x120>)
 8104358:	681b      	ldr	r3, [r3, #0]
 810435a:	4a3f      	ldr	r2, [pc, #252]	; (8104458 <xPortStartScheduler+0x128>)
 810435c:	4293      	cmp	r3, r2
 810435e:	d10a      	bne.n	8104376 <xPortStartScheduler+0x46>
	__asm volatile
 8104360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104364:	f383 8811 	msr	BASEPRI, r3
 8104368:	f3bf 8f6f 	isb	sy
 810436c:	f3bf 8f4f 	dsb	sy
 8104370:	60fb      	str	r3, [r7, #12]
}
 8104372:	bf00      	nop
 8104374:	e7fe      	b.n	8104374 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8104376:	4b39      	ldr	r3, [pc, #228]	; (810445c <xPortStartScheduler+0x12c>)
 8104378:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 810437a:	697b      	ldr	r3, [r7, #20]
 810437c:	781b      	ldrb	r3, [r3, #0]
 810437e:	b2db      	uxtb	r3, r3
 8104380:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8104382:	697b      	ldr	r3, [r7, #20]
 8104384:	22ff      	movs	r2, #255	; 0xff
 8104386:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8104388:	697b      	ldr	r3, [r7, #20]
 810438a:	781b      	ldrb	r3, [r3, #0]
 810438c:	b2db      	uxtb	r3, r3
 810438e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8104390:	78fb      	ldrb	r3, [r7, #3]
 8104392:	b2db      	uxtb	r3, r3
 8104394:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8104398:	b2da      	uxtb	r2, r3
 810439a:	4b31      	ldr	r3, [pc, #196]	; (8104460 <xPortStartScheduler+0x130>)
 810439c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 810439e:	4b31      	ldr	r3, [pc, #196]	; (8104464 <xPortStartScheduler+0x134>)
 81043a0:	2207      	movs	r2, #7
 81043a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81043a4:	e009      	b.n	81043ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 81043a6:	4b2f      	ldr	r3, [pc, #188]	; (8104464 <xPortStartScheduler+0x134>)
 81043a8:	681b      	ldr	r3, [r3, #0]
 81043aa:	3b01      	subs	r3, #1
 81043ac:	4a2d      	ldr	r2, [pc, #180]	; (8104464 <xPortStartScheduler+0x134>)
 81043ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 81043b0:	78fb      	ldrb	r3, [r7, #3]
 81043b2:	b2db      	uxtb	r3, r3
 81043b4:	005b      	lsls	r3, r3, #1
 81043b6:	b2db      	uxtb	r3, r3
 81043b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81043ba:	78fb      	ldrb	r3, [r7, #3]
 81043bc:	b2db      	uxtb	r3, r3
 81043be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81043c2:	2b80      	cmp	r3, #128	; 0x80
 81043c4:	d0ef      	beq.n	81043a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 81043c6:	4b27      	ldr	r3, [pc, #156]	; (8104464 <xPortStartScheduler+0x134>)
 81043c8:	681b      	ldr	r3, [r3, #0]
 81043ca:	f1c3 0307 	rsb	r3, r3, #7
 81043ce:	2b04      	cmp	r3, #4
 81043d0:	d00a      	beq.n	81043e8 <xPortStartScheduler+0xb8>
	__asm volatile
 81043d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81043d6:	f383 8811 	msr	BASEPRI, r3
 81043da:	f3bf 8f6f 	isb	sy
 81043de:	f3bf 8f4f 	dsb	sy
 81043e2:	60bb      	str	r3, [r7, #8]
}
 81043e4:	bf00      	nop
 81043e6:	e7fe      	b.n	81043e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 81043e8:	4b1e      	ldr	r3, [pc, #120]	; (8104464 <xPortStartScheduler+0x134>)
 81043ea:	681b      	ldr	r3, [r3, #0]
 81043ec:	021b      	lsls	r3, r3, #8
 81043ee:	4a1d      	ldr	r2, [pc, #116]	; (8104464 <xPortStartScheduler+0x134>)
 81043f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 81043f2:	4b1c      	ldr	r3, [pc, #112]	; (8104464 <xPortStartScheduler+0x134>)
 81043f4:	681b      	ldr	r3, [r3, #0]
 81043f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 81043fa:	4a1a      	ldr	r2, [pc, #104]	; (8104464 <xPortStartScheduler+0x134>)
 81043fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 81043fe:	687b      	ldr	r3, [r7, #4]
 8104400:	b2da      	uxtb	r2, r3
 8104402:	697b      	ldr	r3, [r7, #20]
 8104404:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8104406:	4b18      	ldr	r3, [pc, #96]	; (8104468 <xPortStartScheduler+0x138>)
 8104408:	681b      	ldr	r3, [r3, #0]
 810440a:	4a17      	ldr	r2, [pc, #92]	; (8104468 <xPortStartScheduler+0x138>)
 810440c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8104410:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8104412:	4b15      	ldr	r3, [pc, #84]	; (8104468 <xPortStartScheduler+0x138>)
 8104414:	681b      	ldr	r3, [r3, #0]
 8104416:	4a14      	ldr	r2, [pc, #80]	; (8104468 <xPortStartScheduler+0x138>)
 8104418:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 810441c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 810441e:	f000 f8dd 	bl	81045dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8104422:	4b12      	ldr	r3, [pc, #72]	; (810446c <xPortStartScheduler+0x13c>)
 8104424:	2200      	movs	r2, #0
 8104426:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8104428:	f000 f8fc 	bl	8104624 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 810442c:	4b10      	ldr	r3, [pc, #64]	; (8104470 <xPortStartScheduler+0x140>)
 810442e:	681b      	ldr	r3, [r3, #0]
 8104430:	4a0f      	ldr	r2, [pc, #60]	; (8104470 <xPortStartScheduler+0x140>)
 8104432:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8104436:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8104438:	f7ff ff66 	bl	8104308 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 810443c:	f001 f9fa 	bl	8105834 <vTaskSwitchContext>
	prvTaskExitError();
 8104440:	f7ff ff20 	bl	8104284 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8104444:	2300      	movs	r3, #0
}
 8104446:	4618      	mov	r0, r3
 8104448:	3718      	adds	r7, #24
 810444a:	46bd      	mov	sp, r7
 810444c:	bd80      	pop	{r7, pc}
 810444e:	bf00      	nop
 8104450:	e000ed00 	.word	0xe000ed00
 8104454:	410fc271 	.word	0x410fc271
 8104458:	410fc270 	.word	0x410fc270
 810445c:	e000e400 	.word	0xe000e400
 8104460:	100044c8 	.word	0x100044c8
 8104464:	100044cc 	.word	0x100044cc
 8104468:	e000ed20 	.word	0xe000ed20
 810446c:	10000010 	.word	0x10000010
 8104470:	e000ef34 	.word	0xe000ef34

08104474 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8104474:	b480      	push	{r7}
 8104476:	b083      	sub	sp, #12
 8104478:	af00      	add	r7, sp, #0
	__asm volatile
 810447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810447e:	f383 8811 	msr	BASEPRI, r3
 8104482:	f3bf 8f6f 	isb	sy
 8104486:	f3bf 8f4f 	dsb	sy
 810448a:	607b      	str	r3, [r7, #4]
}
 810448c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 810448e:	4b0f      	ldr	r3, [pc, #60]	; (81044cc <vPortEnterCritical+0x58>)
 8104490:	681b      	ldr	r3, [r3, #0]
 8104492:	3301      	adds	r3, #1
 8104494:	4a0d      	ldr	r2, [pc, #52]	; (81044cc <vPortEnterCritical+0x58>)
 8104496:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8104498:	4b0c      	ldr	r3, [pc, #48]	; (81044cc <vPortEnterCritical+0x58>)
 810449a:	681b      	ldr	r3, [r3, #0]
 810449c:	2b01      	cmp	r3, #1
 810449e:	d10f      	bne.n	81044c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 81044a0:	4b0b      	ldr	r3, [pc, #44]	; (81044d0 <vPortEnterCritical+0x5c>)
 81044a2:	681b      	ldr	r3, [r3, #0]
 81044a4:	b2db      	uxtb	r3, r3
 81044a6:	2b00      	cmp	r3, #0
 81044a8:	d00a      	beq.n	81044c0 <vPortEnterCritical+0x4c>
	__asm volatile
 81044aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 81044ae:	f383 8811 	msr	BASEPRI, r3
 81044b2:	f3bf 8f6f 	isb	sy
 81044b6:	f3bf 8f4f 	dsb	sy
 81044ba:	603b      	str	r3, [r7, #0]
}
 81044bc:	bf00      	nop
 81044be:	e7fe      	b.n	81044be <vPortEnterCritical+0x4a>
	}
}
 81044c0:	bf00      	nop
 81044c2:	370c      	adds	r7, #12
 81044c4:	46bd      	mov	sp, r7
 81044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81044ca:	4770      	bx	lr
 81044cc:	10000010 	.word	0x10000010
 81044d0:	e000ed04 	.word	0xe000ed04

081044d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 81044d4:	b480      	push	{r7}
 81044d6:	b083      	sub	sp, #12
 81044d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 81044da:	4b12      	ldr	r3, [pc, #72]	; (8104524 <vPortExitCritical+0x50>)
 81044dc:	681b      	ldr	r3, [r3, #0]
 81044de:	2b00      	cmp	r3, #0
 81044e0:	d10a      	bne.n	81044f8 <vPortExitCritical+0x24>
	__asm volatile
 81044e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81044e6:	f383 8811 	msr	BASEPRI, r3
 81044ea:	f3bf 8f6f 	isb	sy
 81044ee:	f3bf 8f4f 	dsb	sy
 81044f2:	607b      	str	r3, [r7, #4]
}
 81044f4:	bf00      	nop
 81044f6:	e7fe      	b.n	81044f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 81044f8:	4b0a      	ldr	r3, [pc, #40]	; (8104524 <vPortExitCritical+0x50>)
 81044fa:	681b      	ldr	r3, [r3, #0]
 81044fc:	3b01      	subs	r3, #1
 81044fe:	4a09      	ldr	r2, [pc, #36]	; (8104524 <vPortExitCritical+0x50>)
 8104500:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8104502:	4b08      	ldr	r3, [pc, #32]	; (8104524 <vPortExitCritical+0x50>)
 8104504:	681b      	ldr	r3, [r3, #0]
 8104506:	2b00      	cmp	r3, #0
 8104508:	d105      	bne.n	8104516 <vPortExitCritical+0x42>
 810450a:	2300      	movs	r3, #0
 810450c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 810450e:	683b      	ldr	r3, [r7, #0]
 8104510:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8104514:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8104516:	bf00      	nop
 8104518:	370c      	adds	r7, #12
 810451a:	46bd      	mov	sp, r7
 810451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104520:	4770      	bx	lr
 8104522:	bf00      	nop
 8104524:	10000010 	.word	0x10000010
	...

08104530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8104530:	f3ef 8009 	mrs	r0, PSP
 8104534:	f3bf 8f6f 	isb	sy
 8104538:	4b15      	ldr	r3, [pc, #84]	; (8104590 <pxCurrentTCBConst>)
 810453a:	681a      	ldr	r2, [r3, #0]
 810453c:	f01e 0f10 	tst.w	lr, #16
 8104540:	bf08      	it	eq
 8104542:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8104546:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810454a:	6010      	str	r0, [r2, #0]
 810454c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8104550:	f04f 0050 	mov.w	r0, #80	; 0x50
 8104554:	f380 8811 	msr	BASEPRI, r0
 8104558:	f3bf 8f4f 	dsb	sy
 810455c:	f3bf 8f6f 	isb	sy
 8104560:	f001 f968 	bl	8105834 <vTaskSwitchContext>
 8104564:	f04f 0000 	mov.w	r0, #0
 8104568:	f380 8811 	msr	BASEPRI, r0
 810456c:	bc09      	pop	{r0, r3}
 810456e:	6819      	ldr	r1, [r3, #0]
 8104570:	6808      	ldr	r0, [r1, #0]
 8104572:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8104576:	f01e 0f10 	tst.w	lr, #16
 810457a:	bf08      	it	eq
 810457c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8104580:	f380 8809 	msr	PSP, r0
 8104584:	f3bf 8f6f 	isb	sy
 8104588:	4770      	bx	lr
 810458a:	bf00      	nop
 810458c:	f3af 8000 	nop.w

08104590 <pxCurrentTCBConst>:
 8104590:	100044d0 	.word	0x100044d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8104594:	bf00      	nop
 8104596:	bf00      	nop

08104598 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8104598:	b580      	push	{r7, lr}
 810459a:	b082      	sub	sp, #8
 810459c:	af00      	add	r7, sp, #0
	__asm volatile
 810459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 81045a2:	f383 8811 	msr	BASEPRI, r3
 81045a6:	f3bf 8f6f 	isb	sy
 81045aa:	f3bf 8f4f 	dsb	sy
 81045ae:	607b      	str	r3, [r7, #4]
}
 81045b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 81045b2:	f001 f885 	bl	81056c0 <xTaskIncrementTick>
 81045b6:	4603      	mov	r3, r0
 81045b8:	2b00      	cmp	r3, #0
 81045ba:	d003      	beq.n	81045c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81045bc:	4b06      	ldr	r3, [pc, #24]	; (81045d8 <xPortSysTickHandler+0x40>)
 81045be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81045c2:	601a      	str	r2, [r3, #0]
 81045c4:	2300      	movs	r3, #0
 81045c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 81045c8:	683b      	ldr	r3, [r7, #0]
 81045ca:	f383 8811 	msr	BASEPRI, r3
}
 81045ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 81045d0:	bf00      	nop
 81045d2:	3708      	adds	r7, #8
 81045d4:	46bd      	mov	sp, r7
 81045d6:	bd80      	pop	{r7, pc}
 81045d8:	e000ed04 	.word	0xe000ed04

081045dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 81045dc:	b480      	push	{r7}
 81045de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 81045e0:	4b0b      	ldr	r3, [pc, #44]	; (8104610 <vPortSetupTimerInterrupt+0x34>)
 81045e2:	2200      	movs	r2, #0
 81045e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 81045e6:	4b0b      	ldr	r3, [pc, #44]	; (8104614 <vPortSetupTimerInterrupt+0x38>)
 81045e8:	2200      	movs	r2, #0
 81045ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 81045ec:	4b0a      	ldr	r3, [pc, #40]	; (8104618 <vPortSetupTimerInterrupt+0x3c>)
 81045ee:	681b      	ldr	r3, [r3, #0]
 81045f0:	4a0a      	ldr	r2, [pc, #40]	; (810461c <vPortSetupTimerInterrupt+0x40>)
 81045f2:	fba2 2303 	umull	r2, r3, r2, r3
 81045f6:	099b      	lsrs	r3, r3, #6
 81045f8:	4a09      	ldr	r2, [pc, #36]	; (8104620 <vPortSetupTimerInterrupt+0x44>)
 81045fa:	3b01      	subs	r3, #1
 81045fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 81045fe:	4b04      	ldr	r3, [pc, #16]	; (8104610 <vPortSetupTimerInterrupt+0x34>)
 8104600:	2207      	movs	r2, #7
 8104602:	601a      	str	r2, [r3, #0]
}
 8104604:	bf00      	nop
 8104606:	46bd      	mov	sp, r7
 8104608:	f85d 7b04 	ldr.w	r7, [sp], #4
 810460c:	4770      	bx	lr
 810460e:	bf00      	nop
 8104610:	e000e010 	.word	0xe000e010
 8104614:	e000e018 	.word	0xe000e018
 8104618:	10000004 	.word	0x10000004
 810461c:	10624dd3 	.word	0x10624dd3
 8104620:	e000e014 	.word	0xe000e014

08104624 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8104624:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8104634 <vPortEnableVFP+0x10>
 8104628:	6801      	ldr	r1, [r0, #0]
 810462a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810462e:	6001      	str	r1, [r0, #0]
 8104630:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8104632:	bf00      	nop
 8104634:	e000ed88 	.word	0xe000ed88

08104638 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8104638:	b480      	push	{r7}
 810463a:	b085      	sub	sp, #20
 810463c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 810463e:	f3ef 8305 	mrs	r3, IPSR
 8104642:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8104644:	68fb      	ldr	r3, [r7, #12]
 8104646:	2b0f      	cmp	r3, #15
 8104648:	d914      	bls.n	8104674 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 810464a:	4a17      	ldr	r2, [pc, #92]	; (81046a8 <vPortValidateInterruptPriority+0x70>)
 810464c:	68fb      	ldr	r3, [r7, #12]
 810464e:	4413      	add	r3, r2
 8104650:	781b      	ldrb	r3, [r3, #0]
 8104652:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8104654:	4b15      	ldr	r3, [pc, #84]	; (81046ac <vPortValidateInterruptPriority+0x74>)
 8104656:	781b      	ldrb	r3, [r3, #0]
 8104658:	7afa      	ldrb	r2, [r7, #11]
 810465a:	429a      	cmp	r2, r3
 810465c:	d20a      	bcs.n	8104674 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 810465e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104662:	f383 8811 	msr	BASEPRI, r3
 8104666:	f3bf 8f6f 	isb	sy
 810466a:	f3bf 8f4f 	dsb	sy
 810466e:	607b      	str	r3, [r7, #4]
}
 8104670:	bf00      	nop
 8104672:	e7fe      	b.n	8104672 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8104674:	4b0e      	ldr	r3, [pc, #56]	; (81046b0 <vPortValidateInterruptPriority+0x78>)
 8104676:	681b      	ldr	r3, [r3, #0]
 8104678:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 810467c:	4b0d      	ldr	r3, [pc, #52]	; (81046b4 <vPortValidateInterruptPriority+0x7c>)
 810467e:	681b      	ldr	r3, [r3, #0]
 8104680:	429a      	cmp	r2, r3
 8104682:	d90a      	bls.n	810469a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8104684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104688:	f383 8811 	msr	BASEPRI, r3
 810468c:	f3bf 8f6f 	isb	sy
 8104690:	f3bf 8f4f 	dsb	sy
 8104694:	603b      	str	r3, [r7, #0]
}
 8104696:	bf00      	nop
 8104698:	e7fe      	b.n	8104698 <vPortValidateInterruptPriority+0x60>
	}
 810469a:	bf00      	nop
 810469c:	3714      	adds	r7, #20
 810469e:	46bd      	mov	sp, r7
 81046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046a4:	4770      	bx	lr
 81046a6:	bf00      	nop
 81046a8:	e000e3f0 	.word	0xe000e3f0
 81046ac:	100044c8 	.word	0x100044c8
 81046b0:	e000ed0c 	.word	0xe000ed0c
 81046b4:	100044cc 	.word	0x100044cc

081046b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 81046b8:	b580      	push	{r7, lr}
 81046ba:	b084      	sub	sp, #16
 81046bc:	af00      	add	r7, sp, #0
 81046be:	6078      	str	r0, [r7, #4]
 81046c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 81046c2:	687b      	ldr	r3, [r7, #4]
 81046c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 81046c6:	68fb      	ldr	r3, [r7, #12]
 81046c8:	2b00      	cmp	r3, #0
 81046ca:	d10a      	bne.n	81046e2 <xQueueGenericReset+0x2a>
	__asm volatile
 81046cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 81046d0:	f383 8811 	msr	BASEPRI, r3
 81046d4:	f3bf 8f6f 	isb	sy
 81046d8:	f3bf 8f4f 	dsb	sy
 81046dc:	60bb      	str	r3, [r7, #8]
}
 81046de:	bf00      	nop
 81046e0:	e7fe      	b.n	81046e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 81046e2:	f7ff fec7 	bl	8104474 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81046e6:	68fb      	ldr	r3, [r7, #12]
 81046e8:	681a      	ldr	r2, [r3, #0]
 81046ea:	68fb      	ldr	r3, [r7, #12]
 81046ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81046ee:	68f9      	ldr	r1, [r7, #12]
 81046f0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 81046f2:	fb01 f303 	mul.w	r3, r1, r3
 81046f6:	441a      	add	r2, r3
 81046f8:	68fb      	ldr	r3, [r7, #12]
 81046fa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 81046fc:	68fb      	ldr	r3, [r7, #12]
 81046fe:	2200      	movs	r2, #0
 8104700:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8104702:	68fb      	ldr	r3, [r7, #12]
 8104704:	681a      	ldr	r2, [r3, #0]
 8104706:	68fb      	ldr	r3, [r7, #12]
 8104708:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 810470a:	68fb      	ldr	r3, [r7, #12]
 810470c:	681a      	ldr	r2, [r3, #0]
 810470e:	68fb      	ldr	r3, [r7, #12]
 8104710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104712:	3b01      	subs	r3, #1
 8104714:	68f9      	ldr	r1, [r7, #12]
 8104716:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8104718:	fb01 f303 	mul.w	r3, r1, r3
 810471c:	441a      	add	r2, r3
 810471e:	68fb      	ldr	r3, [r7, #12]
 8104720:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8104722:	68fb      	ldr	r3, [r7, #12]
 8104724:	22ff      	movs	r2, #255	; 0xff
 8104726:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 810472a:	68fb      	ldr	r3, [r7, #12]
 810472c:	22ff      	movs	r2, #255	; 0xff
 810472e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8104732:	683b      	ldr	r3, [r7, #0]
 8104734:	2b00      	cmp	r3, #0
 8104736:	d114      	bne.n	8104762 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8104738:	68fb      	ldr	r3, [r7, #12]
 810473a:	691b      	ldr	r3, [r3, #16]
 810473c:	2b00      	cmp	r3, #0
 810473e:	d01a      	beq.n	8104776 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8104740:	68fb      	ldr	r3, [r7, #12]
 8104742:	3310      	adds	r3, #16
 8104744:	4618      	mov	r0, r3
 8104746:	f001 f929 	bl	810599c <xTaskRemoveFromEventList>
 810474a:	4603      	mov	r3, r0
 810474c:	2b00      	cmp	r3, #0
 810474e:	d012      	beq.n	8104776 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8104750:	4b0c      	ldr	r3, [pc, #48]	; (8104784 <xQueueGenericReset+0xcc>)
 8104752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8104756:	601a      	str	r2, [r3, #0]
 8104758:	f3bf 8f4f 	dsb	sy
 810475c:	f3bf 8f6f 	isb	sy
 8104760:	e009      	b.n	8104776 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8104762:	68fb      	ldr	r3, [r7, #12]
 8104764:	3310      	adds	r3, #16
 8104766:	4618      	mov	r0, r3
 8104768:	f7ff fca4 	bl	81040b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 810476c:	68fb      	ldr	r3, [r7, #12]
 810476e:	3324      	adds	r3, #36	; 0x24
 8104770:	4618      	mov	r0, r3
 8104772:	f7ff fc9f 	bl	81040b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8104776:	f7ff fead 	bl	81044d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 810477a:	2301      	movs	r3, #1
}
 810477c:	4618      	mov	r0, r3
 810477e:	3710      	adds	r7, #16
 8104780:	46bd      	mov	sp, r7
 8104782:	bd80      	pop	{r7, pc}
 8104784:	e000ed04 	.word	0xe000ed04

08104788 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8104788:	b580      	push	{r7, lr}
 810478a:	b08e      	sub	sp, #56	; 0x38
 810478c:	af02      	add	r7, sp, #8
 810478e:	60f8      	str	r0, [r7, #12]
 8104790:	60b9      	str	r1, [r7, #8]
 8104792:	607a      	str	r2, [r7, #4]
 8104794:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8104796:	68fb      	ldr	r3, [r7, #12]
 8104798:	2b00      	cmp	r3, #0
 810479a:	d10a      	bne.n	81047b2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 810479c:	f04f 0350 	mov.w	r3, #80	; 0x50
 81047a0:	f383 8811 	msr	BASEPRI, r3
 81047a4:	f3bf 8f6f 	isb	sy
 81047a8:	f3bf 8f4f 	dsb	sy
 81047ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 81047ae:	bf00      	nop
 81047b0:	e7fe      	b.n	81047b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 81047b2:	683b      	ldr	r3, [r7, #0]
 81047b4:	2b00      	cmp	r3, #0
 81047b6:	d10a      	bne.n	81047ce <xQueueGenericCreateStatic+0x46>
	__asm volatile
 81047b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81047bc:	f383 8811 	msr	BASEPRI, r3
 81047c0:	f3bf 8f6f 	isb	sy
 81047c4:	f3bf 8f4f 	dsb	sy
 81047c8:	627b      	str	r3, [r7, #36]	; 0x24
}
 81047ca:	bf00      	nop
 81047cc:	e7fe      	b.n	81047cc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 81047ce:	687b      	ldr	r3, [r7, #4]
 81047d0:	2b00      	cmp	r3, #0
 81047d2:	d002      	beq.n	81047da <xQueueGenericCreateStatic+0x52>
 81047d4:	68bb      	ldr	r3, [r7, #8]
 81047d6:	2b00      	cmp	r3, #0
 81047d8:	d001      	beq.n	81047de <xQueueGenericCreateStatic+0x56>
 81047da:	2301      	movs	r3, #1
 81047dc:	e000      	b.n	81047e0 <xQueueGenericCreateStatic+0x58>
 81047de:	2300      	movs	r3, #0
 81047e0:	2b00      	cmp	r3, #0
 81047e2:	d10a      	bne.n	81047fa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 81047e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81047e8:	f383 8811 	msr	BASEPRI, r3
 81047ec:	f3bf 8f6f 	isb	sy
 81047f0:	f3bf 8f4f 	dsb	sy
 81047f4:	623b      	str	r3, [r7, #32]
}
 81047f6:	bf00      	nop
 81047f8:	e7fe      	b.n	81047f8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 81047fa:	687b      	ldr	r3, [r7, #4]
 81047fc:	2b00      	cmp	r3, #0
 81047fe:	d102      	bne.n	8104806 <xQueueGenericCreateStatic+0x7e>
 8104800:	68bb      	ldr	r3, [r7, #8]
 8104802:	2b00      	cmp	r3, #0
 8104804:	d101      	bne.n	810480a <xQueueGenericCreateStatic+0x82>
 8104806:	2301      	movs	r3, #1
 8104808:	e000      	b.n	810480c <xQueueGenericCreateStatic+0x84>
 810480a:	2300      	movs	r3, #0
 810480c:	2b00      	cmp	r3, #0
 810480e:	d10a      	bne.n	8104826 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8104810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104814:	f383 8811 	msr	BASEPRI, r3
 8104818:	f3bf 8f6f 	isb	sy
 810481c:	f3bf 8f4f 	dsb	sy
 8104820:	61fb      	str	r3, [r7, #28]
}
 8104822:	bf00      	nop
 8104824:	e7fe      	b.n	8104824 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8104826:	2350      	movs	r3, #80	; 0x50
 8104828:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 810482a:	697b      	ldr	r3, [r7, #20]
 810482c:	2b50      	cmp	r3, #80	; 0x50
 810482e:	d00a      	beq.n	8104846 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8104830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104834:	f383 8811 	msr	BASEPRI, r3
 8104838:	f3bf 8f6f 	isb	sy
 810483c:	f3bf 8f4f 	dsb	sy
 8104840:	61bb      	str	r3, [r7, #24]
}
 8104842:	bf00      	nop
 8104844:	e7fe      	b.n	8104844 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8104846:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8104848:	683b      	ldr	r3, [r7, #0]
 810484a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 810484c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810484e:	2b00      	cmp	r3, #0
 8104850:	d00d      	beq.n	810486e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8104852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8104854:	2201      	movs	r2, #1
 8104856:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 810485a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 810485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8104860:	9300      	str	r3, [sp, #0]
 8104862:	4613      	mov	r3, r2
 8104864:	687a      	ldr	r2, [r7, #4]
 8104866:	68b9      	ldr	r1, [r7, #8]
 8104868:	68f8      	ldr	r0, [r7, #12]
 810486a:	f000 f805 	bl	8104878 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 810486e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8104870:	4618      	mov	r0, r3
 8104872:	3730      	adds	r7, #48	; 0x30
 8104874:	46bd      	mov	sp, r7
 8104876:	bd80      	pop	{r7, pc}

08104878 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8104878:	b580      	push	{r7, lr}
 810487a:	b084      	sub	sp, #16
 810487c:	af00      	add	r7, sp, #0
 810487e:	60f8      	str	r0, [r7, #12]
 8104880:	60b9      	str	r1, [r7, #8]
 8104882:	607a      	str	r2, [r7, #4]
 8104884:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8104886:	68bb      	ldr	r3, [r7, #8]
 8104888:	2b00      	cmp	r3, #0
 810488a:	d103      	bne.n	8104894 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 810488c:	69bb      	ldr	r3, [r7, #24]
 810488e:	69ba      	ldr	r2, [r7, #24]
 8104890:	601a      	str	r2, [r3, #0]
 8104892:	e002      	b.n	810489a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8104894:	69bb      	ldr	r3, [r7, #24]
 8104896:	687a      	ldr	r2, [r7, #4]
 8104898:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 810489a:	69bb      	ldr	r3, [r7, #24]
 810489c:	68fa      	ldr	r2, [r7, #12]
 810489e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 81048a0:	69bb      	ldr	r3, [r7, #24]
 81048a2:	68ba      	ldr	r2, [r7, #8]
 81048a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 81048a6:	2101      	movs	r1, #1
 81048a8:	69b8      	ldr	r0, [r7, #24]
 81048aa:	f7ff ff05 	bl	81046b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 81048ae:	69bb      	ldr	r3, [r7, #24]
 81048b0:	78fa      	ldrb	r2, [r7, #3]
 81048b2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 81048b6:	bf00      	nop
 81048b8:	3710      	adds	r7, #16
 81048ba:	46bd      	mov	sp, r7
 81048bc:	bd80      	pop	{r7, pc}
	...

081048c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 81048c0:	b580      	push	{r7, lr}
 81048c2:	b08e      	sub	sp, #56	; 0x38
 81048c4:	af00      	add	r7, sp, #0
 81048c6:	60f8      	str	r0, [r7, #12]
 81048c8:	60b9      	str	r1, [r7, #8]
 81048ca:	607a      	str	r2, [r7, #4]
 81048cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 81048ce:	2300      	movs	r3, #0
 81048d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 81048d2:	68fb      	ldr	r3, [r7, #12]
 81048d4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 81048d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81048d8:	2b00      	cmp	r3, #0
 81048da:	d10a      	bne.n	81048f2 <xQueueGenericSend+0x32>
	__asm volatile
 81048dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 81048e0:	f383 8811 	msr	BASEPRI, r3
 81048e4:	f3bf 8f6f 	isb	sy
 81048e8:	f3bf 8f4f 	dsb	sy
 81048ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 81048ee:	bf00      	nop
 81048f0:	e7fe      	b.n	81048f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 81048f2:	68bb      	ldr	r3, [r7, #8]
 81048f4:	2b00      	cmp	r3, #0
 81048f6:	d103      	bne.n	8104900 <xQueueGenericSend+0x40>
 81048f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81048fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81048fc:	2b00      	cmp	r3, #0
 81048fe:	d101      	bne.n	8104904 <xQueueGenericSend+0x44>
 8104900:	2301      	movs	r3, #1
 8104902:	e000      	b.n	8104906 <xQueueGenericSend+0x46>
 8104904:	2300      	movs	r3, #0
 8104906:	2b00      	cmp	r3, #0
 8104908:	d10a      	bne.n	8104920 <xQueueGenericSend+0x60>
	__asm volatile
 810490a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810490e:	f383 8811 	msr	BASEPRI, r3
 8104912:	f3bf 8f6f 	isb	sy
 8104916:	f3bf 8f4f 	dsb	sy
 810491a:	627b      	str	r3, [r7, #36]	; 0x24
}
 810491c:	bf00      	nop
 810491e:	e7fe      	b.n	810491e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8104920:	683b      	ldr	r3, [r7, #0]
 8104922:	2b02      	cmp	r3, #2
 8104924:	d103      	bne.n	810492e <xQueueGenericSend+0x6e>
 8104926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810492a:	2b01      	cmp	r3, #1
 810492c:	d101      	bne.n	8104932 <xQueueGenericSend+0x72>
 810492e:	2301      	movs	r3, #1
 8104930:	e000      	b.n	8104934 <xQueueGenericSend+0x74>
 8104932:	2300      	movs	r3, #0
 8104934:	2b00      	cmp	r3, #0
 8104936:	d10a      	bne.n	810494e <xQueueGenericSend+0x8e>
	__asm volatile
 8104938:	f04f 0350 	mov.w	r3, #80	; 0x50
 810493c:	f383 8811 	msr	BASEPRI, r3
 8104940:	f3bf 8f6f 	isb	sy
 8104944:	f3bf 8f4f 	dsb	sy
 8104948:	623b      	str	r3, [r7, #32]
}
 810494a:	bf00      	nop
 810494c:	e7fe      	b.n	810494c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810494e:	f001 f9e7 	bl	8105d20 <xTaskGetSchedulerState>
 8104952:	4603      	mov	r3, r0
 8104954:	2b00      	cmp	r3, #0
 8104956:	d102      	bne.n	810495e <xQueueGenericSend+0x9e>
 8104958:	687b      	ldr	r3, [r7, #4]
 810495a:	2b00      	cmp	r3, #0
 810495c:	d101      	bne.n	8104962 <xQueueGenericSend+0xa2>
 810495e:	2301      	movs	r3, #1
 8104960:	e000      	b.n	8104964 <xQueueGenericSend+0xa4>
 8104962:	2300      	movs	r3, #0
 8104964:	2b00      	cmp	r3, #0
 8104966:	d10a      	bne.n	810497e <xQueueGenericSend+0xbe>
	__asm volatile
 8104968:	f04f 0350 	mov.w	r3, #80	; 0x50
 810496c:	f383 8811 	msr	BASEPRI, r3
 8104970:	f3bf 8f6f 	isb	sy
 8104974:	f3bf 8f4f 	dsb	sy
 8104978:	61fb      	str	r3, [r7, #28]
}
 810497a:	bf00      	nop
 810497c:	e7fe      	b.n	810497c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810497e:	f7ff fd79 	bl	8104474 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8104982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8104986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810498a:	429a      	cmp	r2, r3
 810498c:	d302      	bcc.n	8104994 <xQueueGenericSend+0xd4>
 810498e:	683b      	ldr	r3, [r7, #0]
 8104990:	2b02      	cmp	r3, #2
 8104992:	d129      	bne.n	81049e8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8104994:	683a      	ldr	r2, [r7, #0]
 8104996:	68b9      	ldr	r1, [r7, #8]
 8104998:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810499a:	f000 fa0b 	bl	8104db4 <prvCopyDataToQueue>
 810499e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 81049a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81049a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81049a4:	2b00      	cmp	r3, #0
 81049a6:	d010      	beq.n	81049ca <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 81049a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81049aa:	3324      	adds	r3, #36	; 0x24
 81049ac:	4618      	mov	r0, r3
 81049ae:	f000 fff5 	bl	810599c <xTaskRemoveFromEventList>
 81049b2:	4603      	mov	r3, r0
 81049b4:	2b00      	cmp	r3, #0
 81049b6:	d013      	beq.n	81049e0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 81049b8:	4b3f      	ldr	r3, [pc, #252]	; (8104ab8 <xQueueGenericSend+0x1f8>)
 81049ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81049be:	601a      	str	r2, [r3, #0]
 81049c0:	f3bf 8f4f 	dsb	sy
 81049c4:	f3bf 8f6f 	isb	sy
 81049c8:	e00a      	b.n	81049e0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 81049ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81049cc:	2b00      	cmp	r3, #0
 81049ce:	d007      	beq.n	81049e0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 81049d0:	4b39      	ldr	r3, [pc, #228]	; (8104ab8 <xQueueGenericSend+0x1f8>)
 81049d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81049d6:	601a      	str	r2, [r3, #0]
 81049d8:	f3bf 8f4f 	dsb	sy
 81049dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 81049e0:	f7ff fd78 	bl	81044d4 <vPortExitCritical>
				return pdPASS;
 81049e4:	2301      	movs	r3, #1
 81049e6:	e063      	b.n	8104ab0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 81049e8:	687b      	ldr	r3, [r7, #4]
 81049ea:	2b00      	cmp	r3, #0
 81049ec:	d103      	bne.n	81049f6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 81049ee:	f7ff fd71 	bl	81044d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 81049f2:	2300      	movs	r3, #0
 81049f4:	e05c      	b.n	8104ab0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 81049f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81049f8:	2b00      	cmp	r3, #0
 81049fa:	d106      	bne.n	8104a0a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 81049fc:	f107 0314 	add.w	r3, r7, #20
 8104a00:	4618      	mov	r0, r3
 8104a02:	f001 f82f 	bl	8105a64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8104a06:	2301      	movs	r3, #1
 8104a08:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8104a0a:	f7ff fd63 	bl	81044d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8104a0e:	f000 fd9b 	bl	8105548 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8104a12:	f7ff fd2f 	bl	8104474 <vPortEnterCritical>
 8104a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104a18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8104a1c:	b25b      	sxtb	r3, r3
 8104a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104a22:	d103      	bne.n	8104a2c <xQueueGenericSend+0x16c>
 8104a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104a26:	2200      	movs	r2, #0
 8104a28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8104a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104a2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8104a32:	b25b      	sxtb	r3, r3
 8104a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104a38:	d103      	bne.n	8104a42 <xQueueGenericSend+0x182>
 8104a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104a3c:	2200      	movs	r2, #0
 8104a3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8104a42:	f7ff fd47 	bl	81044d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8104a46:	1d3a      	adds	r2, r7, #4
 8104a48:	f107 0314 	add.w	r3, r7, #20
 8104a4c:	4611      	mov	r1, r2
 8104a4e:	4618      	mov	r0, r3
 8104a50:	f001 f81e 	bl	8105a90 <xTaskCheckForTimeOut>
 8104a54:	4603      	mov	r3, r0
 8104a56:	2b00      	cmp	r3, #0
 8104a58:	d124      	bne.n	8104aa4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8104a5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8104a5c:	f000 faa2 	bl	8104fa4 <prvIsQueueFull>
 8104a60:	4603      	mov	r3, r0
 8104a62:	2b00      	cmp	r3, #0
 8104a64:	d018      	beq.n	8104a98 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8104a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104a68:	3310      	adds	r3, #16
 8104a6a:	687a      	ldr	r2, [r7, #4]
 8104a6c:	4611      	mov	r1, r2
 8104a6e:	4618      	mov	r0, r3
 8104a70:	f000 ff44 	bl	81058fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8104a74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8104a76:	f000 fa2d 	bl	8104ed4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8104a7a:	f000 fd73 	bl	8105564 <xTaskResumeAll>
 8104a7e:	4603      	mov	r3, r0
 8104a80:	2b00      	cmp	r3, #0
 8104a82:	f47f af7c 	bne.w	810497e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8104a86:	4b0c      	ldr	r3, [pc, #48]	; (8104ab8 <xQueueGenericSend+0x1f8>)
 8104a88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8104a8c:	601a      	str	r2, [r3, #0]
 8104a8e:	f3bf 8f4f 	dsb	sy
 8104a92:	f3bf 8f6f 	isb	sy
 8104a96:	e772      	b.n	810497e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8104a98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8104a9a:	f000 fa1b 	bl	8104ed4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8104a9e:	f000 fd61 	bl	8105564 <xTaskResumeAll>
 8104aa2:	e76c      	b.n	810497e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8104aa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8104aa6:	f000 fa15 	bl	8104ed4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8104aaa:	f000 fd5b 	bl	8105564 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8104aae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8104ab0:	4618      	mov	r0, r3
 8104ab2:	3738      	adds	r7, #56	; 0x38
 8104ab4:	46bd      	mov	sp, r7
 8104ab6:	bd80      	pop	{r7, pc}
 8104ab8:	e000ed04 	.word	0xe000ed04

08104abc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8104abc:	b580      	push	{r7, lr}
 8104abe:	b090      	sub	sp, #64	; 0x40
 8104ac0:	af00      	add	r7, sp, #0
 8104ac2:	60f8      	str	r0, [r7, #12]
 8104ac4:	60b9      	str	r1, [r7, #8]
 8104ac6:	607a      	str	r2, [r7, #4]
 8104ac8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8104aca:	68fb      	ldr	r3, [r7, #12]
 8104acc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8104ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104ad0:	2b00      	cmp	r3, #0
 8104ad2:	d10a      	bne.n	8104aea <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8104ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104ad8:	f383 8811 	msr	BASEPRI, r3
 8104adc:	f3bf 8f6f 	isb	sy
 8104ae0:	f3bf 8f4f 	dsb	sy
 8104ae4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8104ae6:	bf00      	nop
 8104ae8:	e7fe      	b.n	8104ae8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8104aea:	68bb      	ldr	r3, [r7, #8]
 8104aec:	2b00      	cmp	r3, #0
 8104aee:	d103      	bne.n	8104af8 <xQueueGenericSendFromISR+0x3c>
 8104af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104af4:	2b00      	cmp	r3, #0
 8104af6:	d101      	bne.n	8104afc <xQueueGenericSendFromISR+0x40>
 8104af8:	2301      	movs	r3, #1
 8104afa:	e000      	b.n	8104afe <xQueueGenericSendFromISR+0x42>
 8104afc:	2300      	movs	r3, #0
 8104afe:	2b00      	cmp	r3, #0
 8104b00:	d10a      	bne.n	8104b18 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8104b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104b06:	f383 8811 	msr	BASEPRI, r3
 8104b0a:	f3bf 8f6f 	isb	sy
 8104b0e:	f3bf 8f4f 	dsb	sy
 8104b12:	627b      	str	r3, [r7, #36]	; 0x24
}
 8104b14:	bf00      	nop
 8104b16:	e7fe      	b.n	8104b16 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8104b18:	683b      	ldr	r3, [r7, #0]
 8104b1a:	2b02      	cmp	r3, #2
 8104b1c:	d103      	bne.n	8104b26 <xQueueGenericSendFromISR+0x6a>
 8104b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104b22:	2b01      	cmp	r3, #1
 8104b24:	d101      	bne.n	8104b2a <xQueueGenericSendFromISR+0x6e>
 8104b26:	2301      	movs	r3, #1
 8104b28:	e000      	b.n	8104b2c <xQueueGenericSendFromISR+0x70>
 8104b2a:	2300      	movs	r3, #0
 8104b2c:	2b00      	cmp	r3, #0
 8104b2e:	d10a      	bne.n	8104b46 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8104b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104b34:	f383 8811 	msr	BASEPRI, r3
 8104b38:	f3bf 8f6f 	isb	sy
 8104b3c:	f3bf 8f4f 	dsb	sy
 8104b40:	623b      	str	r3, [r7, #32]
}
 8104b42:	bf00      	nop
 8104b44:	e7fe      	b.n	8104b44 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8104b46:	f7ff fd77 	bl	8104638 <vPortValidateInterruptPriority>
	__asm volatile
 8104b4a:	f3ef 8211 	mrs	r2, BASEPRI
 8104b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104b52:	f383 8811 	msr	BASEPRI, r3
 8104b56:	f3bf 8f6f 	isb	sy
 8104b5a:	f3bf 8f4f 	dsb	sy
 8104b5e:	61fa      	str	r2, [r7, #28]
 8104b60:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8104b62:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8104b64:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8104b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8104b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104b6e:	429a      	cmp	r2, r3
 8104b70:	d302      	bcc.n	8104b78 <xQueueGenericSendFromISR+0xbc>
 8104b72:	683b      	ldr	r3, [r7, #0]
 8104b74:	2b02      	cmp	r3, #2
 8104b76:	d12f      	bne.n	8104bd8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8104b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104b7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8104b7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8104b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104b86:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8104b88:	683a      	ldr	r2, [r7, #0]
 8104b8a:	68b9      	ldr	r1, [r7, #8]
 8104b8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8104b8e:	f000 f911 	bl	8104db4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8104b92:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8104b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104b9a:	d112      	bne.n	8104bc2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8104b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8104ba0:	2b00      	cmp	r3, #0
 8104ba2:	d016      	beq.n	8104bd2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8104ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104ba6:	3324      	adds	r3, #36	; 0x24
 8104ba8:	4618      	mov	r0, r3
 8104baa:	f000 fef7 	bl	810599c <xTaskRemoveFromEventList>
 8104bae:	4603      	mov	r3, r0
 8104bb0:	2b00      	cmp	r3, #0
 8104bb2:	d00e      	beq.n	8104bd2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8104bb4:	687b      	ldr	r3, [r7, #4]
 8104bb6:	2b00      	cmp	r3, #0
 8104bb8:	d00b      	beq.n	8104bd2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8104bba:	687b      	ldr	r3, [r7, #4]
 8104bbc:	2201      	movs	r2, #1
 8104bbe:	601a      	str	r2, [r3, #0]
 8104bc0:	e007      	b.n	8104bd2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8104bc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8104bc6:	3301      	adds	r3, #1
 8104bc8:	b2db      	uxtb	r3, r3
 8104bca:	b25a      	sxtb	r2, r3
 8104bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104bce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8104bd2:	2301      	movs	r3, #1
 8104bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8104bd6:	e001      	b.n	8104bdc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8104bd8:	2300      	movs	r3, #0
 8104bda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104bde:	617b      	str	r3, [r7, #20]
	__asm volatile
 8104be0:	697b      	ldr	r3, [r7, #20]
 8104be2:	f383 8811 	msr	BASEPRI, r3
}
 8104be6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8104be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8104bea:	4618      	mov	r0, r3
 8104bec:	3740      	adds	r7, #64	; 0x40
 8104bee:	46bd      	mov	sp, r7
 8104bf0:	bd80      	pop	{r7, pc}
	...

08104bf4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8104bf4:	b580      	push	{r7, lr}
 8104bf6:	b08c      	sub	sp, #48	; 0x30
 8104bf8:	af00      	add	r7, sp, #0
 8104bfa:	60f8      	str	r0, [r7, #12]
 8104bfc:	60b9      	str	r1, [r7, #8]
 8104bfe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8104c00:	2300      	movs	r3, #0
 8104c02:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8104c04:	68fb      	ldr	r3, [r7, #12]
 8104c06:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8104c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104c0a:	2b00      	cmp	r3, #0
 8104c0c:	d10a      	bne.n	8104c24 <xQueueReceive+0x30>
	__asm volatile
 8104c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104c12:	f383 8811 	msr	BASEPRI, r3
 8104c16:	f3bf 8f6f 	isb	sy
 8104c1a:	f3bf 8f4f 	dsb	sy
 8104c1e:	623b      	str	r3, [r7, #32]
}
 8104c20:	bf00      	nop
 8104c22:	e7fe      	b.n	8104c22 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8104c24:	68bb      	ldr	r3, [r7, #8]
 8104c26:	2b00      	cmp	r3, #0
 8104c28:	d103      	bne.n	8104c32 <xQueueReceive+0x3e>
 8104c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104c2e:	2b00      	cmp	r3, #0
 8104c30:	d101      	bne.n	8104c36 <xQueueReceive+0x42>
 8104c32:	2301      	movs	r3, #1
 8104c34:	e000      	b.n	8104c38 <xQueueReceive+0x44>
 8104c36:	2300      	movs	r3, #0
 8104c38:	2b00      	cmp	r3, #0
 8104c3a:	d10a      	bne.n	8104c52 <xQueueReceive+0x5e>
	__asm volatile
 8104c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104c40:	f383 8811 	msr	BASEPRI, r3
 8104c44:	f3bf 8f6f 	isb	sy
 8104c48:	f3bf 8f4f 	dsb	sy
 8104c4c:	61fb      	str	r3, [r7, #28]
}
 8104c4e:	bf00      	nop
 8104c50:	e7fe      	b.n	8104c50 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8104c52:	f001 f865 	bl	8105d20 <xTaskGetSchedulerState>
 8104c56:	4603      	mov	r3, r0
 8104c58:	2b00      	cmp	r3, #0
 8104c5a:	d102      	bne.n	8104c62 <xQueueReceive+0x6e>
 8104c5c:	687b      	ldr	r3, [r7, #4]
 8104c5e:	2b00      	cmp	r3, #0
 8104c60:	d101      	bne.n	8104c66 <xQueueReceive+0x72>
 8104c62:	2301      	movs	r3, #1
 8104c64:	e000      	b.n	8104c68 <xQueueReceive+0x74>
 8104c66:	2300      	movs	r3, #0
 8104c68:	2b00      	cmp	r3, #0
 8104c6a:	d10a      	bne.n	8104c82 <xQueueReceive+0x8e>
	__asm volatile
 8104c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104c70:	f383 8811 	msr	BASEPRI, r3
 8104c74:	f3bf 8f6f 	isb	sy
 8104c78:	f3bf 8f4f 	dsb	sy
 8104c7c:	61bb      	str	r3, [r7, #24]
}
 8104c7e:	bf00      	nop
 8104c80:	e7fe      	b.n	8104c80 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8104c82:	f7ff fbf7 	bl	8104474 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8104c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104c8a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8104c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104c8e:	2b00      	cmp	r3, #0
 8104c90:	d01f      	beq.n	8104cd2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8104c92:	68b9      	ldr	r1, [r7, #8]
 8104c94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104c96:	f000 f8f7 	bl	8104e88 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8104c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104c9c:	1e5a      	subs	r2, r3, #1
 8104c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104ca0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8104ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104ca4:	691b      	ldr	r3, [r3, #16]
 8104ca6:	2b00      	cmp	r3, #0
 8104ca8:	d00f      	beq.n	8104cca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8104caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104cac:	3310      	adds	r3, #16
 8104cae:	4618      	mov	r0, r3
 8104cb0:	f000 fe74 	bl	810599c <xTaskRemoveFromEventList>
 8104cb4:	4603      	mov	r3, r0
 8104cb6:	2b00      	cmp	r3, #0
 8104cb8:	d007      	beq.n	8104cca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8104cba:	4b3d      	ldr	r3, [pc, #244]	; (8104db0 <xQueueReceive+0x1bc>)
 8104cbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8104cc0:	601a      	str	r2, [r3, #0]
 8104cc2:	f3bf 8f4f 	dsb	sy
 8104cc6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8104cca:	f7ff fc03 	bl	81044d4 <vPortExitCritical>
				return pdPASS;
 8104cce:	2301      	movs	r3, #1
 8104cd0:	e069      	b.n	8104da6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8104cd2:	687b      	ldr	r3, [r7, #4]
 8104cd4:	2b00      	cmp	r3, #0
 8104cd6:	d103      	bne.n	8104ce0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8104cd8:	f7ff fbfc 	bl	81044d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8104cdc:	2300      	movs	r3, #0
 8104cde:	e062      	b.n	8104da6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8104ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8104ce2:	2b00      	cmp	r3, #0
 8104ce4:	d106      	bne.n	8104cf4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8104ce6:	f107 0310 	add.w	r3, r7, #16
 8104cea:	4618      	mov	r0, r3
 8104cec:	f000 feba 	bl	8105a64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8104cf0:	2301      	movs	r3, #1
 8104cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8104cf4:	f7ff fbee 	bl	81044d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8104cf8:	f000 fc26 	bl	8105548 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8104cfc:	f7ff fbba 	bl	8104474 <vPortEnterCritical>
 8104d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104d02:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8104d06:	b25b      	sxtb	r3, r3
 8104d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104d0c:	d103      	bne.n	8104d16 <xQueueReceive+0x122>
 8104d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104d10:	2200      	movs	r2, #0
 8104d12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8104d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104d18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8104d1c:	b25b      	sxtb	r3, r3
 8104d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104d22:	d103      	bne.n	8104d2c <xQueueReceive+0x138>
 8104d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104d26:	2200      	movs	r2, #0
 8104d28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8104d2c:	f7ff fbd2 	bl	81044d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8104d30:	1d3a      	adds	r2, r7, #4
 8104d32:	f107 0310 	add.w	r3, r7, #16
 8104d36:	4611      	mov	r1, r2
 8104d38:	4618      	mov	r0, r3
 8104d3a:	f000 fea9 	bl	8105a90 <xTaskCheckForTimeOut>
 8104d3e:	4603      	mov	r3, r0
 8104d40:	2b00      	cmp	r3, #0
 8104d42:	d123      	bne.n	8104d8c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8104d44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104d46:	f000 f917 	bl	8104f78 <prvIsQueueEmpty>
 8104d4a:	4603      	mov	r3, r0
 8104d4c:	2b00      	cmp	r3, #0
 8104d4e:	d017      	beq.n	8104d80 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8104d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104d52:	3324      	adds	r3, #36	; 0x24
 8104d54:	687a      	ldr	r2, [r7, #4]
 8104d56:	4611      	mov	r1, r2
 8104d58:	4618      	mov	r0, r3
 8104d5a:	f000 fdcf 	bl	81058fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8104d5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104d60:	f000 f8b8 	bl	8104ed4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8104d64:	f000 fbfe 	bl	8105564 <xTaskResumeAll>
 8104d68:	4603      	mov	r3, r0
 8104d6a:	2b00      	cmp	r3, #0
 8104d6c:	d189      	bne.n	8104c82 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8104d6e:	4b10      	ldr	r3, [pc, #64]	; (8104db0 <xQueueReceive+0x1bc>)
 8104d70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8104d74:	601a      	str	r2, [r3, #0]
 8104d76:	f3bf 8f4f 	dsb	sy
 8104d7a:	f3bf 8f6f 	isb	sy
 8104d7e:	e780      	b.n	8104c82 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8104d80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104d82:	f000 f8a7 	bl	8104ed4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8104d86:	f000 fbed 	bl	8105564 <xTaskResumeAll>
 8104d8a:	e77a      	b.n	8104c82 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8104d8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104d8e:	f000 f8a1 	bl	8104ed4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8104d92:	f000 fbe7 	bl	8105564 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8104d96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104d98:	f000 f8ee 	bl	8104f78 <prvIsQueueEmpty>
 8104d9c:	4603      	mov	r3, r0
 8104d9e:	2b00      	cmp	r3, #0
 8104da0:	f43f af6f 	beq.w	8104c82 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8104da4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8104da6:	4618      	mov	r0, r3
 8104da8:	3730      	adds	r7, #48	; 0x30
 8104daa:	46bd      	mov	sp, r7
 8104dac:	bd80      	pop	{r7, pc}
 8104dae:	bf00      	nop
 8104db0:	e000ed04 	.word	0xe000ed04

08104db4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8104db4:	b580      	push	{r7, lr}
 8104db6:	b086      	sub	sp, #24
 8104db8:	af00      	add	r7, sp, #0
 8104dba:	60f8      	str	r0, [r7, #12]
 8104dbc:	60b9      	str	r1, [r7, #8]
 8104dbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8104dc0:	2300      	movs	r3, #0
 8104dc2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8104dc4:	68fb      	ldr	r3, [r7, #12]
 8104dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104dc8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8104dca:	68fb      	ldr	r3, [r7, #12]
 8104dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104dce:	2b00      	cmp	r3, #0
 8104dd0:	d10d      	bne.n	8104dee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8104dd2:	68fb      	ldr	r3, [r7, #12]
 8104dd4:	681b      	ldr	r3, [r3, #0]
 8104dd6:	2b00      	cmp	r3, #0
 8104dd8:	d14d      	bne.n	8104e76 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8104dda:	68fb      	ldr	r3, [r7, #12]
 8104ddc:	689b      	ldr	r3, [r3, #8]
 8104dde:	4618      	mov	r0, r3
 8104de0:	f000 ffbc 	bl	8105d5c <xTaskPriorityDisinherit>
 8104de4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8104de6:	68fb      	ldr	r3, [r7, #12]
 8104de8:	2200      	movs	r2, #0
 8104dea:	609a      	str	r2, [r3, #8]
 8104dec:	e043      	b.n	8104e76 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8104dee:	687b      	ldr	r3, [r7, #4]
 8104df0:	2b00      	cmp	r3, #0
 8104df2:	d119      	bne.n	8104e28 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8104df4:	68fb      	ldr	r3, [r7, #12]
 8104df6:	6858      	ldr	r0, [r3, #4]
 8104df8:	68fb      	ldr	r3, [r7, #12]
 8104dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104dfc:	461a      	mov	r2, r3
 8104dfe:	68b9      	ldr	r1, [r7, #8]
 8104e00:	f004 f80e 	bl	8108e20 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8104e04:	68fb      	ldr	r3, [r7, #12]
 8104e06:	685a      	ldr	r2, [r3, #4]
 8104e08:	68fb      	ldr	r3, [r7, #12]
 8104e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104e0c:	441a      	add	r2, r3
 8104e0e:	68fb      	ldr	r3, [r7, #12]
 8104e10:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8104e12:	68fb      	ldr	r3, [r7, #12]
 8104e14:	685a      	ldr	r2, [r3, #4]
 8104e16:	68fb      	ldr	r3, [r7, #12]
 8104e18:	689b      	ldr	r3, [r3, #8]
 8104e1a:	429a      	cmp	r2, r3
 8104e1c:	d32b      	bcc.n	8104e76 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8104e1e:	68fb      	ldr	r3, [r7, #12]
 8104e20:	681a      	ldr	r2, [r3, #0]
 8104e22:	68fb      	ldr	r3, [r7, #12]
 8104e24:	605a      	str	r2, [r3, #4]
 8104e26:	e026      	b.n	8104e76 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8104e28:	68fb      	ldr	r3, [r7, #12]
 8104e2a:	68d8      	ldr	r0, [r3, #12]
 8104e2c:	68fb      	ldr	r3, [r7, #12]
 8104e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104e30:	461a      	mov	r2, r3
 8104e32:	68b9      	ldr	r1, [r7, #8]
 8104e34:	f003 fff4 	bl	8108e20 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8104e38:	68fb      	ldr	r3, [r7, #12]
 8104e3a:	68da      	ldr	r2, [r3, #12]
 8104e3c:	68fb      	ldr	r3, [r7, #12]
 8104e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104e40:	425b      	negs	r3, r3
 8104e42:	441a      	add	r2, r3
 8104e44:	68fb      	ldr	r3, [r7, #12]
 8104e46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8104e48:	68fb      	ldr	r3, [r7, #12]
 8104e4a:	68da      	ldr	r2, [r3, #12]
 8104e4c:	68fb      	ldr	r3, [r7, #12]
 8104e4e:	681b      	ldr	r3, [r3, #0]
 8104e50:	429a      	cmp	r2, r3
 8104e52:	d207      	bcs.n	8104e64 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8104e54:	68fb      	ldr	r3, [r7, #12]
 8104e56:	689a      	ldr	r2, [r3, #8]
 8104e58:	68fb      	ldr	r3, [r7, #12]
 8104e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104e5c:	425b      	negs	r3, r3
 8104e5e:	441a      	add	r2, r3
 8104e60:	68fb      	ldr	r3, [r7, #12]
 8104e62:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8104e64:	687b      	ldr	r3, [r7, #4]
 8104e66:	2b02      	cmp	r3, #2
 8104e68:	d105      	bne.n	8104e76 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8104e6a:	693b      	ldr	r3, [r7, #16]
 8104e6c:	2b00      	cmp	r3, #0
 8104e6e:	d002      	beq.n	8104e76 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8104e70:	693b      	ldr	r3, [r7, #16]
 8104e72:	3b01      	subs	r3, #1
 8104e74:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8104e76:	693b      	ldr	r3, [r7, #16]
 8104e78:	1c5a      	adds	r2, r3, #1
 8104e7a:	68fb      	ldr	r3, [r7, #12]
 8104e7c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8104e7e:	697b      	ldr	r3, [r7, #20]
}
 8104e80:	4618      	mov	r0, r3
 8104e82:	3718      	adds	r7, #24
 8104e84:	46bd      	mov	sp, r7
 8104e86:	bd80      	pop	{r7, pc}

08104e88 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8104e88:	b580      	push	{r7, lr}
 8104e8a:	b082      	sub	sp, #8
 8104e8c:	af00      	add	r7, sp, #0
 8104e8e:	6078      	str	r0, [r7, #4]
 8104e90:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8104e92:	687b      	ldr	r3, [r7, #4]
 8104e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104e96:	2b00      	cmp	r3, #0
 8104e98:	d018      	beq.n	8104ecc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8104e9a:	687b      	ldr	r3, [r7, #4]
 8104e9c:	68da      	ldr	r2, [r3, #12]
 8104e9e:	687b      	ldr	r3, [r7, #4]
 8104ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104ea2:	441a      	add	r2, r3
 8104ea4:	687b      	ldr	r3, [r7, #4]
 8104ea6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8104ea8:	687b      	ldr	r3, [r7, #4]
 8104eaa:	68da      	ldr	r2, [r3, #12]
 8104eac:	687b      	ldr	r3, [r7, #4]
 8104eae:	689b      	ldr	r3, [r3, #8]
 8104eb0:	429a      	cmp	r2, r3
 8104eb2:	d303      	bcc.n	8104ebc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8104eb4:	687b      	ldr	r3, [r7, #4]
 8104eb6:	681a      	ldr	r2, [r3, #0]
 8104eb8:	687b      	ldr	r3, [r7, #4]
 8104eba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8104ebc:	687b      	ldr	r3, [r7, #4]
 8104ebe:	68d9      	ldr	r1, [r3, #12]
 8104ec0:	687b      	ldr	r3, [r7, #4]
 8104ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104ec4:	461a      	mov	r2, r3
 8104ec6:	6838      	ldr	r0, [r7, #0]
 8104ec8:	f003 ffaa 	bl	8108e20 <memcpy>
	}
}
 8104ecc:	bf00      	nop
 8104ece:	3708      	adds	r7, #8
 8104ed0:	46bd      	mov	sp, r7
 8104ed2:	bd80      	pop	{r7, pc}

08104ed4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8104ed4:	b580      	push	{r7, lr}
 8104ed6:	b084      	sub	sp, #16
 8104ed8:	af00      	add	r7, sp, #0
 8104eda:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8104edc:	f7ff faca 	bl	8104474 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8104ee0:	687b      	ldr	r3, [r7, #4]
 8104ee2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8104ee6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8104ee8:	e011      	b.n	8104f0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8104eea:	687b      	ldr	r3, [r7, #4]
 8104eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8104eee:	2b00      	cmp	r3, #0
 8104ef0:	d012      	beq.n	8104f18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8104ef2:	687b      	ldr	r3, [r7, #4]
 8104ef4:	3324      	adds	r3, #36	; 0x24
 8104ef6:	4618      	mov	r0, r3
 8104ef8:	f000 fd50 	bl	810599c <xTaskRemoveFromEventList>
 8104efc:	4603      	mov	r3, r0
 8104efe:	2b00      	cmp	r3, #0
 8104f00:	d001      	beq.n	8104f06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8104f02:	f000 fe27 	bl	8105b54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8104f06:	7bfb      	ldrb	r3, [r7, #15]
 8104f08:	3b01      	subs	r3, #1
 8104f0a:	b2db      	uxtb	r3, r3
 8104f0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8104f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8104f12:	2b00      	cmp	r3, #0
 8104f14:	dce9      	bgt.n	8104eea <prvUnlockQueue+0x16>
 8104f16:	e000      	b.n	8104f1a <prvUnlockQueue+0x46>
					break;
 8104f18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8104f1a:	687b      	ldr	r3, [r7, #4]
 8104f1c:	22ff      	movs	r2, #255	; 0xff
 8104f1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8104f22:	f7ff fad7 	bl	81044d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8104f26:	f7ff faa5 	bl	8104474 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8104f2a:	687b      	ldr	r3, [r7, #4]
 8104f2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8104f30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8104f32:	e011      	b.n	8104f58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8104f34:	687b      	ldr	r3, [r7, #4]
 8104f36:	691b      	ldr	r3, [r3, #16]
 8104f38:	2b00      	cmp	r3, #0
 8104f3a:	d012      	beq.n	8104f62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8104f3c:	687b      	ldr	r3, [r7, #4]
 8104f3e:	3310      	adds	r3, #16
 8104f40:	4618      	mov	r0, r3
 8104f42:	f000 fd2b 	bl	810599c <xTaskRemoveFromEventList>
 8104f46:	4603      	mov	r3, r0
 8104f48:	2b00      	cmp	r3, #0
 8104f4a:	d001      	beq.n	8104f50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8104f4c:	f000 fe02 	bl	8105b54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8104f50:	7bbb      	ldrb	r3, [r7, #14]
 8104f52:	3b01      	subs	r3, #1
 8104f54:	b2db      	uxtb	r3, r3
 8104f56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8104f58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8104f5c:	2b00      	cmp	r3, #0
 8104f5e:	dce9      	bgt.n	8104f34 <prvUnlockQueue+0x60>
 8104f60:	e000      	b.n	8104f64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8104f62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8104f64:	687b      	ldr	r3, [r7, #4]
 8104f66:	22ff      	movs	r2, #255	; 0xff
 8104f68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8104f6c:	f7ff fab2 	bl	81044d4 <vPortExitCritical>
}
 8104f70:	bf00      	nop
 8104f72:	3710      	adds	r7, #16
 8104f74:	46bd      	mov	sp, r7
 8104f76:	bd80      	pop	{r7, pc}

08104f78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8104f78:	b580      	push	{r7, lr}
 8104f7a:	b084      	sub	sp, #16
 8104f7c:	af00      	add	r7, sp, #0
 8104f7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8104f80:	f7ff fa78 	bl	8104474 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8104f84:	687b      	ldr	r3, [r7, #4]
 8104f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104f88:	2b00      	cmp	r3, #0
 8104f8a:	d102      	bne.n	8104f92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8104f8c:	2301      	movs	r3, #1
 8104f8e:	60fb      	str	r3, [r7, #12]
 8104f90:	e001      	b.n	8104f96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8104f92:	2300      	movs	r3, #0
 8104f94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8104f96:	f7ff fa9d 	bl	81044d4 <vPortExitCritical>

	return xReturn;
 8104f9a:	68fb      	ldr	r3, [r7, #12]
}
 8104f9c:	4618      	mov	r0, r3
 8104f9e:	3710      	adds	r7, #16
 8104fa0:	46bd      	mov	sp, r7
 8104fa2:	bd80      	pop	{r7, pc}

08104fa4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8104fa4:	b580      	push	{r7, lr}
 8104fa6:	b084      	sub	sp, #16
 8104fa8:	af00      	add	r7, sp, #0
 8104faa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8104fac:	f7ff fa62 	bl	8104474 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8104fb0:	687b      	ldr	r3, [r7, #4]
 8104fb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8104fb4:	687b      	ldr	r3, [r7, #4]
 8104fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104fb8:	429a      	cmp	r2, r3
 8104fba:	d102      	bne.n	8104fc2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8104fbc:	2301      	movs	r3, #1
 8104fbe:	60fb      	str	r3, [r7, #12]
 8104fc0:	e001      	b.n	8104fc6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8104fc2:	2300      	movs	r3, #0
 8104fc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8104fc6:	f7ff fa85 	bl	81044d4 <vPortExitCritical>

	return xReturn;
 8104fca:	68fb      	ldr	r3, [r7, #12]
}
 8104fcc:	4618      	mov	r0, r3
 8104fce:	3710      	adds	r7, #16
 8104fd0:	46bd      	mov	sp, r7
 8104fd2:	bd80      	pop	{r7, pc}

08104fd4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8104fd4:	b480      	push	{r7}
 8104fd6:	b085      	sub	sp, #20
 8104fd8:	af00      	add	r7, sp, #0
 8104fda:	6078      	str	r0, [r7, #4]
 8104fdc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8104fde:	2300      	movs	r3, #0
 8104fe0:	60fb      	str	r3, [r7, #12]
 8104fe2:	e014      	b.n	810500e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8104fe4:	4a0f      	ldr	r2, [pc, #60]	; (8105024 <vQueueAddToRegistry+0x50>)
 8104fe6:	68fb      	ldr	r3, [r7, #12]
 8104fe8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8104fec:	2b00      	cmp	r3, #0
 8104fee:	d10b      	bne.n	8105008 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8104ff0:	490c      	ldr	r1, [pc, #48]	; (8105024 <vQueueAddToRegistry+0x50>)
 8104ff2:	68fb      	ldr	r3, [r7, #12]
 8104ff4:	683a      	ldr	r2, [r7, #0]
 8104ff6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8104ffa:	4a0a      	ldr	r2, [pc, #40]	; (8105024 <vQueueAddToRegistry+0x50>)
 8104ffc:	68fb      	ldr	r3, [r7, #12]
 8104ffe:	00db      	lsls	r3, r3, #3
 8105000:	4413      	add	r3, r2
 8105002:	687a      	ldr	r2, [r7, #4]
 8105004:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8105006:	e006      	b.n	8105016 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8105008:	68fb      	ldr	r3, [r7, #12]
 810500a:	3301      	adds	r3, #1
 810500c:	60fb      	str	r3, [r7, #12]
 810500e:	68fb      	ldr	r3, [r7, #12]
 8105010:	2b07      	cmp	r3, #7
 8105012:	d9e7      	bls.n	8104fe4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8105014:	bf00      	nop
 8105016:	bf00      	nop
 8105018:	3714      	adds	r7, #20
 810501a:	46bd      	mov	sp, r7
 810501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105020:	4770      	bx	lr
 8105022:	bf00      	nop
 8105024:	10004cd4 	.word	0x10004cd4

08105028 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8105028:	b580      	push	{r7, lr}
 810502a:	b086      	sub	sp, #24
 810502c:	af00      	add	r7, sp, #0
 810502e:	60f8      	str	r0, [r7, #12]
 8105030:	60b9      	str	r1, [r7, #8]
 8105032:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8105034:	68fb      	ldr	r3, [r7, #12]
 8105036:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8105038:	f7ff fa1c 	bl	8104474 <vPortEnterCritical>
 810503c:	697b      	ldr	r3, [r7, #20]
 810503e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8105042:	b25b      	sxtb	r3, r3
 8105044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105048:	d103      	bne.n	8105052 <vQueueWaitForMessageRestricted+0x2a>
 810504a:	697b      	ldr	r3, [r7, #20]
 810504c:	2200      	movs	r2, #0
 810504e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8105052:	697b      	ldr	r3, [r7, #20]
 8105054:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8105058:	b25b      	sxtb	r3, r3
 810505a:	f1b3 3fff 	cmp.w	r3, #4294967295
 810505e:	d103      	bne.n	8105068 <vQueueWaitForMessageRestricted+0x40>
 8105060:	697b      	ldr	r3, [r7, #20]
 8105062:	2200      	movs	r2, #0
 8105064:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8105068:	f7ff fa34 	bl	81044d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 810506c:	697b      	ldr	r3, [r7, #20]
 810506e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105070:	2b00      	cmp	r3, #0
 8105072:	d106      	bne.n	8105082 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8105074:	697b      	ldr	r3, [r7, #20]
 8105076:	3324      	adds	r3, #36	; 0x24
 8105078:	687a      	ldr	r2, [r7, #4]
 810507a:	68b9      	ldr	r1, [r7, #8]
 810507c:	4618      	mov	r0, r3
 810507e:	f000 fc61 	bl	8105944 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8105082:	6978      	ldr	r0, [r7, #20]
 8105084:	f7ff ff26 	bl	8104ed4 <prvUnlockQueue>
	}
 8105088:	bf00      	nop
 810508a:	3718      	adds	r7, #24
 810508c:	46bd      	mov	sp, r7
 810508e:	bd80      	pop	{r7, pc}

08105090 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8105090:	b580      	push	{r7, lr}
 8105092:	b08e      	sub	sp, #56	; 0x38
 8105094:	af04      	add	r7, sp, #16
 8105096:	60f8      	str	r0, [r7, #12]
 8105098:	60b9      	str	r1, [r7, #8]
 810509a:	607a      	str	r2, [r7, #4]
 810509c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 810509e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81050a0:	2b00      	cmp	r3, #0
 81050a2:	d10a      	bne.n	81050ba <xTaskCreateStatic+0x2a>
	__asm volatile
 81050a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81050a8:	f383 8811 	msr	BASEPRI, r3
 81050ac:	f3bf 8f6f 	isb	sy
 81050b0:	f3bf 8f4f 	dsb	sy
 81050b4:	623b      	str	r3, [r7, #32]
}
 81050b6:	bf00      	nop
 81050b8:	e7fe      	b.n	81050b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 81050ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81050bc:	2b00      	cmp	r3, #0
 81050be:	d10a      	bne.n	81050d6 <xTaskCreateStatic+0x46>
	__asm volatile
 81050c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 81050c4:	f383 8811 	msr	BASEPRI, r3
 81050c8:	f3bf 8f6f 	isb	sy
 81050cc:	f3bf 8f4f 	dsb	sy
 81050d0:	61fb      	str	r3, [r7, #28]
}
 81050d2:	bf00      	nop
 81050d4:	e7fe      	b.n	81050d4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 81050d6:	23bc      	movs	r3, #188	; 0xbc
 81050d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 81050da:	693b      	ldr	r3, [r7, #16]
 81050dc:	2bbc      	cmp	r3, #188	; 0xbc
 81050de:	d00a      	beq.n	81050f6 <xTaskCreateStatic+0x66>
	__asm volatile
 81050e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 81050e4:	f383 8811 	msr	BASEPRI, r3
 81050e8:	f3bf 8f6f 	isb	sy
 81050ec:	f3bf 8f4f 	dsb	sy
 81050f0:	61bb      	str	r3, [r7, #24]
}
 81050f2:	bf00      	nop
 81050f4:	e7fe      	b.n	81050f4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 81050f6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 81050f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81050fa:	2b00      	cmp	r3, #0
 81050fc:	d01e      	beq.n	810513c <xTaskCreateStatic+0xac>
 81050fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105100:	2b00      	cmp	r3, #0
 8105102:	d01b      	beq.n	810513c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8105104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105106:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8105108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810510a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810510c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 810510e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105110:	2202      	movs	r2, #2
 8105112:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8105116:	2300      	movs	r3, #0
 8105118:	9303      	str	r3, [sp, #12]
 810511a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810511c:	9302      	str	r3, [sp, #8]
 810511e:	f107 0314 	add.w	r3, r7, #20
 8105122:	9301      	str	r3, [sp, #4]
 8105124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105126:	9300      	str	r3, [sp, #0]
 8105128:	683b      	ldr	r3, [r7, #0]
 810512a:	687a      	ldr	r2, [r7, #4]
 810512c:	68b9      	ldr	r1, [r7, #8]
 810512e:	68f8      	ldr	r0, [r7, #12]
 8105130:	f000 f850 	bl	81051d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8105134:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8105136:	f000 f8f3 	bl	8105320 <prvAddNewTaskToReadyList>
 810513a:	e001      	b.n	8105140 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 810513c:	2300      	movs	r3, #0
 810513e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8105140:	697b      	ldr	r3, [r7, #20]
	}
 8105142:	4618      	mov	r0, r3
 8105144:	3728      	adds	r7, #40	; 0x28
 8105146:	46bd      	mov	sp, r7
 8105148:	bd80      	pop	{r7, pc}

0810514a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 810514a:	b580      	push	{r7, lr}
 810514c:	b08c      	sub	sp, #48	; 0x30
 810514e:	af04      	add	r7, sp, #16
 8105150:	60f8      	str	r0, [r7, #12]
 8105152:	60b9      	str	r1, [r7, #8]
 8105154:	603b      	str	r3, [r7, #0]
 8105156:	4613      	mov	r3, r2
 8105158:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 810515a:	88fb      	ldrh	r3, [r7, #6]
 810515c:	009b      	lsls	r3, r3, #2
 810515e:	4618      	mov	r0, r3
 8105160:	f7fe ff4a 	bl	8103ff8 <pvPortMalloc>
 8105164:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8105166:	697b      	ldr	r3, [r7, #20]
 8105168:	2b00      	cmp	r3, #0
 810516a:	d00e      	beq.n	810518a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 810516c:	20bc      	movs	r0, #188	; 0xbc
 810516e:	f7fe ff43 	bl	8103ff8 <pvPortMalloc>
 8105172:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8105174:	69fb      	ldr	r3, [r7, #28]
 8105176:	2b00      	cmp	r3, #0
 8105178:	d003      	beq.n	8105182 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 810517a:	69fb      	ldr	r3, [r7, #28]
 810517c:	697a      	ldr	r2, [r7, #20]
 810517e:	631a      	str	r2, [r3, #48]	; 0x30
 8105180:	e005      	b.n	810518e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8105182:	6978      	ldr	r0, [r7, #20]
 8105184:	f7fe ff7e 	bl	8104084 <vPortFree>
 8105188:	e001      	b.n	810518e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 810518a:	2300      	movs	r3, #0
 810518c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 810518e:	69fb      	ldr	r3, [r7, #28]
 8105190:	2b00      	cmp	r3, #0
 8105192:	d017      	beq.n	81051c4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8105194:	69fb      	ldr	r3, [r7, #28]
 8105196:	2200      	movs	r2, #0
 8105198:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 810519c:	88fa      	ldrh	r2, [r7, #6]
 810519e:	2300      	movs	r3, #0
 81051a0:	9303      	str	r3, [sp, #12]
 81051a2:	69fb      	ldr	r3, [r7, #28]
 81051a4:	9302      	str	r3, [sp, #8]
 81051a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81051a8:	9301      	str	r3, [sp, #4]
 81051aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81051ac:	9300      	str	r3, [sp, #0]
 81051ae:	683b      	ldr	r3, [r7, #0]
 81051b0:	68b9      	ldr	r1, [r7, #8]
 81051b2:	68f8      	ldr	r0, [r7, #12]
 81051b4:	f000 f80e 	bl	81051d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 81051b8:	69f8      	ldr	r0, [r7, #28]
 81051ba:	f000 f8b1 	bl	8105320 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 81051be:	2301      	movs	r3, #1
 81051c0:	61bb      	str	r3, [r7, #24]
 81051c2:	e002      	b.n	81051ca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 81051c4:	f04f 33ff 	mov.w	r3, #4294967295
 81051c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 81051ca:	69bb      	ldr	r3, [r7, #24]
	}
 81051cc:	4618      	mov	r0, r3
 81051ce:	3720      	adds	r7, #32
 81051d0:	46bd      	mov	sp, r7
 81051d2:	bd80      	pop	{r7, pc}

081051d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 81051d4:	b580      	push	{r7, lr}
 81051d6:	b088      	sub	sp, #32
 81051d8:	af00      	add	r7, sp, #0
 81051da:	60f8      	str	r0, [r7, #12]
 81051dc:	60b9      	str	r1, [r7, #8]
 81051de:	607a      	str	r2, [r7, #4]
 81051e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 81051e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81051e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 81051e6:	687b      	ldr	r3, [r7, #4]
 81051e8:	009b      	lsls	r3, r3, #2
 81051ea:	461a      	mov	r2, r3
 81051ec:	21a5      	movs	r1, #165	; 0xa5
 81051ee:	f003 fe25 	bl	8108e3c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 81051f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81051f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81051f6:	687b      	ldr	r3, [r7, #4]
 81051f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 81051fc:	3b01      	subs	r3, #1
 81051fe:	009b      	lsls	r3, r3, #2
 8105200:	4413      	add	r3, r2
 8105202:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8105204:	69bb      	ldr	r3, [r7, #24]
 8105206:	f023 0307 	bic.w	r3, r3, #7
 810520a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 810520c:	69bb      	ldr	r3, [r7, #24]
 810520e:	f003 0307 	and.w	r3, r3, #7
 8105212:	2b00      	cmp	r3, #0
 8105214:	d00a      	beq.n	810522c <prvInitialiseNewTask+0x58>
	__asm volatile
 8105216:	f04f 0350 	mov.w	r3, #80	; 0x50
 810521a:	f383 8811 	msr	BASEPRI, r3
 810521e:	f3bf 8f6f 	isb	sy
 8105222:	f3bf 8f4f 	dsb	sy
 8105226:	617b      	str	r3, [r7, #20]
}
 8105228:	bf00      	nop
 810522a:	e7fe      	b.n	810522a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 810522c:	68bb      	ldr	r3, [r7, #8]
 810522e:	2b00      	cmp	r3, #0
 8105230:	d01f      	beq.n	8105272 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8105232:	2300      	movs	r3, #0
 8105234:	61fb      	str	r3, [r7, #28]
 8105236:	e012      	b.n	810525e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8105238:	68ba      	ldr	r2, [r7, #8]
 810523a:	69fb      	ldr	r3, [r7, #28]
 810523c:	4413      	add	r3, r2
 810523e:	7819      	ldrb	r1, [r3, #0]
 8105240:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8105242:	69fb      	ldr	r3, [r7, #28]
 8105244:	4413      	add	r3, r2
 8105246:	3334      	adds	r3, #52	; 0x34
 8105248:	460a      	mov	r2, r1
 810524a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 810524c:	68ba      	ldr	r2, [r7, #8]
 810524e:	69fb      	ldr	r3, [r7, #28]
 8105250:	4413      	add	r3, r2
 8105252:	781b      	ldrb	r3, [r3, #0]
 8105254:	2b00      	cmp	r3, #0
 8105256:	d006      	beq.n	8105266 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8105258:	69fb      	ldr	r3, [r7, #28]
 810525a:	3301      	adds	r3, #1
 810525c:	61fb      	str	r3, [r7, #28]
 810525e:	69fb      	ldr	r3, [r7, #28]
 8105260:	2b0f      	cmp	r3, #15
 8105262:	d9e9      	bls.n	8105238 <prvInitialiseNewTask+0x64>
 8105264:	e000      	b.n	8105268 <prvInitialiseNewTask+0x94>
			{
				break;
 8105266:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8105268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810526a:	2200      	movs	r2, #0
 810526c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8105270:	e003      	b.n	810527a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8105272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105274:	2200      	movs	r2, #0
 8105276:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 810527a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810527c:	2b37      	cmp	r3, #55	; 0x37
 810527e:	d901      	bls.n	8105284 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8105280:	2337      	movs	r3, #55	; 0x37
 8105282:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8105284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105286:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8105288:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 810528a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810528c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810528e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8105290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105292:	2200      	movs	r2, #0
 8105294:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8105296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105298:	3304      	adds	r3, #4
 810529a:	4618      	mov	r0, r3
 810529c:	f7fe ff2a 	bl	81040f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 81052a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052a2:	3318      	adds	r3, #24
 81052a4:	4618      	mov	r0, r3
 81052a6:	f7fe ff25 	bl	81040f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 81052aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81052ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81052b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81052b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 81052b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 81052ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81052be:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 81052c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052c2:	2200      	movs	r2, #0
 81052c4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 81052c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052ca:	2200      	movs	r2, #0
 81052cc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 81052d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052d2:	3354      	adds	r3, #84	; 0x54
 81052d4:	2260      	movs	r2, #96	; 0x60
 81052d6:	2100      	movs	r1, #0
 81052d8:	4618      	mov	r0, r3
 81052da:	f003 fdaf 	bl	8108e3c <memset>
 81052de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052e0:	4a0c      	ldr	r2, [pc, #48]	; (8105314 <prvInitialiseNewTask+0x140>)
 81052e2:	659a      	str	r2, [r3, #88]	; 0x58
 81052e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052e6:	4a0c      	ldr	r2, [pc, #48]	; (8105318 <prvInitialiseNewTask+0x144>)
 81052e8:	65da      	str	r2, [r3, #92]	; 0x5c
 81052ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052ec:	4a0b      	ldr	r2, [pc, #44]	; (810531c <prvInitialiseNewTask+0x148>)
 81052ee:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 81052f0:	683a      	ldr	r2, [r7, #0]
 81052f2:	68f9      	ldr	r1, [r7, #12]
 81052f4:	69b8      	ldr	r0, [r7, #24]
 81052f6:	f7fe ff91 	bl	810421c <pxPortInitialiseStack>
 81052fa:	4602      	mov	r2, r0
 81052fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052fe:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8105300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105302:	2b00      	cmp	r3, #0
 8105304:	d002      	beq.n	810530c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8105306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105308:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810530a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810530c:	bf00      	nop
 810530e:	3720      	adds	r7, #32
 8105310:	46bd      	mov	sp, r7
 8105312:	bd80      	pop	{r7, pc}
 8105314:	08109fac 	.word	0x08109fac
 8105318:	08109fcc 	.word	0x08109fcc
 810531c:	08109f8c 	.word	0x08109f8c

08105320 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8105320:	b580      	push	{r7, lr}
 8105322:	b082      	sub	sp, #8
 8105324:	af00      	add	r7, sp, #0
 8105326:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8105328:	f7ff f8a4 	bl	8104474 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 810532c:	4b2d      	ldr	r3, [pc, #180]	; (81053e4 <prvAddNewTaskToReadyList+0xc4>)
 810532e:	681b      	ldr	r3, [r3, #0]
 8105330:	3301      	adds	r3, #1
 8105332:	4a2c      	ldr	r2, [pc, #176]	; (81053e4 <prvAddNewTaskToReadyList+0xc4>)
 8105334:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8105336:	4b2c      	ldr	r3, [pc, #176]	; (81053e8 <prvAddNewTaskToReadyList+0xc8>)
 8105338:	681b      	ldr	r3, [r3, #0]
 810533a:	2b00      	cmp	r3, #0
 810533c:	d109      	bne.n	8105352 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 810533e:	4a2a      	ldr	r2, [pc, #168]	; (81053e8 <prvAddNewTaskToReadyList+0xc8>)
 8105340:	687b      	ldr	r3, [r7, #4]
 8105342:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8105344:	4b27      	ldr	r3, [pc, #156]	; (81053e4 <prvAddNewTaskToReadyList+0xc4>)
 8105346:	681b      	ldr	r3, [r3, #0]
 8105348:	2b01      	cmp	r3, #1
 810534a:	d110      	bne.n	810536e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 810534c:	f000 fc26 	bl	8105b9c <prvInitialiseTaskLists>
 8105350:	e00d      	b.n	810536e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8105352:	4b26      	ldr	r3, [pc, #152]	; (81053ec <prvAddNewTaskToReadyList+0xcc>)
 8105354:	681b      	ldr	r3, [r3, #0]
 8105356:	2b00      	cmp	r3, #0
 8105358:	d109      	bne.n	810536e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 810535a:	4b23      	ldr	r3, [pc, #140]	; (81053e8 <prvAddNewTaskToReadyList+0xc8>)
 810535c:	681b      	ldr	r3, [r3, #0]
 810535e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105360:	687b      	ldr	r3, [r7, #4]
 8105362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105364:	429a      	cmp	r2, r3
 8105366:	d802      	bhi.n	810536e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8105368:	4a1f      	ldr	r2, [pc, #124]	; (81053e8 <prvAddNewTaskToReadyList+0xc8>)
 810536a:	687b      	ldr	r3, [r7, #4]
 810536c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 810536e:	4b20      	ldr	r3, [pc, #128]	; (81053f0 <prvAddNewTaskToReadyList+0xd0>)
 8105370:	681b      	ldr	r3, [r3, #0]
 8105372:	3301      	adds	r3, #1
 8105374:	4a1e      	ldr	r2, [pc, #120]	; (81053f0 <prvAddNewTaskToReadyList+0xd0>)
 8105376:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8105378:	4b1d      	ldr	r3, [pc, #116]	; (81053f0 <prvAddNewTaskToReadyList+0xd0>)
 810537a:	681a      	ldr	r2, [r3, #0]
 810537c:	687b      	ldr	r3, [r7, #4]
 810537e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8105380:	687b      	ldr	r3, [r7, #4]
 8105382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105384:	4b1b      	ldr	r3, [pc, #108]	; (81053f4 <prvAddNewTaskToReadyList+0xd4>)
 8105386:	681b      	ldr	r3, [r3, #0]
 8105388:	429a      	cmp	r2, r3
 810538a:	d903      	bls.n	8105394 <prvAddNewTaskToReadyList+0x74>
 810538c:	687b      	ldr	r3, [r7, #4]
 810538e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105390:	4a18      	ldr	r2, [pc, #96]	; (81053f4 <prvAddNewTaskToReadyList+0xd4>)
 8105392:	6013      	str	r3, [r2, #0]
 8105394:	687b      	ldr	r3, [r7, #4]
 8105396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105398:	4613      	mov	r3, r2
 810539a:	009b      	lsls	r3, r3, #2
 810539c:	4413      	add	r3, r2
 810539e:	009b      	lsls	r3, r3, #2
 81053a0:	4a15      	ldr	r2, [pc, #84]	; (81053f8 <prvAddNewTaskToReadyList+0xd8>)
 81053a2:	441a      	add	r2, r3
 81053a4:	687b      	ldr	r3, [r7, #4]
 81053a6:	3304      	adds	r3, #4
 81053a8:	4619      	mov	r1, r3
 81053aa:	4610      	mov	r0, r2
 81053ac:	f7fe feaf 	bl	810410e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 81053b0:	f7ff f890 	bl	81044d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 81053b4:	4b0d      	ldr	r3, [pc, #52]	; (81053ec <prvAddNewTaskToReadyList+0xcc>)
 81053b6:	681b      	ldr	r3, [r3, #0]
 81053b8:	2b00      	cmp	r3, #0
 81053ba:	d00e      	beq.n	81053da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 81053bc:	4b0a      	ldr	r3, [pc, #40]	; (81053e8 <prvAddNewTaskToReadyList+0xc8>)
 81053be:	681b      	ldr	r3, [r3, #0]
 81053c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81053c2:	687b      	ldr	r3, [r7, #4]
 81053c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81053c6:	429a      	cmp	r2, r3
 81053c8:	d207      	bcs.n	81053da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 81053ca:	4b0c      	ldr	r3, [pc, #48]	; (81053fc <prvAddNewTaskToReadyList+0xdc>)
 81053cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81053d0:	601a      	str	r2, [r3, #0]
 81053d2:	f3bf 8f4f 	dsb	sy
 81053d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 81053da:	bf00      	nop
 81053dc:	3708      	adds	r7, #8
 81053de:	46bd      	mov	sp, r7
 81053e0:	bd80      	pop	{r7, pc}
 81053e2:	bf00      	nop
 81053e4:	100049a4 	.word	0x100049a4
 81053e8:	100044d0 	.word	0x100044d0
 81053ec:	100049b0 	.word	0x100049b0
 81053f0:	100049c0 	.word	0x100049c0
 81053f4:	100049ac 	.word	0x100049ac
 81053f8:	100044d4 	.word	0x100044d4
 81053fc:	e000ed04 	.word	0xe000ed04

08105400 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8105400:	b580      	push	{r7, lr}
 8105402:	b084      	sub	sp, #16
 8105404:	af00      	add	r7, sp, #0
 8105406:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8105408:	2300      	movs	r3, #0
 810540a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 810540c:	687b      	ldr	r3, [r7, #4]
 810540e:	2b00      	cmp	r3, #0
 8105410:	d017      	beq.n	8105442 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8105412:	4b13      	ldr	r3, [pc, #76]	; (8105460 <vTaskDelay+0x60>)
 8105414:	681b      	ldr	r3, [r3, #0]
 8105416:	2b00      	cmp	r3, #0
 8105418:	d00a      	beq.n	8105430 <vTaskDelay+0x30>
	__asm volatile
 810541a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810541e:	f383 8811 	msr	BASEPRI, r3
 8105422:	f3bf 8f6f 	isb	sy
 8105426:	f3bf 8f4f 	dsb	sy
 810542a:	60bb      	str	r3, [r7, #8]
}
 810542c:	bf00      	nop
 810542e:	e7fe      	b.n	810542e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8105430:	f000 f88a 	bl	8105548 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8105434:	2100      	movs	r1, #0
 8105436:	6878      	ldr	r0, [r7, #4]
 8105438:	f000 fcfe 	bl	8105e38 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 810543c:	f000 f892 	bl	8105564 <xTaskResumeAll>
 8105440:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8105442:	68fb      	ldr	r3, [r7, #12]
 8105444:	2b00      	cmp	r3, #0
 8105446:	d107      	bne.n	8105458 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8105448:	4b06      	ldr	r3, [pc, #24]	; (8105464 <vTaskDelay+0x64>)
 810544a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810544e:	601a      	str	r2, [r3, #0]
 8105450:	f3bf 8f4f 	dsb	sy
 8105454:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8105458:	bf00      	nop
 810545a:	3710      	adds	r7, #16
 810545c:	46bd      	mov	sp, r7
 810545e:	bd80      	pop	{r7, pc}
 8105460:	100049cc 	.word	0x100049cc
 8105464:	e000ed04 	.word	0xe000ed04

08105468 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8105468:	b580      	push	{r7, lr}
 810546a:	b08a      	sub	sp, #40	; 0x28
 810546c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 810546e:	2300      	movs	r3, #0
 8105470:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8105472:	2300      	movs	r3, #0
 8105474:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8105476:	463a      	mov	r2, r7
 8105478:	1d39      	adds	r1, r7, #4
 810547a:	f107 0308 	add.w	r3, r7, #8
 810547e:	4618      	mov	r0, r3
 8105480:	f7fe fd86 	bl	8103f90 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8105484:	6839      	ldr	r1, [r7, #0]
 8105486:	687b      	ldr	r3, [r7, #4]
 8105488:	68ba      	ldr	r2, [r7, #8]
 810548a:	9202      	str	r2, [sp, #8]
 810548c:	9301      	str	r3, [sp, #4]
 810548e:	2300      	movs	r3, #0
 8105490:	9300      	str	r3, [sp, #0]
 8105492:	2300      	movs	r3, #0
 8105494:	460a      	mov	r2, r1
 8105496:	4924      	ldr	r1, [pc, #144]	; (8105528 <vTaskStartScheduler+0xc0>)
 8105498:	4824      	ldr	r0, [pc, #144]	; (810552c <vTaskStartScheduler+0xc4>)
 810549a:	f7ff fdf9 	bl	8105090 <xTaskCreateStatic>
 810549e:	4603      	mov	r3, r0
 81054a0:	4a23      	ldr	r2, [pc, #140]	; (8105530 <vTaskStartScheduler+0xc8>)
 81054a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 81054a4:	4b22      	ldr	r3, [pc, #136]	; (8105530 <vTaskStartScheduler+0xc8>)
 81054a6:	681b      	ldr	r3, [r3, #0]
 81054a8:	2b00      	cmp	r3, #0
 81054aa:	d002      	beq.n	81054b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 81054ac:	2301      	movs	r3, #1
 81054ae:	617b      	str	r3, [r7, #20]
 81054b0:	e001      	b.n	81054b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 81054b2:	2300      	movs	r3, #0
 81054b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 81054b6:	697b      	ldr	r3, [r7, #20]
 81054b8:	2b01      	cmp	r3, #1
 81054ba:	d102      	bne.n	81054c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 81054bc:	f000 fd10 	bl	8105ee0 <xTimerCreateTimerTask>
 81054c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 81054c2:	697b      	ldr	r3, [r7, #20]
 81054c4:	2b01      	cmp	r3, #1
 81054c6:	d11b      	bne.n	8105500 <vTaskStartScheduler+0x98>
	__asm volatile
 81054c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81054cc:	f383 8811 	msr	BASEPRI, r3
 81054d0:	f3bf 8f6f 	isb	sy
 81054d4:	f3bf 8f4f 	dsb	sy
 81054d8:	613b      	str	r3, [r7, #16]
}
 81054da:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 81054dc:	4b15      	ldr	r3, [pc, #84]	; (8105534 <vTaskStartScheduler+0xcc>)
 81054de:	681b      	ldr	r3, [r3, #0]
 81054e0:	3354      	adds	r3, #84	; 0x54
 81054e2:	4a15      	ldr	r2, [pc, #84]	; (8105538 <vTaskStartScheduler+0xd0>)
 81054e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 81054e6:	4b15      	ldr	r3, [pc, #84]	; (810553c <vTaskStartScheduler+0xd4>)
 81054e8:	f04f 32ff 	mov.w	r2, #4294967295
 81054ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 81054ee:	4b14      	ldr	r3, [pc, #80]	; (8105540 <vTaskStartScheduler+0xd8>)
 81054f0:	2201      	movs	r2, #1
 81054f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 81054f4:	4b13      	ldr	r3, [pc, #76]	; (8105544 <vTaskStartScheduler+0xdc>)
 81054f6:	2200      	movs	r2, #0
 81054f8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 81054fa:	f7fe ff19 	bl	8104330 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 81054fe:	e00e      	b.n	810551e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8105500:	697b      	ldr	r3, [r7, #20]
 8105502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105506:	d10a      	bne.n	810551e <vTaskStartScheduler+0xb6>
	__asm volatile
 8105508:	f04f 0350 	mov.w	r3, #80	; 0x50
 810550c:	f383 8811 	msr	BASEPRI, r3
 8105510:	f3bf 8f6f 	isb	sy
 8105514:	f3bf 8f4f 	dsb	sy
 8105518:	60fb      	str	r3, [r7, #12]
}
 810551a:	bf00      	nop
 810551c:	e7fe      	b.n	810551c <vTaskStartScheduler+0xb4>
}
 810551e:	bf00      	nop
 8105520:	3718      	adds	r7, #24
 8105522:	46bd      	mov	sp, r7
 8105524:	bd80      	pop	{r7, pc}
 8105526:	bf00      	nop
 8105528:	08109cc8 	.word	0x08109cc8
 810552c:	08105b6d 	.word	0x08105b6d
 8105530:	100049c8 	.word	0x100049c8
 8105534:	100044d0 	.word	0x100044d0
 8105538:	100000bc 	.word	0x100000bc
 810553c:	100049c4 	.word	0x100049c4
 8105540:	100049b0 	.word	0x100049b0
 8105544:	100049a8 	.word	0x100049a8

08105548 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8105548:	b480      	push	{r7}
 810554a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 810554c:	4b04      	ldr	r3, [pc, #16]	; (8105560 <vTaskSuspendAll+0x18>)
 810554e:	681b      	ldr	r3, [r3, #0]
 8105550:	3301      	adds	r3, #1
 8105552:	4a03      	ldr	r2, [pc, #12]	; (8105560 <vTaskSuspendAll+0x18>)
 8105554:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8105556:	bf00      	nop
 8105558:	46bd      	mov	sp, r7
 810555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810555e:	4770      	bx	lr
 8105560:	100049cc 	.word	0x100049cc

08105564 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8105564:	b580      	push	{r7, lr}
 8105566:	b084      	sub	sp, #16
 8105568:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 810556a:	2300      	movs	r3, #0
 810556c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 810556e:	2300      	movs	r3, #0
 8105570:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8105572:	4b42      	ldr	r3, [pc, #264]	; (810567c <xTaskResumeAll+0x118>)
 8105574:	681b      	ldr	r3, [r3, #0]
 8105576:	2b00      	cmp	r3, #0
 8105578:	d10a      	bne.n	8105590 <xTaskResumeAll+0x2c>
	__asm volatile
 810557a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810557e:	f383 8811 	msr	BASEPRI, r3
 8105582:	f3bf 8f6f 	isb	sy
 8105586:	f3bf 8f4f 	dsb	sy
 810558a:	603b      	str	r3, [r7, #0]
}
 810558c:	bf00      	nop
 810558e:	e7fe      	b.n	810558e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8105590:	f7fe ff70 	bl	8104474 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8105594:	4b39      	ldr	r3, [pc, #228]	; (810567c <xTaskResumeAll+0x118>)
 8105596:	681b      	ldr	r3, [r3, #0]
 8105598:	3b01      	subs	r3, #1
 810559a:	4a38      	ldr	r2, [pc, #224]	; (810567c <xTaskResumeAll+0x118>)
 810559c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810559e:	4b37      	ldr	r3, [pc, #220]	; (810567c <xTaskResumeAll+0x118>)
 81055a0:	681b      	ldr	r3, [r3, #0]
 81055a2:	2b00      	cmp	r3, #0
 81055a4:	d162      	bne.n	810566c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 81055a6:	4b36      	ldr	r3, [pc, #216]	; (8105680 <xTaskResumeAll+0x11c>)
 81055a8:	681b      	ldr	r3, [r3, #0]
 81055aa:	2b00      	cmp	r3, #0
 81055ac:	d05e      	beq.n	810566c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 81055ae:	e02f      	b.n	8105610 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81055b0:	4b34      	ldr	r3, [pc, #208]	; (8105684 <xTaskResumeAll+0x120>)
 81055b2:	68db      	ldr	r3, [r3, #12]
 81055b4:	68db      	ldr	r3, [r3, #12]
 81055b6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 81055b8:	68fb      	ldr	r3, [r7, #12]
 81055ba:	3318      	adds	r3, #24
 81055bc:	4618      	mov	r0, r3
 81055be:	f7fe fe03 	bl	81041c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 81055c2:	68fb      	ldr	r3, [r7, #12]
 81055c4:	3304      	adds	r3, #4
 81055c6:	4618      	mov	r0, r3
 81055c8:	f7fe fdfe 	bl	81041c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 81055cc:	68fb      	ldr	r3, [r7, #12]
 81055ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81055d0:	4b2d      	ldr	r3, [pc, #180]	; (8105688 <xTaskResumeAll+0x124>)
 81055d2:	681b      	ldr	r3, [r3, #0]
 81055d4:	429a      	cmp	r2, r3
 81055d6:	d903      	bls.n	81055e0 <xTaskResumeAll+0x7c>
 81055d8:	68fb      	ldr	r3, [r7, #12]
 81055da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81055dc:	4a2a      	ldr	r2, [pc, #168]	; (8105688 <xTaskResumeAll+0x124>)
 81055de:	6013      	str	r3, [r2, #0]
 81055e0:	68fb      	ldr	r3, [r7, #12]
 81055e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81055e4:	4613      	mov	r3, r2
 81055e6:	009b      	lsls	r3, r3, #2
 81055e8:	4413      	add	r3, r2
 81055ea:	009b      	lsls	r3, r3, #2
 81055ec:	4a27      	ldr	r2, [pc, #156]	; (810568c <xTaskResumeAll+0x128>)
 81055ee:	441a      	add	r2, r3
 81055f0:	68fb      	ldr	r3, [r7, #12]
 81055f2:	3304      	adds	r3, #4
 81055f4:	4619      	mov	r1, r3
 81055f6:	4610      	mov	r0, r2
 81055f8:	f7fe fd89 	bl	810410e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 81055fc:	68fb      	ldr	r3, [r7, #12]
 81055fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105600:	4b23      	ldr	r3, [pc, #140]	; (8105690 <xTaskResumeAll+0x12c>)
 8105602:	681b      	ldr	r3, [r3, #0]
 8105604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105606:	429a      	cmp	r2, r3
 8105608:	d302      	bcc.n	8105610 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 810560a:	4b22      	ldr	r3, [pc, #136]	; (8105694 <xTaskResumeAll+0x130>)
 810560c:	2201      	movs	r2, #1
 810560e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8105610:	4b1c      	ldr	r3, [pc, #112]	; (8105684 <xTaskResumeAll+0x120>)
 8105612:	681b      	ldr	r3, [r3, #0]
 8105614:	2b00      	cmp	r3, #0
 8105616:	d1cb      	bne.n	81055b0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8105618:	68fb      	ldr	r3, [r7, #12]
 810561a:	2b00      	cmp	r3, #0
 810561c:	d001      	beq.n	8105622 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 810561e:	f000 fb5f 	bl	8105ce0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8105622:	4b1d      	ldr	r3, [pc, #116]	; (8105698 <xTaskResumeAll+0x134>)
 8105624:	681b      	ldr	r3, [r3, #0]
 8105626:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8105628:	687b      	ldr	r3, [r7, #4]
 810562a:	2b00      	cmp	r3, #0
 810562c:	d010      	beq.n	8105650 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 810562e:	f000 f847 	bl	81056c0 <xTaskIncrementTick>
 8105632:	4603      	mov	r3, r0
 8105634:	2b00      	cmp	r3, #0
 8105636:	d002      	beq.n	810563e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8105638:	4b16      	ldr	r3, [pc, #88]	; (8105694 <xTaskResumeAll+0x130>)
 810563a:	2201      	movs	r2, #1
 810563c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 810563e:	687b      	ldr	r3, [r7, #4]
 8105640:	3b01      	subs	r3, #1
 8105642:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8105644:	687b      	ldr	r3, [r7, #4]
 8105646:	2b00      	cmp	r3, #0
 8105648:	d1f1      	bne.n	810562e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 810564a:	4b13      	ldr	r3, [pc, #76]	; (8105698 <xTaskResumeAll+0x134>)
 810564c:	2200      	movs	r2, #0
 810564e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8105650:	4b10      	ldr	r3, [pc, #64]	; (8105694 <xTaskResumeAll+0x130>)
 8105652:	681b      	ldr	r3, [r3, #0]
 8105654:	2b00      	cmp	r3, #0
 8105656:	d009      	beq.n	810566c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8105658:	2301      	movs	r3, #1
 810565a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 810565c:	4b0f      	ldr	r3, [pc, #60]	; (810569c <xTaskResumeAll+0x138>)
 810565e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8105662:	601a      	str	r2, [r3, #0]
 8105664:	f3bf 8f4f 	dsb	sy
 8105668:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 810566c:	f7fe ff32 	bl	81044d4 <vPortExitCritical>

	return xAlreadyYielded;
 8105670:	68bb      	ldr	r3, [r7, #8]
}
 8105672:	4618      	mov	r0, r3
 8105674:	3710      	adds	r7, #16
 8105676:	46bd      	mov	sp, r7
 8105678:	bd80      	pop	{r7, pc}
 810567a:	bf00      	nop
 810567c:	100049cc 	.word	0x100049cc
 8105680:	100049a4 	.word	0x100049a4
 8105684:	10004964 	.word	0x10004964
 8105688:	100049ac 	.word	0x100049ac
 810568c:	100044d4 	.word	0x100044d4
 8105690:	100044d0 	.word	0x100044d0
 8105694:	100049b8 	.word	0x100049b8
 8105698:	100049b4 	.word	0x100049b4
 810569c:	e000ed04 	.word	0xe000ed04

081056a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 81056a0:	b480      	push	{r7}
 81056a2:	b083      	sub	sp, #12
 81056a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 81056a6:	4b05      	ldr	r3, [pc, #20]	; (81056bc <xTaskGetTickCount+0x1c>)
 81056a8:	681b      	ldr	r3, [r3, #0]
 81056aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 81056ac:	687b      	ldr	r3, [r7, #4]
}
 81056ae:	4618      	mov	r0, r3
 81056b0:	370c      	adds	r7, #12
 81056b2:	46bd      	mov	sp, r7
 81056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81056b8:	4770      	bx	lr
 81056ba:	bf00      	nop
 81056bc:	100049a8 	.word	0x100049a8

081056c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 81056c0:	b580      	push	{r7, lr}
 81056c2:	b086      	sub	sp, #24
 81056c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 81056c6:	2300      	movs	r3, #0
 81056c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81056ca:	4b4f      	ldr	r3, [pc, #316]	; (8105808 <xTaskIncrementTick+0x148>)
 81056cc:	681b      	ldr	r3, [r3, #0]
 81056ce:	2b00      	cmp	r3, #0
 81056d0:	f040 808f 	bne.w	81057f2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 81056d4:	4b4d      	ldr	r3, [pc, #308]	; (810580c <xTaskIncrementTick+0x14c>)
 81056d6:	681b      	ldr	r3, [r3, #0]
 81056d8:	3301      	adds	r3, #1
 81056da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 81056dc:	4a4b      	ldr	r2, [pc, #300]	; (810580c <xTaskIncrementTick+0x14c>)
 81056de:	693b      	ldr	r3, [r7, #16]
 81056e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 81056e2:	693b      	ldr	r3, [r7, #16]
 81056e4:	2b00      	cmp	r3, #0
 81056e6:	d120      	bne.n	810572a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 81056e8:	4b49      	ldr	r3, [pc, #292]	; (8105810 <xTaskIncrementTick+0x150>)
 81056ea:	681b      	ldr	r3, [r3, #0]
 81056ec:	681b      	ldr	r3, [r3, #0]
 81056ee:	2b00      	cmp	r3, #0
 81056f0:	d00a      	beq.n	8105708 <xTaskIncrementTick+0x48>
	__asm volatile
 81056f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81056f6:	f383 8811 	msr	BASEPRI, r3
 81056fa:	f3bf 8f6f 	isb	sy
 81056fe:	f3bf 8f4f 	dsb	sy
 8105702:	603b      	str	r3, [r7, #0]
}
 8105704:	bf00      	nop
 8105706:	e7fe      	b.n	8105706 <xTaskIncrementTick+0x46>
 8105708:	4b41      	ldr	r3, [pc, #260]	; (8105810 <xTaskIncrementTick+0x150>)
 810570a:	681b      	ldr	r3, [r3, #0]
 810570c:	60fb      	str	r3, [r7, #12]
 810570e:	4b41      	ldr	r3, [pc, #260]	; (8105814 <xTaskIncrementTick+0x154>)
 8105710:	681b      	ldr	r3, [r3, #0]
 8105712:	4a3f      	ldr	r2, [pc, #252]	; (8105810 <xTaskIncrementTick+0x150>)
 8105714:	6013      	str	r3, [r2, #0]
 8105716:	4a3f      	ldr	r2, [pc, #252]	; (8105814 <xTaskIncrementTick+0x154>)
 8105718:	68fb      	ldr	r3, [r7, #12]
 810571a:	6013      	str	r3, [r2, #0]
 810571c:	4b3e      	ldr	r3, [pc, #248]	; (8105818 <xTaskIncrementTick+0x158>)
 810571e:	681b      	ldr	r3, [r3, #0]
 8105720:	3301      	adds	r3, #1
 8105722:	4a3d      	ldr	r2, [pc, #244]	; (8105818 <xTaskIncrementTick+0x158>)
 8105724:	6013      	str	r3, [r2, #0]
 8105726:	f000 fadb 	bl	8105ce0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 810572a:	4b3c      	ldr	r3, [pc, #240]	; (810581c <xTaskIncrementTick+0x15c>)
 810572c:	681b      	ldr	r3, [r3, #0]
 810572e:	693a      	ldr	r2, [r7, #16]
 8105730:	429a      	cmp	r2, r3
 8105732:	d349      	bcc.n	81057c8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8105734:	4b36      	ldr	r3, [pc, #216]	; (8105810 <xTaskIncrementTick+0x150>)
 8105736:	681b      	ldr	r3, [r3, #0]
 8105738:	681b      	ldr	r3, [r3, #0]
 810573a:	2b00      	cmp	r3, #0
 810573c:	d104      	bne.n	8105748 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810573e:	4b37      	ldr	r3, [pc, #220]	; (810581c <xTaskIncrementTick+0x15c>)
 8105740:	f04f 32ff 	mov.w	r2, #4294967295
 8105744:	601a      	str	r2, [r3, #0]
					break;
 8105746:	e03f      	b.n	81057c8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105748:	4b31      	ldr	r3, [pc, #196]	; (8105810 <xTaskIncrementTick+0x150>)
 810574a:	681b      	ldr	r3, [r3, #0]
 810574c:	68db      	ldr	r3, [r3, #12]
 810574e:	68db      	ldr	r3, [r3, #12]
 8105750:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8105752:	68bb      	ldr	r3, [r7, #8]
 8105754:	685b      	ldr	r3, [r3, #4]
 8105756:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8105758:	693a      	ldr	r2, [r7, #16]
 810575a:	687b      	ldr	r3, [r7, #4]
 810575c:	429a      	cmp	r2, r3
 810575e:	d203      	bcs.n	8105768 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8105760:	4a2e      	ldr	r2, [pc, #184]	; (810581c <xTaskIncrementTick+0x15c>)
 8105762:	687b      	ldr	r3, [r7, #4]
 8105764:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8105766:	e02f      	b.n	81057c8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8105768:	68bb      	ldr	r3, [r7, #8]
 810576a:	3304      	adds	r3, #4
 810576c:	4618      	mov	r0, r3
 810576e:	f7fe fd2b 	bl	81041c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8105772:	68bb      	ldr	r3, [r7, #8]
 8105774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105776:	2b00      	cmp	r3, #0
 8105778:	d004      	beq.n	8105784 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810577a:	68bb      	ldr	r3, [r7, #8]
 810577c:	3318      	adds	r3, #24
 810577e:	4618      	mov	r0, r3
 8105780:	f7fe fd22 	bl	81041c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8105784:	68bb      	ldr	r3, [r7, #8]
 8105786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105788:	4b25      	ldr	r3, [pc, #148]	; (8105820 <xTaskIncrementTick+0x160>)
 810578a:	681b      	ldr	r3, [r3, #0]
 810578c:	429a      	cmp	r2, r3
 810578e:	d903      	bls.n	8105798 <xTaskIncrementTick+0xd8>
 8105790:	68bb      	ldr	r3, [r7, #8]
 8105792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105794:	4a22      	ldr	r2, [pc, #136]	; (8105820 <xTaskIncrementTick+0x160>)
 8105796:	6013      	str	r3, [r2, #0]
 8105798:	68bb      	ldr	r3, [r7, #8]
 810579a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810579c:	4613      	mov	r3, r2
 810579e:	009b      	lsls	r3, r3, #2
 81057a0:	4413      	add	r3, r2
 81057a2:	009b      	lsls	r3, r3, #2
 81057a4:	4a1f      	ldr	r2, [pc, #124]	; (8105824 <xTaskIncrementTick+0x164>)
 81057a6:	441a      	add	r2, r3
 81057a8:	68bb      	ldr	r3, [r7, #8]
 81057aa:	3304      	adds	r3, #4
 81057ac:	4619      	mov	r1, r3
 81057ae:	4610      	mov	r0, r2
 81057b0:	f7fe fcad 	bl	810410e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 81057b4:	68bb      	ldr	r3, [r7, #8]
 81057b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81057b8:	4b1b      	ldr	r3, [pc, #108]	; (8105828 <xTaskIncrementTick+0x168>)
 81057ba:	681b      	ldr	r3, [r3, #0]
 81057bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81057be:	429a      	cmp	r2, r3
 81057c0:	d3b8      	bcc.n	8105734 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 81057c2:	2301      	movs	r3, #1
 81057c4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81057c6:	e7b5      	b.n	8105734 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 81057c8:	4b17      	ldr	r3, [pc, #92]	; (8105828 <xTaskIncrementTick+0x168>)
 81057ca:	681b      	ldr	r3, [r3, #0]
 81057cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81057ce:	4915      	ldr	r1, [pc, #84]	; (8105824 <xTaskIncrementTick+0x164>)
 81057d0:	4613      	mov	r3, r2
 81057d2:	009b      	lsls	r3, r3, #2
 81057d4:	4413      	add	r3, r2
 81057d6:	009b      	lsls	r3, r3, #2
 81057d8:	440b      	add	r3, r1
 81057da:	681b      	ldr	r3, [r3, #0]
 81057dc:	2b01      	cmp	r3, #1
 81057de:	d901      	bls.n	81057e4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 81057e0:	2301      	movs	r3, #1
 81057e2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 81057e4:	4b11      	ldr	r3, [pc, #68]	; (810582c <xTaskIncrementTick+0x16c>)
 81057e6:	681b      	ldr	r3, [r3, #0]
 81057e8:	2b00      	cmp	r3, #0
 81057ea:	d007      	beq.n	81057fc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 81057ec:	2301      	movs	r3, #1
 81057ee:	617b      	str	r3, [r7, #20]
 81057f0:	e004      	b.n	81057fc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 81057f2:	4b0f      	ldr	r3, [pc, #60]	; (8105830 <xTaskIncrementTick+0x170>)
 81057f4:	681b      	ldr	r3, [r3, #0]
 81057f6:	3301      	adds	r3, #1
 81057f8:	4a0d      	ldr	r2, [pc, #52]	; (8105830 <xTaskIncrementTick+0x170>)
 81057fa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 81057fc:	697b      	ldr	r3, [r7, #20]
}
 81057fe:	4618      	mov	r0, r3
 8105800:	3718      	adds	r7, #24
 8105802:	46bd      	mov	sp, r7
 8105804:	bd80      	pop	{r7, pc}
 8105806:	bf00      	nop
 8105808:	100049cc 	.word	0x100049cc
 810580c:	100049a8 	.word	0x100049a8
 8105810:	1000495c 	.word	0x1000495c
 8105814:	10004960 	.word	0x10004960
 8105818:	100049bc 	.word	0x100049bc
 810581c:	100049c4 	.word	0x100049c4
 8105820:	100049ac 	.word	0x100049ac
 8105824:	100044d4 	.word	0x100044d4
 8105828:	100044d0 	.word	0x100044d0
 810582c:	100049b8 	.word	0x100049b8
 8105830:	100049b4 	.word	0x100049b4

08105834 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8105834:	b480      	push	{r7}
 8105836:	b085      	sub	sp, #20
 8105838:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 810583a:	4b2a      	ldr	r3, [pc, #168]	; (81058e4 <vTaskSwitchContext+0xb0>)
 810583c:	681b      	ldr	r3, [r3, #0]
 810583e:	2b00      	cmp	r3, #0
 8105840:	d003      	beq.n	810584a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8105842:	4b29      	ldr	r3, [pc, #164]	; (81058e8 <vTaskSwitchContext+0xb4>)
 8105844:	2201      	movs	r2, #1
 8105846:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8105848:	e046      	b.n	81058d8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 810584a:	4b27      	ldr	r3, [pc, #156]	; (81058e8 <vTaskSwitchContext+0xb4>)
 810584c:	2200      	movs	r2, #0
 810584e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105850:	4b26      	ldr	r3, [pc, #152]	; (81058ec <vTaskSwitchContext+0xb8>)
 8105852:	681b      	ldr	r3, [r3, #0]
 8105854:	60fb      	str	r3, [r7, #12]
 8105856:	e010      	b.n	810587a <vTaskSwitchContext+0x46>
 8105858:	68fb      	ldr	r3, [r7, #12]
 810585a:	2b00      	cmp	r3, #0
 810585c:	d10a      	bne.n	8105874 <vTaskSwitchContext+0x40>
	__asm volatile
 810585e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105862:	f383 8811 	msr	BASEPRI, r3
 8105866:	f3bf 8f6f 	isb	sy
 810586a:	f3bf 8f4f 	dsb	sy
 810586e:	607b      	str	r3, [r7, #4]
}
 8105870:	bf00      	nop
 8105872:	e7fe      	b.n	8105872 <vTaskSwitchContext+0x3e>
 8105874:	68fb      	ldr	r3, [r7, #12]
 8105876:	3b01      	subs	r3, #1
 8105878:	60fb      	str	r3, [r7, #12]
 810587a:	491d      	ldr	r1, [pc, #116]	; (81058f0 <vTaskSwitchContext+0xbc>)
 810587c:	68fa      	ldr	r2, [r7, #12]
 810587e:	4613      	mov	r3, r2
 8105880:	009b      	lsls	r3, r3, #2
 8105882:	4413      	add	r3, r2
 8105884:	009b      	lsls	r3, r3, #2
 8105886:	440b      	add	r3, r1
 8105888:	681b      	ldr	r3, [r3, #0]
 810588a:	2b00      	cmp	r3, #0
 810588c:	d0e4      	beq.n	8105858 <vTaskSwitchContext+0x24>
 810588e:	68fa      	ldr	r2, [r7, #12]
 8105890:	4613      	mov	r3, r2
 8105892:	009b      	lsls	r3, r3, #2
 8105894:	4413      	add	r3, r2
 8105896:	009b      	lsls	r3, r3, #2
 8105898:	4a15      	ldr	r2, [pc, #84]	; (81058f0 <vTaskSwitchContext+0xbc>)
 810589a:	4413      	add	r3, r2
 810589c:	60bb      	str	r3, [r7, #8]
 810589e:	68bb      	ldr	r3, [r7, #8]
 81058a0:	685b      	ldr	r3, [r3, #4]
 81058a2:	685a      	ldr	r2, [r3, #4]
 81058a4:	68bb      	ldr	r3, [r7, #8]
 81058a6:	605a      	str	r2, [r3, #4]
 81058a8:	68bb      	ldr	r3, [r7, #8]
 81058aa:	685a      	ldr	r2, [r3, #4]
 81058ac:	68bb      	ldr	r3, [r7, #8]
 81058ae:	3308      	adds	r3, #8
 81058b0:	429a      	cmp	r2, r3
 81058b2:	d104      	bne.n	81058be <vTaskSwitchContext+0x8a>
 81058b4:	68bb      	ldr	r3, [r7, #8]
 81058b6:	685b      	ldr	r3, [r3, #4]
 81058b8:	685a      	ldr	r2, [r3, #4]
 81058ba:	68bb      	ldr	r3, [r7, #8]
 81058bc:	605a      	str	r2, [r3, #4]
 81058be:	68bb      	ldr	r3, [r7, #8]
 81058c0:	685b      	ldr	r3, [r3, #4]
 81058c2:	68db      	ldr	r3, [r3, #12]
 81058c4:	4a0b      	ldr	r2, [pc, #44]	; (81058f4 <vTaskSwitchContext+0xc0>)
 81058c6:	6013      	str	r3, [r2, #0]
 81058c8:	4a08      	ldr	r2, [pc, #32]	; (81058ec <vTaskSwitchContext+0xb8>)
 81058ca:	68fb      	ldr	r3, [r7, #12]
 81058cc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 81058ce:	4b09      	ldr	r3, [pc, #36]	; (81058f4 <vTaskSwitchContext+0xc0>)
 81058d0:	681b      	ldr	r3, [r3, #0]
 81058d2:	3354      	adds	r3, #84	; 0x54
 81058d4:	4a08      	ldr	r2, [pc, #32]	; (81058f8 <vTaskSwitchContext+0xc4>)
 81058d6:	6013      	str	r3, [r2, #0]
}
 81058d8:	bf00      	nop
 81058da:	3714      	adds	r7, #20
 81058dc:	46bd      	mov	sp, r7
 81058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058e2:	4770      	bx	lr
 81058e4:	100049cc 	.word	0x100049cc
 81058e8:	100049b8 	.word	0x100049b8
 81058ec:	100049ac 	.word	0x100049ac
 81058f0:	100044d4 	.word	0x100044d4
 81058f4:	100044d0 	.word	0x100044d0
 81058f8:	100000bc 	.word	0x100000bc

081058fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 81058fc:	b580      	push	{r7, lr}
 81058fe:	b084      	sub	sp, #16
 8105900:	af00      	add	r7, sp, #0
 8105902:	6078      	str	r0, [r7, #4]
 8105904:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8105906:	687b      	ldr	r3, [r7, #4]
 8105908:	2b00      	cmp	r3, #0
 810590a:	d10a      	bne.n	8105922 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 810590c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105910:	f383 8811 	msr	BASEPRI, r3
 8105914:	f3bf 8f6f 	isb	sy
 8105918:	f3bf 8f4f 	dsb	sy
 810591c:	60fb      	str	r3, [r7, #12]
}
 810591e:	bf00      	nop
 8105920:	e7fe      	b.n	8105920 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8105922:	4b07      	ldr	r3, [pc, #28]	; (8105940 <vTaskPlaceOnEventList+0x44>)
 8105924:	681b      	ldr	r3, [r3, #0]
 8105926:	3318      	adds	r3, #24
 8105928:	4619      	mov	r1, r3
 810592a:	6878      	ldr	r0, [r7, #4]
 810592c:	f7fe fc13 	bl	8104156 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8105930:	2101      	movs	r1, #1
 8105932:	6838      	ldr	r0, [r7, #0]
 8105934:	f000 fa80 	bl	8105e38 <prvAddCurrentTaskToDelayedList>
}
 8105938:	bf00      	nop
 810593a:	3710      	adds	r7, #16
 810593c:	46bd      	mov	sp, r7
 810593e:	bd80      	pop	{r7, pc}
 8105940:	100044d0 	.word	0x100044d0

08105944 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8105944:	b580      	push	{r7, lr}
 8105946:	b086      	sub	sp, #24
 8105948:	af00      	add	r7, sp, #0
 810594a:	60f8      	str	r0, [r7, #12]
 810594c:	60b9      	str	r1, [r7, #8]
 810594e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8105950:	68fb      	ldr	r3, [r7, #12]
 8105952:	2b00      	cmp	r3, #0
 8105954:	d10a      	bne.n	810596c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8105956:	f04f 0350 	mov.w	r3, #80	; 0x50
 810595a:	f383 8811 	msr	BASEPRI, r3
 810595e:	f3bf 8f6f 	isb	sy
 8105962:	f3bf 8f4f 	dsb	sy
 8105966:	617b      	str	r3, [r7, #20]
}
 8105968:	bf00      	nop
 810596a:	e7fe      	b.n	810596a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810596c:	4b0a      	ldr	r3, [pc, #40]	; (8105998 <vTaskPlaceOnEventListRestricted+0x54>)
 810596e:	681b      	ldr	r3, [r3, #0]
 8105970:	3318      	adds	r3, #24
 8105972:	4619      	mov	r1, r3
 8105974:	68f8      	ldr	r0, [r7, #12]
 8105976:	f7fe fbca 	bl	810410e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 810597a:	687b      	ldr	r3, [r7, #4]
 810597c:	2b00      	cmp	r3, #0
 810597e:	d002      	beq.n	8105986 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8105980:	f04f 33ff 	mov.w	r3, #4294967295
 8105984:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8105986:	6879      	ldr	r1, [r7, #4]
 8105988:	68b8      	ldr	r0, [r7, #8]
 810598a:	f000 fa55 	bl	8105e38 <prvAddCurrentTaskToDelayedList>
	}
 810598e:	bf00      	nop
 8105990:	3718      	adds	r7, #24
 8105992:	46bd      	mov	sp, r7
 8105994:	bd80      	pop	{r7, pc}
 8105996:	bf00      	nop
 8105998:	100044d0 	.word	0x100044d0

0810599c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 810599c:	b580      	push	{r7, lr}
 810599e:	b086      	sub	sp, #24
 81059a0:	af00      	add	r7, sp, #0
 81059a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81059a4:	687b      	ldr	r3, [r7, #4]
 81059a6:	68db      	ldr	r3, [r3, #12]
 81059a8:	68db      	ldr	r3, [r3, #12]
 81059aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 81059ac:	693b      	ldr	r3, [r7, #16]
 81059ae:	2b00      	cmp	r3, #0
 81059b0:	d10a      	bne.n	81059c8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 81059b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81059b6:	f383 8811 	msr	BASEPRI, r3
 81059ba:	f3bf 8f6f 	isb	sy
 81059be:	f3bf 8f4f 	dsb	sy
 81059c2:	60fb      	str	r3, [r7, #12]
}
 81059c4:	bf00      	nop
 81059c6:	e7fe      	b.n	81059c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 81059c8:	693b      	ldr	r3, [r7, #16]
 81059ca:	3318      	adds	r3, #24
 81059cc:	4618      	mov	r0, r3
 81059ce:	f7fe fbfb 	bl	81041c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81059d2:	4b1e      	ldr	r3, [pc, #120]	; (8105a4c <xTaskRemoveFromEventList+0xb0>)
 81059d4:	681b      	ldr	r3, [r3, #0]
 81059d6:	2b00      	cmp	r3, #0
 81059d8:	d11d      	bne.n	8105a16 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 81059da:	693b      	ldr	r3, [r7, #16]
 81059dc:	3304      	adds	r3, #4
 81059de:	4618      	mov	r0, r3
 81059e0:	f7fe fbf2 	bl	81041c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 81059e4:	693b      	ldr	r3, [r7, #16]
 81059e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81059e8:	4b19      	ldr	r3, [pc, #100]	; (8105a50 <xTaskRemoveFromEventList+0xb4>)
 81059ea:	681b      	ldr	r3, [r3, #0]
 81059ec:	429a      	cmp	r2, r3
 81059ee:	d903      	bls.n	81059f8 <xTaskRemoveFromEventList+0x5c>
 81059f0:	693b      	ldr	r3, [r7, #16]
 81059f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81059f4:	4a16      	ldr	r2, [pc, #88]	; (8105a50 <xTaskRemoveFromEventList+0xb4>)
 81059f6:	6013      	str	r3, [r2, #0]
 81059f8:	693b      	ldr	r3, [r7, #16]
 81059fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81059fc:	4613      	mov	r3, r2
 81059fe:	009b      	lsls	r3, r3, #2
 8105a00:	4413      	add	r3, r2
 8105a02:	009b      	lsls	r3, r3, #2
 8105a04:	4a13      	ldr	r2, [pc, #76]	; (8105a54 <xTaskRemoveFromEventList+0xb8>)
 8105a06:	441a      	add	r2, r3
 8105a08:	693b      	ldr	r3, [r7, #16]
 8105a0a:	3304      	adds	r3, #4
 8105a0c:	4619      	mov	r1, r3
 8105a0e:	4610      	mov	r0, r2
 8105a10:	f7fe fb7d 	bl	810410e <vListInsertEnd>
 8105a14:	e005      	b.n	8105a22 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8105a16:	693b      	ldr	r3, [r7, #16]
 8105a18:	3318      	adds	r3, #24
 8105a1a:	4619      	mov	r1, r3
 8105a1c:	480e      	ldr	r0, [pc, #56]	; (8105a58 <xTaskRemoveFromEventList+0xbc>)
 8105a1e:	f7fe fb76 	bl	810410e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8105a22:	693b      	ldr	r3, [r7, #16]
 8105a24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105a26:	4b0d      	ldr	r3, [pc, #52]	; (8105a5c <xTaskRemoveFromEventList+0xc0>)
 8105a28:	681b      	ldr	r3, [r3, #0]
 8105a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105a2c:	429a      	cmp	r2, r3
 8105a2e:	d905      	bls.n	8105a3c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8105a30:	2301      	movs	r3, #1
 8105a32:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8105a34:	4b0a      	ldr	r3, [pc, #40]	; (8105a60 <xTaskRemoveFromEventList+0xc4>)
 8105a36:	2201      	movs	r2, #1
 8105a38:	601a      	str	r2, [r3, #0]
 8105a3a:	e001      	b.n	8105a40 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8105a3c:	2300      	movs	r3, #0
 8105a3e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8105a40:	697b      	ldr	r3, [r7, #20]
}
 8105a42:	4618      	mov	r0, r3
 8105a44:	3718      	adds	r7, #24
 8105a46:	46bd      	mov	sp, r7
 8105a48:	bd80      	pop	{r7, pc}
 8105a4a:	bf00      	nop
 8105a4c:	100049cc 	.word	0x100049cc
 8105a50:	100049ac 	.word	0x100049ac
 8105a54:	100044d4 	.word	0x100044d4
 8105a58:	10004964 	.word	0x10004964
 8105a5c:	100044d0 	.word	0x100044d0
 8105a60:	100049b8 	.word	0x100049b8

08105a64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8105a64:	b480      	push	{r7}
 8105a66:	b083      	sub	sp, #12
 8105a68:	af00      	add	r7, sp, #0
 8105a6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8105a6c:	4b06      	ldr	r3, [pc, #24]	; (8105a88 <vTaskInternalSetTimeOutState+0x24>)
 8105a6e:	681a      	ldr	r2, [r3, #0]
 8105a70:	687b      	ldr	r3, [r7, #4]
 8105a72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8105a74:	4b05      	ldr	r3, [pc, #20]	; (8105a8c <vTaskInternalSetTimeOutState+0x28>)
 8105a76:	681a      	ldr	r2, [r3, #0]
 8105a78:	687b      	ldr	r3, [r7, #4]
 8105a7a:	605a      	str	r2, [r3, #4]
}
 8105a7c:	bf00      	nop
 8105a7e:	370c      	adds	r7, #12
 8105a80:	46bd      	mov	sp, r7
 8105a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a86:	4770      	bx	lr
 8105a88:	100049bc 	.word	0x100049bc
 8105a8c:	100049a8 	.word	0x100049a8

08105a90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8105a90:	b580      	push	{r7, lr}
 8105a92:	b088      	sub	sp, #32
 8105a94:	af00      	add	r7, sp, #0
 8105a96:	6078      	str	r0, [r7, #4]
 8105a98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8105a9a:	687b      	ldr	r3, [r7, #4]
 8105a9c:	2b00      	cmp	r3, #0
 8105a9e:	d10a      	bne.n	8105ab6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8105aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105aa4:	f383 8811 	msr	BASEPRI, r3
 8105aa8:	f3bf 8f6f 	isb	sy
 8105aac:	f3bf 8f4f 	dsb	sy
 8105ab0:	613b      	str	r3, [r7, #16]
}
 8105ab2:	bf00      	nop
 8105ab4:	e7fe      	b.n	8105ab4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8105ab6:	683b      	ldr	r3, [r7, #0]
 8105ab8:	2b00      	cmp	r3, #0
 8105aba:	d10a      	bne.n	8105ad2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8105abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105ac0:	f383 8811 	msr	BASEPRI, r3
 8105ac4:	f3bf 8f6f 	isb	sy
 8105ac8:	f3bf 8f4f 	dsb	sy
 8105acc:	60fb      	str	r3, [r7, #12]
}
 8105ace:	bf00      	nop
 8105ad0:	e7fe      	b.n	8105ad0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8105ad2:	f7fe fccf 	bl	8104474 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8105ad6:	4b1d      	ldr	r3, [pc, #116]	; (8105b4c <xTaskCheckForTimeOut+0xbc>)
 8105ad8:	681b      	ldr	r3, [r3, #0]
 8105ada:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8105adc:	687b      	ldr	r3, [r7, #4]
 8105ade:	685b      	ldr	r3, [r3, #4]
 8105ae0:	69ba      	ldr	r2, [r7, #24]
 8105ae2:	1ad3      	subs	r3, r2, r3
 8105ae4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8105ae6:	683b      	ldr	r3, [r7, #0]
 8105ae8:	681b      	ldr	r3, [r3, #0]
 8105aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105aee:	d102      	bne.n	8105af6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8105af0:	2300      	movs	r3, #0
 8105af2:	61fb      	str	r3, [r7, #28]
 8105af4:	e023      	b.n	8105b3e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8105af6:	687b      	ldr	r3, [r7, #4]
 8105af8:	681a      	ldr	r2, [r3, #0]
 8105afa:	4b15      	ldr	r3, [pc, #84]	; (8105b50 <xTaskCheckForTimeOut+0xc0>)
 8105afc:	681b      	ldr	r3, [r3, #0]
 8105afe:	429a      	cmp	r2, r3
 8105b00:	d007      	beq.n	8105b12 <xTaskCheckForTimeOut+0x82>
 8105b02:	687b      	ldr	r3, [r7, #4]
 8105b04:	685b      	ldr	r3, [r3, #4]
 8105b06:	69ba      	ldr	r2, [r7, #24]
 8105b08:	429a      	cmp	r2, r3
 8105b0a:	d302      	bcc.n	8105b12 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8105b0c:	2301      	movs	r3, #1
 8105b0e:	61fb      	str	r3, [r7, #28]
 8105b10:	e015      	b.n	8105b3e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8105b12:	683b      	ldr	r3, [r7, #0]
 8105b14:	681b      	ldr	r3, [r3, #0]
 8105b16:	697a      	ldr	r2, [r7, #20]
 8105b18:	429a      	cmp	r2, r3
 8105b1a:	d20b      	bcs.n	8105b34 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8105b1c:	683b      	ldr	r3, [r7, #0]
 8105b1e:	681a      	ldr	r2, [r3, #0]
 8105b20:	697b      	ldr	r3, [r7, #20]
 8105b22:	1ad2      	subs	r2, r2, r3
 8105b24:	683b      	ldr	r3, [r7, #0]
 8105b26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8105b28:	6878      	ldr	r0, [r7, #4]
 8105b2a:	f7ff ff9b 	bl	8105a64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8105b2e:	2300      	movs	r3, #0
 8105b30:	61fb      	str	r3, [r7, #28]
 8105b32:	e004      	b.n	8105b3e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8105b34:	683b      	ldr	r3, [r7, #0]
 8105b36:	2200      	movs	r2, #0
 8105b38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8105b3a:	2301      	movs	r3, #1
 8105b3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8105b3e:	f7fe fcc9 	bl	81044d4 <vPortExitCritical>

	return xReturn;
 8105b42:	69fb      	ldr	r3, [r7, #28]
}
 8105b44:	4618      	mov	r0, r3
 8105b46:	3720      	adds	r7, #32
 8105b48:	46bd      	mov	sp, r7
 8105b4a:	bd80      	pop	{r7, pc}
 8105b4c:	100049a8 	.word	0x100049a8
 8105b50:	100049bc 	.word	0x100049bc

08105b54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8105b54:	b480      	push	{r7}
 8105b56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8105b58:	4b03      	ldr	r3, [pc, #12]	; (8105b68 <vTaskMissedYield+0x14>)
 8105b5a:	2201      	movs	r2, #1
 8105b5c:	601a      	str	r2, [r3, #0]
}
 8105b5e:	bf00      	nop
 8105b60:	46bd      	mov	sp, r7
 8105b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105b66:	4770      	bx	lr
 8105b68:	100049b8 	.word	0x100049b8

08105b6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8105b6c:	b580      	push	{r7, lr}
 8105b6e:	b082      	sub	sp, #8
 8105b70:	af00      	add	r7, sp, #0
 8105b72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8105b74:	f000 f852 	bl	8105c1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8105b78:	4b06      	ldr	r3, [pc, #24]	; (8105b94 <prvIdleTask+0x28>)
 8105b7a:	681b      	ldr	r3, [r3, #0]
 8105b7c:	2b01      	cmp	r3, #1
 8105b7e:	d9f9      	bls.n	8105b74 <prvIdleTask+0x8>
			{
				taskYIELD();
 8105b80:	4b05      	ldr	r3, [pc, #20]	; (8105b98 <prvIdleTask+0x2c>)
 8105b82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8105b86:	601a      	str	r2, [r3, #0]
 8105b88:	f3bf 8f4f 	dsb	sy
 8105b8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8105b90:	e7f0      	b.n	8105b74 <prvIdleTask+0x8>
 8105b92:	bf00      	nop
 8105b94:	100044d4 	.word	0x100044d4
 8105b98:	e000ed04 	.word	0xe000ed04

08105b9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8105b9c:	b580      	push	{r7, lr}
 8105b9e:	b082      	sub	sp, #8
 8105ba0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8105ba2:	2300      	movs	r3, #0
 8105ba4:	607b      	str	r3, [r7, #4]
 8105ba6:	e00c      	b.n	8105bc2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8105ba8:	687a      	ldr	r2, [r7, #4]
 8105baa:	4613      	mov	r3, r2
 8105bac:	009b      	lsls	r3, r3, #2
 8105bae:	4413      	add	r3, r2
 8105bb0:	009b      	lsls	r3, r3, #2
 8105bb2:	4a12      	ldr	r2, [pc, #72]	; (8105bfc <prvInitialiseTaskLists+0x60>)
 8105bb4:	4413      	add	r3, r2
 8105bb6:	4618      	mov	r0, r3
 8105bb8:	f7fe fa7c 	bl	81040b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8105bbc:	687b      	ldr	r3, [r7, #4]
 8105bbe:	3301      	adds	r3, #1
 8105bc0:	607b      	str	r3, [r7, #4]
 8105bc2:	687b      	ldr	r3, [r7, #4]
 8105bc4:	2b37      	cmp	r3, #55	; 0x37
 8105bc6:	d9ef      	bls.n	8105ba8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8105bc8:	480d      	ldr	r0, [pc, #52]	; (8105c00 <prvInitialiseTaskLists+0x64>)
 8105bca:	f7fe fa73 	bl	81040b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8105bce:	480d      	ldr	r0, [pc, #52]	; (8105c04 <prvInitialiseTaskLists+0x68>)
 8105bd0:	f7fe fa70 	bl	81040b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8105bd4:	480c      	ldr	r0, [pc, #48]	; (8105c08 <prvInitialiseTaskLists+0x6c>)
 8105bd6:	f7fe fa6d 	bl	81040b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8105bda:	480c      	ldr	r0, [pc, #48]	; (8105c0c <prvInitialiseTaskLists+0x70>)
 8105bdc:	f7fe fa6a 	bl	81040b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8105be0:	480b      	ldr	r0, [pc, #44]	; (8105c10 <prvInitialiseTaskLists+0x74>)
 8105be2:	f7fe fa67 	bl	81040b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8105be6:	4b0b      	ldr	r3, [pc, #44]	; (8105c14 <prvInitialiseTaskLists+0x78>)
 8105be8:	4a05      	ldr	r2, [pc, #20]	; (8105c00 <prvInitialiseTaskLists+0x64>)
 8105bea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8105bec:	4b0a      	ldr	r3, [pc, #40]	; (8105c18 <prvInitialiseTaskLists+0x7c>)
 8105bee:	4a05      	ldr	r2, [pc, #20]	; (8105c04 <prvInitialiseTaskLists+0x68>)
 8105bf0:	601a      	str	r2, [r3, #0]
}
 8105bf2:	bf00      	nop
 8105bf4:	3708      	adds	r7, #8
 8105bf6:	46bd      	mov	sp, r7
 8105bf8:	bd80      	pop	{r7, pc}
 8105bfa:	bf00      	nop
 8105bfc:	100044d4 	.word	0x100044d4
 8105c00:	10004934 	.word	0x10004934
 8105c04:	10004948 	.word	0x10004948
 8105c08:	10004964 	.word	0x10004964
 8105c0c:	10004978 	.word	0x10004978
 8105c10:	10004990 	.word	0x10004990
 8105c14:	1000495c 	.word	0x1000495c
 8105c18:	10004960 	.word	0x10004960

08105c1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8105c1c:	b580      	push	{r7, lr}
 8105c1e:	b082      	sub	sp, #8
 8105c20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8105c22:	e019      	b.n	8105c58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8105c24:	f7fe fc26 	bl	8104474 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105c28:	4b10      	ldr	r3, [pc, #64]	; (8105c6c <prvCheckTasksWaitingTermination+0x50>)
 8105c2a:	68db      	ldr	r3, [r3, #12]
 8105c2c:	68db      	ldr	r3, [r3, #12]
 8105c2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8105c30:	687b      	ldr	r3, [r7, #4]
 8105c32:	3304      	adds	r3, #4
 8105c34:	4618      	mov	r0, r3
 8105c36:	f7fe fac7 	bl	81041c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8105c3a:	4b0d      	ldr	r3, [pc, #52]	; (8105c70 <prvCheckTasksWaitingTermination+0x54>)
 8105c3c:	681b      	ldr	r3, [r3, #0]
 8105c3e:	3b01      	subs	r3, #1
 8105c40:	4a0b      	ldr	r2, [pc, #44]	; (8105c70 <prvCheckTasksWaitingTermination+0x54>)
 8105c42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8105c44:	4b0b      	ldr	r3, [pc, #44]	; (8105c74 <prvCheckTasksWaitingTermination+0x58>)
 8105c46:	681b      	ldr	r3, [r3, #0]
 8105c48:	3b01      	subs	r3, #1
 8105c4a:	4a0a      	ldr	r2, [pc, #40]	; (8105c74 <prvCheckTasksWaitingTermination+0x58>)
 8105c4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8105c4e:	f7fe fc41 	bl	81044d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8105c52:	6878      	ldr	r0, [r7, #4]
 8105c54:	f000 f810 	bl	8105c78 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8105c58:	4b06      	ldr	r3, [pc, #24]	; (8105c74 <prvCheckTasksWaitingTermination+0x58>)
 8105c5a:	681b      	ldr	r3, [r3, #0]
 8105c5c:	2b00      	cmp	r3, #0
 8105c5e:	d1e1      	bne.n	8105c24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8105c60:	bf00      	nop
 8105c62:	bf00      	nop
 8105c64:	3708      	adds	r7, #8
 8105c66:	46bd      	mov	sp, r7
 8105c68:	bd80      	pop	{r7, pc}
 8105c6a:	bf00      	nop
 8105c6c:	10004978 	.word	0x10004978
 8105c70:	100049a4 	.word	0x100049a4
 8105c74:	1000498c 	.word	0x1000498c

08105c78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8105c78:	b580      	push	{r7, lr}
 8105c7a:	b084      	sub	sp, #16
 8105c7c:	af00      	add	r7, sp, #0
 8105c7e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8105c80:	687b      	ldr	r3, [r7, #4]
 8105c82:	3354      	adds	r3, #84	; 0x54
 8105c84:	4618      	mov	r0, r3
 8105c86:	f003 fc87 	bl	8109598 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8105c8a:	687b      	ldr	r3, [r7, #4]
 8105c8c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8105c90:	2b00      	cmp	r3, #0
 8105c92:	d108      	bne.n	8105ca6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8105c94:	687b      	ldr	r3, [r7, #4]
 8105c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105c98:	4618      	mov	r0, r3
 8105c9a:	f7fe f9f3 	bl	8104084 <vPortFree>
				vPortFree( pxTCB );
 8105c9e:	6878      	ldr	r0, [r7, #4]
 8105ca0:	f7fe f9f0 	bl	8104084 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8105ca4:	e018      	b.n	8105cd8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8105ca6:	687b      	ldr	r3, [r7, #4]
 8105ca8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8105cac:	2b01      	cmp	r3, #1
 8105cae:	d103      	bne.n	8105cb8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8105cb0:	6878      	ldr	r0, [r7, #4]
 8105cb2:	f7fe f9e7 	bl	8104084 <vPortFree>
	}
 8105cb6:	e00f      	b.n	8105cd8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8105cb8:	687b      	ldr	r3, [r7, #4]
 8105cba:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8105cbe:	2b02      	cmp	r3, #2
 8105cc0:	d00a      	beq.n	8105cd8 <prvDeleteTCB+0x60>
	__asm volatile
 8105cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105cc6:	f383 8811 	msr	BASEPRI, r3
 8105cca:	f3bf 8f6f 	isb	sy
 8105cce:	f3bf 8f4f 	dsb	sy
 8105cd2:	60fb      	str	r3, [r7, #12]
}
 8105cd4:	bf00      	nop
 8105cd6:	e7fe      	b.n	8105cd6 <prvDeleteTCB+0x5e>
	}
 8105cd8:	bf00      	nop
 8105cda:	3710      	adds	r7, #16
 8105cdc:	46bd      	mov	sp, r7
 8105cde:	bd80      	pop	{r7, pc}

08105ce0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8105ce0:	b480      	push	{r7}
 8105ce2:	b083      	sub	sp, #12
 8105ce4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8105ce6:	4b0c      	ldr	r3, [pc, #48]	; (8105d18 <prvResetNextTaskUnblockTime+0x38>)
 8105ce8:	681b      	ldr	r3, [r3, #0]
 8105cea:	681b      	ldr	r3, [r3, #0]
 8105cec:	2b00      	cmp	r3, #0
 8105cee:	d104      	bne.n	8105cfa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8105cf0:	4b0a      	ldr	r3, [pc, #40]	; (8105d1c <prvResetNextTaskUnblockTime+0x3c>)
 8105cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8105cf6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8105cf8:	e008      	b.n	8105d0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8105cfa:	4b07      	ldr	r3, [pc, #28]	; (8105d18 <prvResetNextTaskUnblockTime+0x38>)
 8105cfc:	681b      	ldr	r3, [r3, #0]
 8105cfe:	68db      	ldr	r3, [r3, #12]
 8105d00:	68db      	ldr	r3, [r3, #12]
 8105d02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8105d04:	687b      	ldr	r3, [r7, #4]
 8105d06:	685b      	ldr	r3, [r3, #4]
 8105d08:	4a04      	ldr	r2, [pc, #16]	; (8105d1c <prvResetNextTaskUnblockTime+0x3c>)
 8105d0a:	6013      	str	r3, [r2, #0]
}
 8105d0c:	bf00      	nop
 8105d0e:	370c      	adds	r7, #12
 8105d10:	46bd      	mov	sp, r7
 8105d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105d16:	4770      	bx	lr
 8105d18:	1000495c 	.word	0x1000495c
 8105d1c:	100049c4 	.word	0x100049c4

08105d20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8105d20:	b480      	push	{r7}
 8105d22:	b083      	sub	sp, #12
 8105d24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8105d26:	4b0b      	ldr	r3, [pc, #44]	; (8105d54 <xTaskGetSchedulerState+0x34>)
 8105d28:	681b      	ldr	r3, [r3, #0]
 8105d2a:	2b00      	cmp	r3, #0
 8105d2c:	d102      	bne.n	8105d34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8105d2e:	2301      	movs	r3, #1
 8105d30:	607b      	str	r3, [r7, #4]
 8105d32:	e008      	b.n	8105d46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8105d34:	4b08      	ldr	r3, [pc, #32]	; (8105d58 <xTaskGetSchedulerState+0x38>)
 8105d36:	681b      	ldr	r3, [r3, #0]
 8105d38:	2b00      	cmp	r3, #0
 8105d3a:	d102      	bne.n	8105d42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8105d3c:	2302      	movs	r3, #2
 8105d3e:	607b      	str	r3, [r7, #4]
 8105d40:	e001      	b.n	8105d46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8105d42:	2300      	movs	r3, #0
 8105d44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8105d46:	687b      	ldr	r3, [r7, #4]
	}
 8105d48:	4618      	mov	r0, r3
 8105d4a:	370c      	adds	r7, #12
 8105d4c:	46bd      	mov	sp, r7
 8105d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105d52:	4770      	bx	lr
 8105d54:	100049b0 	.word	0x100049b0
 8105d58:	100049cc 	.word	0x100049cc

08105d5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8105d5c:	b580      	push	{r7, lr}
 8105d5e:	b086      	sub	sp, #24
 8105d60:	af00      	add	r7, sp, #0
 8105d62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8105d64:	687b      	ldr	r3, [r7, #4]
 8105d66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8105d68:	2300      	movs	r3, #0
 8105d6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8105d6c:	687b      	ldr	r3, [r7, #4]
 8105d6e:	2b00      	cmp	r3, #0
 8105d70:	d056      	beq.n	8105e20 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8105d72:	4b2e      	ldr	r3, [pc, #184]	; (8105e2c <xTaskPriorityDisinherit+0xd0>)
 8105d74:	681b      	ldr	r3, [r3, #0]
 8105d76:	693a      	ldr	r2, [r7, #16]
 8105d78:	429a      	cmp	r2, r3
 8105d7a:	d00a      	beq.n	8105d92 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8105d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105d80:	f383 8811 	msr	BASEPRI, r3
 8105d84:	f3bf 8f6f 	isb	sy
 8105d88:	f3bf 8f4f 	dsb	sy
 8105d8c:	60fb      	str	r3, [r7, #12]
}
 8105d8e:	bf00      	nop
 8105d90:	e7fe      	b.n	8105d90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8105d92:	693b      	ldr	r3, [r7, #16]
 8105d94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105d96:	2b00      	cmp	r3, #0
 8105d98:	d10a      	bne.n	8105db0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8105d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105d9e:	f383 8811 	msr	BASEPRI, r3
 8105da2:	f3bf 8f6f 	isb	sy
 8105da6:	f3bf 8f4f 	dsb	sy
 8105daa:	60bb      	str	r3, [r7, #8]
}
 8105dac:	bf00      	nop
 8105dae:	e7fe      	b.n	8105dae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8105db0:	693b      	ldr	r3, [r7, #16]
 8105db2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105db4:	1e5a      	subs	r2, r3, #1
 8105db6:	693b      	ldr	r3, [r7, #16]
 8105db8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8105dba:	693b      	ldr	r3, [r7, #16]
 8105dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105dbe:	693b      	ldr	r3, [r7, #16]
 8105dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105dc2:	429a      	cmp	r2, r3
 8105dc4:	d02c      	beq.n	8105e20 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8105dc6:	693b      	ldr	r3, [r7, #16]
 8105dc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105dca:	2b00      	cmp	r3, #0
 8105dcc:	d128      	bne.n	8105e20 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8105dce:	693b      	ldr	r3, [r7, #16]
 8105dd0:	3304      	adds	r3, #4
 8105dd2:	4618      	mov	r0, r3
 8105dd4:	f7fe f9f8 	bl	81041c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8105dd8:	693b      	ldr	r3, [r7, #16]
 8105dda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8105ddc:	693b      	ldr	r3, [r7, #16]
 8105dde:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8105de0:	693b      	ldr	r3, [r7, #16]
 8105de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105de4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8105de8:	693b      	ldr	r3, [r7, #16]
 8105dea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8105dec:	693b      	ldr	r3, [r7, #16]
 8105dee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105df0:	4b0f      	ldr	r3, [pc, #60]	; (8105e30 <xTaskPriorityDisinherit+0xd4>)
 8105df2:	681b      	ldr	r3, [r3, #0]
 8105df4:	429a      	cmp	r2, r3
 8105df6:	d903      	bls.n	8105e00 <xTaskPriorityDisinherit+0xa4>
 8105df8:	693b      	ldr	r3, [r7, #16]
 8105dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105dfc:	4a0c      	ldr	r2, [pc, #48]	; (8105e30 <xTaskPriorityDisinherit+0xd4>)
 8105dfe:	6013      	str	r3, [r2, #0]
 8105e00:	693b      	ldr	r3, [r7, #16]
 8105e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105e04:	4613      	mov	r3, r2
 8105e06:	009b      	lsls	r3, r3, #2
 8105e08:	4413      	add	r3, r2
 8105e0a:	009b      	lsls	r3, r3, #2
 8105e0c:	4a09      	ldr	r2, [pc, #36]	; (8105e34 <xTaskPriorityDisinherit+0xd8>)
 8105e0e:	441a      	add	r2, r3
 8105e10:	693b      	ldr	r3, [r7, #16]
 8105e12:	3304      	adds	r3, #4
 8105e14:	4619      	mov	r1, r3
 8105e16:	4610      	mov	r0, r2
 8105e18:	f7fe f979 	bl	810410e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8105e1c:	2301      	movs	r3, #1
 8105e1e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8105e20:	697b      	ldr	r3, [r7, #20]
	}
 8105e22:	4618      	mov	r0, r3
 8105e24:	3718      	adds	r7, #24
 8105e26:	46bd      	mov	sp, r7
 8105e28:	bd80      	pop	{r7, pc}
 8105e2a:	bf00      	nop
 8105e2c:	100044d0 	.word	0x100044d0
 8105e30:	100049ac 	.word	0x100049ac
 8105e34:	100044d4 	.word	0x100044d4

08105e38 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8105e38:	b580      	push	{r7, lr}
 8105e3a:	b084      	sub	sp, #16
 8105e3c:	af00      	add	r7, sp, #0
 8105e3e:	6078      	str	r0, [r7, #4]
 8105e40:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8105e42:	4b21      	ldr	r3, [pc, #132]	; (8105ec8 <prvAddCurrentTaskToDelayedList+0x90>)
 8105e44:	681b      	ldr	r3, [r3, #0]
 8105e46:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8105e48:	4b20      	ldr	r3, [pc, #128]	; (8105ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8105e4a:	681b      	ldr	r3, [r3, #0]
 8105e4c:	3304      	adds	r3, #4
 8105e4e:	4618      	mov	r0, r3
 8105e50:	f7fe f9ba 	bl	81041c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8105e54:	687b      	ldr	r3, [r7, #4]
 8105e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105e5a:	d10a      	bne.n	8105e72 <prvAddCurrentTaskToDelayedList+0x3a>
 8105e5c:	683b      	ldr	r3, [r7, #0]
 8105e5e:	2b00      	cmp	r3, #0
 8105e60:	d007      	beq.n	8105e72 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8105e62:	4b1a      	ldr	r3, [pc, #104]	; (8105ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8105e64:	681b      	ldr	r3, [r3, #0]
 8105e66:	3304      	adds	r3, #4
 8105e68:	4619      	mov	r1, r3
 8105e6a:	4819      	ldr	r0, [pc, #100]	; (8105ed0 <prvAddCurrentTaskToDelayedList+0x98>)
 8105e6c:	f7fe f94f 	bl	810410e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8105e70:	e026      	b.n	8105ec0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8105e72:	68fa      	ldr	r2, [r7, #12]
 8105e74:	687b      	ldr	r3, [r7, #4]
 8105e76:	4413      	add	r3, r2
 8105e78:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8105e7a:	4b14      	ldr	r3, [pc, #80]	; (8105ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8105e7c:	681b      	ldr	r3, [r3, #0]
 8105e7e:	68ba      	ldr	r2, [r7, #8]
 8105e80:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8105e82:	68ba      	ldr	r2, [r7, #8]
 8105e84:	68fb      	ldr	r3, [r7, #12]
 8105e86:	429a      	cmp	r2, r3
 8105e88:	d209      	bcs.n	8105e9e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8105e8a:	4b12      	ldr	r3, [pc, #72]	; (8105ed4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8105e8c:	681a      	ldr	r2, [r3, #0]
 8105e8e:	4b0f      	ldr	r3, [pc, #60]	; (8105ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8105e90:	681b      	ldr	r3, [r3, #0]
 8105e92:	3304      	adds	r3, #4
 8105e94:	4619      	mov	r1, r3
 8105e96:	4610      	mov	r0, r2
 8105e98:	f7fe f95d 	bl	8104156 <vListInsert>
}
 8105e9c:	e010      	b.n	8105ec0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8105e9e:	4b0e      	ldr	r3, [pc, #56]	; (8105ed8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8105ea0:	681a      	ldr	r2, [r3, #0]
 8105ea2:	4b0a      	ldr	r3, [pc, #40]	; (8105ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8105ea4:	681b      	ldr	r3, [r3, #0]
 8105ea6:	3304      	adds	r3, #4
 8105ea8:	4619      	mov	r1, r3
 8105eaa:	4610      	mov	r0, r2
 8105eac:	f7fe f953 	bl	8104156 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8105eb0:	4b0a      	ldr	r3, [pc, #40]	; (8105edc <prvAddCurrentTaskToDelayedList+0xa4>)
 8105eb2:	681b      	ldr	r3, [r3, #0]
 8105eb4:	68ba      	ldr	r2, [r7, #8]
 8105eb6:	429a      	cmp	r2, r3
 8105eb8:	d202      	bcs.n	8105ec0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8105eba:	4a08      	ldr	r2, [pc, #32]	; (8105edc <prvAddCurrentTaskToDelayedList+0xa4>)
 8105ebc:	68bb      	ldr	r3, [r7, #8]
 8105ebe:	6013      	str	r3, [r2, #0]
}
 8105ec0:	bf00      	nop
 8105ec2:	3710      	adds	r7, #16
 8105ec4:	46bd      	mov	sp, r7
 8105ec6:	bd80      	pop	{r7, pc}
 8105ec8:	100049a8 	.word	0x100049a8
 8105ecc:	100044d0 	.word	0x100044d0
 8105ed0:	10004990 	.word	0x10004990
 8105ed4:	10004960 	.word	0x10004960
 8105ed8:	1000495c 	.word	0x1000495c
 8105edc:	100049c4 	.word	0x100049c4

08105ee0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8105ee0:	b580      	push	{r7, lr}
 8105ee2:	b08a      	sub	sp, #40	; 0x28
 8105ee4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8105ee6:	2300      	movs	r3, #0
 8105ee8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8105eea:	f000 fb07 	bl	81064fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8105eee:	4b1c      	ldr	r3, [pc, #112]	; (8105f60 <xTimerCreateTimerTask+0x80>)
 8105ef0:	681b      	ldr	r3, [r3, #0]
 8105ef2:	2b00      	cmp	r3, #0
 8105ef4:	d021      	beq.n	8105f3a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8105ef6:	2300      	movs	r3, #0
 8105ef8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8105efa:	2300      	movs	r3, #0
 8105efc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8105efe:	1d3a      	adds	r2, r7, #4
 8105f00:	f107 0108 	add.w	r1, r7, #8
 8105f04:	f107 030c 	add.w	r3, r7, #12
 8105f08:	4618      	mov	r0, r3
 8105f0a:	f7fe f85b 	bl	8103fc4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8105f0e:	6879      	ldr	r1, [r7, #4]
 8105f10:	68bb      	ldr	r3, [r7, #8]
 8105f12:	68fa      	ldr	r2, [r7, #12]
 8105f14:	9202      	str	r2, [sp, #8]
 8105f16:	9301      	str	r3, [sp, #4]
 8105f18:	2302      	movs	r3, #2
 8105f1a:	9300      	str	r3, [sp, #0]
 8105f1c:	2300      	movs	r3, #0
 8105f1e:	460a      	mov	r2, r1
 8105f20:	4910      	ldr	r1, [pc, #64]	; (8105f64 <xTimerCreateTimerTask+0x84>)
 8105f22:	4811      	ldr	r0, [pc, #68]	; (8105f68 <xTimerCreateTimerTask+0x88>)
 8105f24:	f7ff f8b4 	bl	8105090 <xTaskCreateStatic>
 8105f28:	4603      	mov	r3, r0
 8105f2a:	4a10      	ldr	r2, [pc, #64]	; (8105f6c <xTimerCreateTimerTask+0x8c>)
 8105f2c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8105f2e:	4b0f      	ldr	r3, [pc, #60]	; (8105f6c <xTimerCreateTimerTask+0x8c>)
 8105f30:	681b      	ldr	r3, [r3, #0]
 8105f32:	2b00      	cmp	r3, #0
 8105f34:	d001      	beq.n	8105f3a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8105f36:	2301      	movs	r3, #1
 8105f38:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8105f3a:	697b      	ldr	r3, [r7, #20]
 8105f3c:	2b00      	cmp	r3, #0
 8105f3e:	d10a      	bne.n	8105f56 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8105f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105f44:	f383 8811 	msr	BASEPRI, r3
 8105f48:	f3bf 8f6f 	isb	sy
 8105f4c:	f3bf 8f4f 	dsb	sy
 8105f50:	613b      	str	r3, [r7, #16]
}
 8105f52:	bf00      	nop
 8105f54:	e7fe      	b.n	8105f54 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8105f56:	697b      	ldr	r3, [r7, #20]
}
 8105f58:	4618      	mov	r0, r3
 8105f5a:	3718      	adds	r7, #24
 8105f5c:	46bd      	mov	sp, r7
 8105f5e:	bd80      	pop	{r7, pc}
 8105f60:	10004a00 	.word	0x10004a00
 8105f64:	08109cd0 	.word	0x08109cd0
 8105f68:	081060a5 	.word	0x081060a5
 8105f6c:	10004a04 	.word	0x10004a04

08105f70 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8105f70:	b580      	push	{r7, lr}
 8105f72:	b08a      	sub	sp, #40	; 0x28
 8105f74:	af00      	add	r7, sp, #0
 8105f76:	60f8      	str	r0, [r7, #12]
 8105f78:	60b9      	str	r1, [r7, #8]
 8105f7a:	607a      	str	r2, [r7, #4]
 8105f7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8105f7e:	2300      	movs	r3, #0
 8105f80:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8105f82:	68fb      	ldr	r3, [r7, #12]
 8105f84:	2b00      	cmp	r3, #0
 8105f86:	d10a      	bne.n	8105f9e <xTimerGenericCommand+0x2e>
	__asm volatile
 8105f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8105f8c:	f383 8811 	msr	BASEPRI, r3
 8105f90:	f3bf 8f6f 	isb	sy
 8105f94:	f3bf 8f4f 	dsb	sy
 8105f98:	623b      	str	r3, [r7, #32]
}
 8105f9a:	bf00      	nop
 8105f9c:	e7fe      	b.n	8105f9c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8105f9e:	4b1a      	ldr	r3, [pc, #104]	; (8106008 <xTimerGenericCommand+0x98>)
 8105fa0:	681b      	ldr	r3, [r3, #0]
 8105fa2:	2b00      	cmp	r3, #0
 8105fa4:	d02a      	beq.n	8105ffc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8105fa6:	68bb      	ldr	r3, [r7, #8]
 8105fa8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8105faa:	687b      	ldr	r3, [r7, #4]
 8105fac:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8105fae:	68fb      	ldr	r3, [r7, #12]
 8105fb0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8105fb2:	68bb      	ldr	r3, [r7, #8]
 8105fb4:	2b05      	cmp	r3, #5
 8105fb6:	dc18      	bgt.n	8105fea <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8105fb8:	f7ff feb2 	bl	8105d20 <xTaskGetSchedulerState>
 8105fbc:	4603      	mov	r3, r0
 8105fbe:	2b02      	cmp	r3, #2
 8105fc0:	d109      	bne.n	8105fd6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8105fc2:	4b11      	ldr	r3, [pc, #68]	; (8106008 <xTimerGenericCommand+0x98>)
 8105fc4:	6818      	ldr	r0, [r3, #0]
 8105fc6:	f107 0110 	add.w	r1, r7, #16
 8105fca:	2300      	movs	r3, #0
 8105fcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8105fce:	f7fe fc77 	bl	81048c0 <xQueueGenericSend>
 8105fd2:	6278      	str	r0, [r7, #36]	; 0x24
 8105fd4:	e012      	b.n	8105ffc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8105fd6:	4b0c      	ldr	r3, [pc, #48]	; (8106008 <xTimerGenericCommand+0x98>)
 8105fd8:	6818      	ldr	r0, [r3, #0]
 8105fda:	f107 0110 	add.w	r1, r7, #16
 8105fde:	2300      	movs	r3, #0
 8105fe0:	2200      	movs	r2, #0
 8105fe2:	f7fe fc6d 	bl	81048c0 <xQueueGenericSend>
 8105fe6:	6278      	str	r0, [r7, #36]	; 0x24
 8105fe8:	e008      	b.n	8105ffc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8105fea:	4b07      	ldr	r3, [pc, #28]	; (8106008 <xTimerGenericCommand+0x98>)
 8105fec:	6818      	ldr	r0, [r3, #0]
 8105fee:	f107 0110 	add.w	r1, r7, #16
 8105ff2:	2300      	movs	r3, #0
 8105ff4:	683a      	ldr	r2, [r7, #0]
 8105ff6:	f7fe fd61 	bl	8104abc <xQueueGenericSendFromISR>
 8105ffa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8105ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8105ffe:	4618      	mov	r0, r3
 8106000:	3728      	adds	r7, #40	; 0x28
 8106002:	46bd      	mov	sp, r7
 8106004:	bd80      	pop	{r7, pc}
 8106006:	bf00      	nop
 8106008:	10004a00 	.word	0x10004a00

0810600c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 810600c:	b580      	push	{r7, lr}
 810600e:	b088      	sub	sp, #32
 8106010:	af02      	add	r7, sp, #8
 8106012:	6078      	str	r0, [r7, #4]
 8106014:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8106016:	4b22      	ldr	r3, [pc, #136]	; (81060a0 <prvProcessExpiredTimer+0x94>)
 8106018:	681b      	ldr	r3, [r3, #0]
 810601a:	68db      	ldr	r3, [r3, #12]
 810601c:	68db      	ldr	r3, [r3, #12]
 810601e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8106020:	697b      	ldr	r3, [r7, #20]
 8106022:	3304      	adds	r3, #4
 8106024:	4618      	mov	r0, r3
 8106026:	f7fe f8cf 	bl	81041c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 810602a:	697b      	ldr	r3, [r7, #20]
 810602c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8106030:	f003 0304 	and.w	r3, r3, #4
 8106034:	2b00      	cmp	r3, #0
 8106036:	d022      	beq.n	810607e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8106038:	697b      	ldr	r3, [r7, #20]
 810603a:	699a      	ldr	r2, [r3, #24]
 810603c:	687b      	ldr	r3, [r7, #4]
 810603e:	18d1      	adds	r1, r2, r3
 8106040:	687b      	ldr	r3, [r7, #4]
 8106042:	683a      	ldr	r2, [r7, #0]
 8106044:	6978      	ldr	r0, [r7, #20]
 8106046:	f000 f8d1 	bl	81061ec <prvInsertTimerInActiveList>
 810604a:	4603      	mov	r3, r0
 810604c:	2b00      	cmp	r3, #0
 810604e:	d01f      	beq.n	8106090 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8106050:	2300      	movs	r3, #0
 8106052:	9300      	str	r3, [sp, #0]
 8106054:	2300      	movs	r3, #0
 8106056:	687a      	ldr	r2, [r7, #4]
 8106058:	2100      	movs	r1, #0
 810605a:	6978      	ldr	r0, [r7, #20]
 810605c:	f7ff ff88 	bl	8105f70 <xTimerGenericCommand>
 8106060:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8106062:	693b      	ldr	r3, [r7, #16]
 8106064:	2b00      	cmp	r3, #0
 8106066:	d113      	bne.n	8106090 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8106068:	f04f 0350 	mov.w	r3, #80	; 0x50
 810606c:	f383 8811 	msr	BASEPRI, r3
 8106070:	f3bf 8f6f 	isb	sy
 8106074:	f3bf 8f4f 	dsb	sy
 8106078:	60fb      	str	r3, [r7, #12]
}
 810607a:	bf00      	nop
 810607c:	e7fe      	b.n	810607c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 810607e:	697b      	ldr	r3, [r7, #20]
 8106080:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8106084:	f023 0301 	bic.w	r3, r3, #1
 8106088:	b2da      	uxtb	r2, r3
 810608a:	697b      	ldr	r3, [r7, #20]
 810608c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8106090:	697b      	ldr	r3, [r7, #20]
 8106092:	6a1b      	ldr	r3, [r3, #32]
 8106094:	6978      	ldr	r0, [r7, #20]
 8106096:	4798      	blx	r3
}
 8106098:	bf00      	nop
 810609a:	3718      	adds	r7, #24
 810609c:	46bd      	mov	sp, r7
 810609e:	bd80      	pop	{r7, pc}
 81060a0:	100049f8 	.word	0x100049f8

081060a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 81060a4:	b580      	push	{r7, lr}
 81060a6:	b084      	sub	sp, #16
 81060a8:	af00      	add	r7, sp, #0
 81060aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 81060ac:	f107 0308 	add.w	r3, r7, #8
 81060b0:	4618      	mov	r0, r3
 81060b2:	f000 f857 	bl	8106164 <prvGetNextExpireTime>
 81060b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 81060b8:	68bb      	ldr	r3, [r7, #8]
 81060ba:	4619      	mov	r1, r3
 81060bc:	68f8      	ldr	r0, [r7, #12]
 81060be:	f000 f803 	bl	81060c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 81060c2:	f000 f8d5 	bl	8106270 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 81060c6:	e7f1      	b.n	81060ac <prvTimerTask+0x8>

081060c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 81060c8:	b580      	push	{r7, lr}
 81060ca:	b084      	sub	sp, #16
 81060cc:	af00      	add	r7, sp, #0
 81060ce:	6078      	str	r0, [r7, #4]
 81060d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 81060d2:	f7ff fa39 	bl	8105548 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 81060d6:	f107 0308 	add.w	r3, r7, #8
 81060da:	4618      	mov	r0, r3
 81060dc:	f000 f866 	bl	81061ac <prvSampleTimeNow>
 81060e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 81060e2:	68bb      	ldr	r3, [r7, #8]
 81060e4:	2b00      	cmp	r3, #0
 81060e6:	d130      	bne.n	810614a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 81060e8:	683b      	ldr	r3, [r7, #0]
 81060ea:	2b00      	cmp	r3, #0
 81060ec:	d10a      	bne.n	8106104 <prvProcessTimerOrBlockTask+0x3c>
 81060ee:	687a      	ldr	r2, [r7, #4]
 81060f0:	68fb      	ldr	r3, [r7, #12]
 81060f2:	429a      	cmp	r2, r3
 81060f4:	d806      	bhi.n	8106104 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 81060f6:	f7ff fa35 	bl	8105564 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 81060fa:	68f9      	ldr	r1, [r7, #12]
 81060fc:	6878      	ldr	r0, [r7, #4]
 81060fe:	f7ff ff85 	bl	810600c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8106102:	e024      	b.n	810614e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8106104:	683b      	ldr	r3, [r7, #0]
 8106106:	2b00      	cmp	r3, #0
 8106108:	d008      	beq.n	810611c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 810610a:	4b13      	ldr	r3, [pc, #76]	; (8106158 <prvProcessTimerOrBlockTask+0x90>)
 810610c:	681b      	ldr	r3, [r3, #0]
 810610e:	681b      	ldr	r3, [r3, #0]
 8106110:	2b00      	cmp	r3, #0
 8106112:	d101      	bne.n	8106118 <prvProcessTimerOrBlockTask+0x50>
 8106114:	2301      	movs	r3, #1
 8106116:	e000      	b.n	810611a <prvProcessTimerOrBlockTask+0x52>
 8106118:	2300      	movs	r3, #0
 810611a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 810611c:	4b0f      	ldr	r3, [pc, #60]	; (810615c <prvProcessTimerOrBlockTask+0x94>)
 810611e:	6818      	ldr	r0, [r3, #0]
 8106120:	687a      	ldr	r2, [r7, #4]
 8106122:	68fb      	ldr	r3, [r7, #12]
 8106124:	1ad3      	subs	r3, r2, r3
 8106126:	683a      	ldr	r2, [r7, #0]
 8106128:	4619      	mov	r1, r3
 810612a:	f7fe ff7d 	bl	8105028 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 810612e:	f7ff fa19 	bl	8105564 <xTaskResumeAll>
 8106132:	4603      	mov	r3, r0
 8106134:	2b00      	cmp	r3, #0
 8106136:	d10a      	bne.n	810614e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8106138:	4b09      	ldr	r3, [pc, #36]	; (8106160 <prvProcessTimerOrBlockTask+0x98>)
 810613a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810613e:	601a      	str	r2, [r3, #0]
 8106140:	f3bf 8f4f 	dsb	sy
 8106144:	f3bf 8f6f 	isb	sy
}
 8106148:	e001      	b.n	810614e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 810614a:	f7ff fa0b 	bl	8105564 <xTaskResumeAll>
}
 810614e:	bf00      	nop
 8106150:	3710      	adds	r7, #16
 8106152:	46bd      	mov	sp, r7
 8106154:	bd80      	pop	{r7, pc}
 8106156:	bf00      	nop
 8106158:	100049fc 	.word	0x100049fc
 810615c:	10004a00 	.word	0x10004a00
 8106160:	e000ed04 	.word	0xe000ed04

08106164 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8106164:	b480      	push	{r7}
 8106166:	b085      	sub	sp, #20
 8106168:	af00      	add	r7, sp, #0
 810616a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 810616c:	4b0e      	ldr	r3, [pc, #56]	; (81061a8 <prvGetNextExpireTime+0x44>)
 810616e:	681b      	ldr	r3, [r3, #0]
 8106170:	681b      	ldr	r3, [r3, #0]
 8106172:	2b00      	cmp	r3, #0
 8106174:	d101      	bne.n	810617a <prvGetNextExpireTime+0x16>
 8106176:	2201      	movs	r2, #1
 8106178:	e000      	b.n	810617c <prvGetNextExpireTime+0x18>
 810617a:	2200      	movs	r2, #0
 810617c:	687b      	ldr	r3, [r7, #4]
 810617e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8106180:	687b      	ldr	r3, [r7, #4]
 8106182:	681b      	ldr	r3, [r3, #0]
 8106184:	2b00      	cmp	r3, #0
 8106186:	d105      	bne.n	8106194 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8106188:	4b07      	ldr	r3, [pc, #28]	; (81061a8 <prvGetNextExpireTime+0x44>)
 810618a:	681b      	ldr	r3, [r3, #0]
 810618c:	68db      	ldr	r3, [r3, #12]
 810618e:	681b      	ldr	r3, [r3, #0]
 8106190:	60fb      	str	r3, [r7, #12]
 8106192:	e001      	b.n	8106198 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8106194:	2300      	movs	r3, #0
 8106196:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8106198:	68fb      	ldr	r3, [r7, #12]
}
 810619a:	4618      	mov	r0, r3
 810619c:	3714      	adds	r7, #20
 810619e:	46bd      	mov	sp, r7
 81061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81061a4:	4770      	bx	lr
 81061a6:	bf00      	nop
 81061a8:	100049f8 	.word	0x100049f8

081061ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 81061ac:	b580      	push	{r7, lr}
 81061ae:	b084      	sub	sp, #16
 81061b0:	af00      	add	r7, sp, #0
 81061b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 81061b4:	f7ff fa74 	bl	81056a0 <xTaskGetTickCount>
 81061b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 81061ba:	4b0b      	ldr	r3, [pc, #44]	; (81061e8 <prvSampleTimeNow+0x3c>)
 81061bc:	681b      	ldr	r3, [r3, #0]
 81061be:	68fa      	ldr	r2, [r7, #12]
 81061c0:	429a      	cmp	r2, r3
 81061c2:	d205      	bcs.n	81061d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 81061c4:	f000 f936 	bl	8106434 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 81061c8:	687b      	ldr	r3, [r7, #4]
 81061ca:	2201      	movs	r2, #1
 81061cc:	601a      	str	r2, [r3, #0]
 81061ce:	e002      	b.n	81061d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 81061d0:	687b      	ldr	r3, [r7, #4]
 81061d2:	2200      	movs	r2, #0
 81061d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 81061d6:	4a04      	ldr	r2, [pc, #16]	; (81061e8 <prvSampleTimeNow+0x3c>)
 81061d8:	68fb      	ldr	r3, [r7, #12]
 81061da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 81061dc:	68fb      	ldr	r3, [r7, #12]
}
 81061de:	4618      	mov	r0, r3
 81061e0:	3710      	adds	r7, #16
 81061e2:	46bd      	mov	sp, r7
 81061e4:	bd80      	pop	{r7, pc}
 81061e6:	bf00      	nop
 81061e8:	10004a08 	.word	0x10004a08

081061ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 81061ec:	b580      	push	{r7, lr}
 81061ee:	b086      	sub	sp, #24
 81061f0:	af00      	add	r7, sp, #0
 81061f2:	60f8      	str	r0, [r7, #12]
 81061f4:	60b9      	str	r1, [r7, #8]
 81061f6:	607a      	str	r2, [r7, #4]
 81061f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 81061fa:	2300      	movs	r3, #0
 81061fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 81061fe:	68fb      	ldr	r3, [r7, #12]
 8106200:	68ba      	ldr	r2, [r7, #8]
 8106202:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8106204:	68fb      	ldr	r3, [r7, #12]
 8106206:	68fa      	ldr	r2, [r7, #12]
 8106208:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 810620a:	68ba      	ldr	r2, [r7, #8]
 810620c:	687b      	ldr	r3, [r7, #4]
 810620e:	429a      	cmp	r2, r3
 8106210:	d812      	bhi.n	8106238 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8106212:	687a      	ldr	r2, [r7, #4]
 8106214:	683b      	ldr	r3, [r7, #0]
 8106216:	1ad2      	subs	r2, r2, r3
 8106218:	68fb      	ldr	r3, [r7, #12]
 810621a:	699b      	ldr	r3, [r3, #24]
 810621c:	429a      	cmp	r2, r3
 810621e:	d302      	bcc.n	8106226 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8106220:	2301      	movs	r3, #1
 8106222:	617b      	str	r3, [r7, #20]
 8106224:	e01b      	b.n	810625e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8106226:	4b10      	ldr	r3, [pc, #64]	; (8106268 <prvInsertTimerInActiveList+0x7c>)
 8106228:	681a      	ldr	r2, [r3, #0]
 810622a:	68fb      	ldr	r3, [r7, #12]
 810622c:	3304      	adds	r3, #4
 810622e:	4619      	mov	r1, r3
 8106230:	4610      	mov	r0, r2
 8106232:	f7fd ff90 	bl	8104156 <vListInsert>
 8106236:	e012      	b.n	810625e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8106238:	687a      	ldr	r2, [r7, #4]
 810623a:	683b      	ldr	r3, [r7, #0]
 810623c:	429a      	cmp	r2, r3
 810623e:	d206      	bcs.n	810624e <prvInsertTimerInActiveList+0x62>
 8106240:	68ba      	ldr	r2, [r7, #8]
 8106242:	683b      	ldr	r3, [r7, #0]
 8106244:	429a      	cmp	r2, r3
 8106246:	d302      	bcc.n	810624e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8106248:	2301      	movs	r3, #1
 810624a:	617b      	str	r3, [r7, #20]
 810624c:	e007      	b.n	810625e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 810624e:	4b07      	ldr	r3, [pc, #28]	; (810626c <prvInsertTimerInActiveList+0x80>)
 8106250:	681a      	ldr	r2, [r3, #0]
 8106252:	68fb      	ldr	r3, [r7, #12]
 8106254:	3304      	adds	r3, #4
 8106256:	4619      	mov	r1, r3
 8106258:	4610      	mov	r0, r2
 810625a:	f7fd ff7c 	bl	8104156 <vListInsert>
		}
	}

	return xProcessTimerNow;
 810625e:	697b      	ldr	r3, [r7, #20]
}
 8106260:	4618      	mov	r0, r3
 8106262:	3718      	adds	r7, #24
 8106264:	46bd      	mov	sp, r7
 8106266:	bd80      	pop	{r7, pc}
 8106268:	100049fc 	.word	0x100049fc
 810626c:	100049f8 	.word	0x100049f8

08106270 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8106270:	b580      	push	{r7, lr}
 8106272:	b08e      	sub	sp, #56	; 0x38
 8106274:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8106276:	e0ca      	b.n	810640e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8106278:	687b      	ldr	r3, [r7, #4]
 810627a:	2b00      	cmp	r3, #0
 810627c:	da18      	bge.n	81062b0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 810627e:	1d3b      	adds	r3, r7, #4
 8106280:	3304      	adds	r3, #4
 8106282:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8106284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106286:	2b00      	cmp	r3, #0
 8106288:	d10a      	bne.n	81062a0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 810628a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810628e:	f383 8811 	msr	BASEPRI, r3
 8106292:	f3bf 8f6f 	isb	sy
 8106296:	f3bf 8f4f 	dsb	sy
 810629a:	61fb      	str	r3, [r7, #28]
}
 810629c:	bf00      	nop
 810629e:	e7fe      	b.n	810629e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 81062a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81062a2:	681b      	ldr	r3, [r3, #0]
 81062a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81062a6:	6850      	ldr	r0, [r2, #4]
 81062a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81062aa:	6892      	ldr	r2, [r2, #8]
 81062ac:	4611      	mov	r1, r2
 81062ae:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 81062b0:	687b      	ldr	r3, [r7, #4]
 81062b2:	2b00      	cmp	r3, #0
 81062b4:	f2c0 80aa 	blt.w	810640c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 81062b8:	68fb      	ldr	r3, [r7, #12]
 81062ba:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 81062bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81062be:	695b      	ldr	r3, [r3, #20]
 81062c0:	2b00      	cmp	r3, #0
 81062c2:	d004      	beq.n	81062ce <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 81062c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81062c6:	3304      	adds	r3, #4
 81062c8:	4618      	mov	r0, r3
 81062ca:	f7fd ff7d 	bl	81041c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 81062ce:	463b      	mov	r3, r7
 81062d0:	4618      	mov	r0, r3
 81062d2:	f7ff ff6b 	bl	81061ac <prvSampleTimeNow>
 81062d6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 81062d8:	687b      	ldr	r3, [r7, #4]
 81062da:	2b09      	cmp	r3, #9
 81062dc:	f200 8097 	bhi.w	810640e <prvProcessReceivedCommands+0x19e>
 81062e0:	a201      	add	r2, pc, #4	; (adr r2, 81062e8 <prvProcessReceivedCommands+0x78>)
 81062e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81062e6:	bf00      	nop
 81062e8:	08106311 	.word	0x08106311
 81062ec:	08106311 	.word	0x08106311
 81062f0:	08106311 	.word	0x08106311
 81062f4:	08106385 	.word	0x08106385
 81062f8:	08106399 	.word	0x08106399
 81062fc:	081063e3 	.word	0x081063e3
 8106300:	08106311 	.word	0x08106311
 8106304:	08106311 	.word	0x08106311
 8106308:	08106385 	.word	0x08106385
 810630c:	08106399 	.word	0x08106399
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8106310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106312:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8106316:	f043 0301 	orr.w	r3, r3, #1
 810631a:	b2da      	uxtb	r2, r3
 810631c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810631e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8106322:	68ba      	ldr	r2, [r7, #8]
 8106324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106326:	699b      	ldr	r3, [r3, #24]
 8106328:	18d1      	adds	r1, r2, r3
 810632a:	68bb      	ldr	r3, [r7, #8]
 810632c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810632e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8106330:	f7ff ff5c 	bl	81061ec <prvInsertTimerInActiveList>
 8106334:	4603      	mov	r3, r0
 8106336:	2b00      	cmp	r3, #0
 8106338:	d069      	beq.n	810640e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810633a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810633c:	6a1b      	ldr	r3, [r3, #32]
 810633e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8106340:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8106342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106344:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8106348:	f003 0304 	and.w	r3, r3, #4
 810634c:	2b00      	cmp	r3, #0
 810634e:	d05e      	beq.n	810640e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8106350:	68ba      	ldr	r2, [r7, #8]
 8106352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106354:	699b      	ldr	r3, [r3, #24]
 8106356:	441a      	add	r2, r3
 8106358:	2300      	movs	r3, #0
 810635a:	9300      	str	r3, [sp, #0]
 810635c:	2300      	movs	r3, #0
 810635e:	2100      	movs	r1, #0
 8106360:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8106362:	f7ff fe05 	bl	8105f70 <xTimerGenericCommand>
 8106366:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8106368:	6a3b      	ldr	r3, [r7, #32]
 810636a:	2b00      	cmp	r3, #0
 810636c:	d14f      	bne.n	810640e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 810636e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8106372:	f383 8811 	msr	BASEPRI, r3
 8106376:	f3bf 8f6f 	isb	sy
 810637a:	f3bf 8f4f 	dsb	sy
 810637e:	61bb      	str	r3, [r7, #24]
}
 8106380:	bf00      	nop
 8106382:	e7fe      	b.n	8106382 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8106384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106386:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 810638a:	f023 0301 	bic.w	r3, r3, #1
 810638e:	b2da      	uxtb	r2, r3
 8106390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106392:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8106396:	e03a      	b.n	810640e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8106398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810639a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 810639e:	f043 0301 	orr.w	r3, r3, #1
 81063a2:	b2da      	uxtb	r2, r3
 81063a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81063a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 81063aa:	68ba      	ldr	r2, [r7, #8]
 81063ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81063ae:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 81063b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81063b2:	699b      	ldr	r3, [r3, #24]
 81063b4:	2b00      	cmp	r3, #0
 81063b6:	d10a      	bne.n	81063ce <prvProcessReceivedCommands+0x15e>
	__asm volatile
 81063b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81063bc:	f383 8811 	msr	BASEPRI, r3
 81063c0:	f3bf 8f6f 	isb	sy
 81063c4:	f3bf 8f4f 	dsb	sy
 81063c8:	617b      	str	r3, [r7, #20]
}
 81063ca:	bf00      	nop
 81063cc:	e7fe      	b.n	81063cc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 81063ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81063d0:	699a      	ldr	r2, [r3, #24]
 81063d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81063d4:	18d1      	adds	r1, r2, r3
 81063d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81063d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81063da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 81063dc:	f7ff ff06 	bl	81061ec <prvInsertTimerInActiveList>
					break;
 81063e0:	e015      	b.n	810640e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 81063e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81063e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81063e8:	f003 0302 	and.w	r3, r3, #2
 81063ec:	2b00      	cmp	r3, #0
 81063ee:	d103      	bne.n	81063f8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 81063f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 81063f2:	f7fd fe47 	bl	8104084 <vPortFree>
 81063f6:	e00a      	b.n	810640e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 81063f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81063fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81063fe:	f023 0301 	bic.w	r3, r3, #1
 8106402:	b2da      	uxtb	r2, r3
 8106404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106406:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 810640a:	e000      	b.n	810640e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 810640c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 810640e:	4b08      	ldr	r3, [pc, #32]	; (8106430 <prvProcessReceivedCommands+0x1c0>)
 8106410:	681b      	ldr	r3, [r3, #0]
 8106412:	1d39      	adds	r1, r7, #4
 8106414:	2200      	movs	r2, #0
 8106416:	4618      	mov	r0, r3
 8106418:	f7fe fbec 	bl	8104bf4 <xQueueReceive>
 810641c:	4603      	mov	r3, r0
 810641e:	2b00      	cmp	r3, #0
 8106420:	f47f af2a 	bne.w	8106278 <prvProcessReceivedCommands+0x8>
	}
}
 8106424:	bf00      	nop
 8106426:	bf00      	nop
 8106428:	3730      	adds	r7, #48	; 0x30
 810642a:	46bd      	mov	sp, r7
 810642c:	bd80      	pop	{r7, pc}
 810642e:	bf00      	nop
 8106430:	10004a00 	.word	0x10004a00

08106434 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8106434:	b580      	push	{r7, lr}
 8106436:	b088      	sub	sp, #32
 8106438:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 810643a:	e048      	b.n	81064ce <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 810643c:	4b2d      	ldr	r3, [pc, #180]	; (81064f4 <prvSwitchTimerLists+0xc0>)
 810643e:	681b      	ldr	r3, [r3, #0]
 8106440:	68db      	ldr	r3, [r3, #12]
 8106442:	681b      	ldr	r3, [r3, #0]
 8106444:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8106446:	4b2b      	ldr	r3, [pc, #172]	; (81064f4 <prvSwitchTimerLists+0xc0>)
 8106448:	681b      	ldr	r3, [r3, #0]
 810644a:	68db      	ldr	r3, [r3, #12]
 810644c:	68db      	ldr	r3, [r3, #12]
 810644e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8106450:	68fb      	ldr	r3, [r7, #12]
 8106452:	3304      	adds	r3, #4
 8106454:	4618      	mov	r0, r3
 8106456:	f7fd feb7 	bl	81041c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810645a:	68fb      	ldr	r3, [r7, #12]
 810645c:	6a1b      	ldr	r3, [r3, #32]
 810645e:	68f8      	ldr	r0, [r7, #12]
 8106460:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8106462:	68fb      	ldr	r3, [r7, #12]
 8106464:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8106468:	f003 0304 	and.w	r3, r3, #4
 810646c:	2b00      	cmp	r3, #0
 810646e:	d02e      	beq.n	81064ce <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8106470:	68fb      	ldr	r3, [r7, #12]
 8106472:	699b      	ldr	r3, [r3, #24]
 8106474:	693a      	ldr	r2, [r7, #16]
 8106476:	4413      	add	r3, r2
 8106478:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 810647a:	68ba      	ldr	r2, [r7, #8]
 810647c:	693b      	ldr	r3, [r7, #16]
 810647e:	429a      	cmp	r2, r3
 8106480:	d90e      	bls.n	81064a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8106482:	68fb      	ldr	r3, [r7, #12]
 8106484:	68ba      	ldr	r2, [r7, #8]
 8106486:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8106488:	68fb      	ldr	r3, [r7, #12]
 810648a:	68fa      	ldr	r2, [r7, #12]
 810648c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 810648e:	4b19      	ldr	r3, [pc, #100]	; (81064f4 <prvSwitchTimerLists+0xc0>)
 8106490:	681a      	ldr	r2, [r3, #0]
 8106492:	68fb      	ldr	r3, [r7, #12]
 8106494:	3304      	adds	r3, #4
 8106496:	4619      	mov	r1, r3
 8106498:	4610      	mov	r0, r2
 810649a:	f7fd fe5c 	bl	8104156 <vListInsert>
 810649e:	e016      	b.n	81064ce <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 81064a0:	2300      	movs	r3, #0
 81064a2:	9300      	str	r3, [sp, #0]
 81064a4:	2300      	movs	r3, #0
 81064a6:	693a      	ldr	r2, [r7, #16]
 81064a8:	2100      	movs	r1, #0
 81064aa:	68f8      	ldr	r0, [r7, #12]
 81064ac:	f7ff fd60 	bl	8105f70 <xTimerGenericCommand>
 81064b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 81064b2:	687b      	ldr	r3, [r7, #4]
 81064b4:	2b00      	cmp	r3, #0
 81064b6:	d10a      	bne.n	81064ce <prvSwitchTimerLists+0x9a>
	__asm volatile
 81064b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81064bc:	f383 8811 	msr	BASEPRI, r3
 81064c0:	f3bf 8f6f 	isb	sy
 81064c4:	f3bf 8f4f 	dsb	sy
 81064c8:	603b      	str	r3, [r7, #0]
}
 81064ca:	bf00      	nop
 81064cc:	e7fe      	b.n	81064cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 81064ce:	4b09      	ldr	r3, [pc, #36]	; (81064f4 <prvSwitchTimerLists+0xc0>)
 81064d0:	681b      	ldr	r3, [r3, #0]
 81064d2:	681b      	ldr	r3, [r3, #0]
 81064d4:	2b00      	cmp	r3, #0
 81064d6:	d1b1      	bne.n	810643c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 81064d8:	4b06      	ldr	r3, [pc, #24]	; (81064f4 <prvSwitchTimerLists+0xc0>)
 81064da:	681b      	ldr	r3, [r3, #0]
 81064dc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 81064de:	4b06      	ldr	r3, [pc, #24]	; (81064f8 <prvSwitchTimerLists+0xc4>)
 81064e0:	681b      	ldr	r3, [r3, #0]
 81064e2:	4a04      	ldr	r2, [pc, #16]	; (81064f4 <prvSwitchTimerLists+0xc0>)
 81064e4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 81064e6:	4a04      	ldr	r2, [pc, #16]	; (81064f8 <prvSwitchTimerLists+0xc4>)
 81064e8:	697b      	ldr	r3, [r7, #20]
 81064ea:	6013      	str	r3, [r2, #0]
}
 81064ec:	bf00      	nop
 81064ee:	3718      	adds	r7, #24
 81064f0:	46bd      	mov	sp, r7
 81064f2:	bd80      	pop	{r7, pc}
 81064f4:	100049f8 	.word	0x100049f8
 81064f8:	100049fc 	.word	0x100049fc

081064fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 81064fc:	b580      	push	{r7, lr}
 81064fe:	b082      	sub	sp, #8
 8106500:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8106502:	f7fd ffb7 	bl	8104474 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8106506:	4b15      	ldr	r3, [pc, #84]	; (810655c <prvCheckForValidListAndQueue+0x60>)
 8106508:	681b      	ldr	r3, [r3, #0]
 810650a:	2b00      	cmp	r3, #0
 810650c:	d120      	bne.n	8106550 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 810650e:	4814      	ldr	r0, [pc, #80]	; (8106560 <prvCheckForValidListAndQueue+0x64>)
 8106510:	f7fd fdd0 	bl	81040b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8106514:	4813      	ldr	r0, [pc, #76]	; (8106564 <prvCheckForValidListAndQueue+0x68>)
 8106516:	f7fd fdcd 	bl	81040b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 810651a:	4b13      	ldr	r3, [pc, #76]	; (8106568 <prvCheckForValidListAndQueue+0x6c>)
 810651c:	4a10      	ldr	r2, [pc, #64]	; (8106560 <prvCheckForValidListAndQueue+0x64>)
 810651e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8106520:	4b12      	ldr	r3, [pc, #72]	; (810656c <prvCheckForValidListAndQueue+0x70>)
 8106522:	4a10      	ldr	r2, [pc, #64]	; (8106564 <prvCheckForValidListAndQueue+0x68>)
 8106524:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8106526:	2300      	movs	r3, #0
 8106528:	9300      	str	r3, [sp, #0]
 810652a:	4b11      	ldr	r3, [pc, #68]	; (8106570 <prvCheckForValidListAndQueue+0x74>)
 810652c:	4a11      	ldr	r2, [pc, #68]	; (8106574 <prvCheckForValidListAndQueue+0x78>)
 810652e:	2110      	movs	r1, #16
 8106530:	200a      	movs	r0, #10
 8106532:	f7fe f929 	bl	8104788 <xQueueGenericCreateStatic>
 8106536:	4603      	mov	r3, r0
 8106538:	4a08      	ldr	r2, [pc, #32]	; (810655c <prvCheckForValidListAndQueue+0x60>)
 810653a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 810653c:	4b07      	ldr	r3, [pc, #28]	; (810655c <prvCheckForValidListAndQueue+0x60>)
 810653e:	681b      	ldr	r3, [r3, #0]
 8106540:	2b00      	cmp	r3, #0
 8106542:	d005      	beq.n	8106550 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8106544:	4b05      	ldr	r3, [pc, #20]	; (810655c <prvCheckForValidListAndQueue+0x60>)
 8106546:	681b      	ldr	r3, [r3, #0]
 8106548:	490b      	ldr	r1, [pc, #44]	; (8106578 <prvCheckForValidListAndQueue+0x7c>)
 810654a:	4618      	mov	r0, r3
 810654c:	f7fe fd42 	bl	8104fd4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8106550:	f7fd ffc0 	bl	81044d4 <vPortExitCritical>
}
 8106554:	bf00      	nop
 8106556:	46bd      	mov	sp, r7
 8106558:	bd80      	pop	{r7, pc}
 810655a:	bf00      	nop
 810655c:	10004a00 	.word	0x10004a00
 8106560:	100049d0 	.word	0x100049d0
 8106564:	100049e4 	.word	0x100049e4
 8106568:	100049f8 	.word	0x100049f8
 810656c:	100049fc 	.word	0x100049fc
 8106570:	10004aac 	.word	0x10004aac
 8106574:	10004a0c 	.word	0x10004a0c
 8106578:	08109cd8 	.word	0x08109cd8

0810657c <metal_list_init>:
 */
#define METAL_DECLARE_LIST(name)			\
	struct metal_list name = METAL_INIT_LIST(name)

static inline void metal_list_init(struct metal_list *list)
{
 810657c:	b480      	push	{r7}
 810657e:	b083      	sub	sp, #12
 8106580:	af00      	add	r7, sp, #0
 8106582:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 8106584:	687b      	ldr	r3, [r7, #4]
 8106586:	687a      	ldr	r2, [r7, #4]
 8106588:	605a      	str	r2, [r3, #4]
 810658a:	687b      	ldr	r3, [r7, #4]
 810658c:	685a      	ldr	r2, [r3, #4]
 810658e:	687b      	ldr	r3, [r7, #4]
 8106590:	601a      	str	r2, [r3, #0]
}
 8106592:	bf00      	nop
 8106594:	370c      	adds	r7, #12
 8106596:	46bd      	mov	sp, r7
 8106598:	f85d 7b04 	ldr.w	r7, [sp], #4
 810659c:	4770      	bx	lr

0810659e <metal_list_add_before>:

static inline void metal_list_add_before(struct metal_list *node,
					 struct metal_list *new_node)
{
 810659e:	b480      	push	{r7}
 81065a0:	b083      	sub	sp, #12
 81065a2:	af00      	add	r7, sp, #0
 81065a4:	6078      	str	r0, [r7, #4]
 81065a6:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
 81065a8:	687b      	ldr	r3, [r7, #4]
 81065aa:	685a      	ldr	r2, [r3, #4]
 81065ac:	683b      	ldr	r3, [r7, #0]
 81065ae:	605a      	str	r2, [r3, #4]
	new_node->next = node;
 81065b0:	683b      	ldr	r3, [r7, #0]
 81065b2:	687a      	ldr	r2, [r7, #4]
 81065b4:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
 81065b6:	683b      	ldr	r3, [r7, #0]
 81065b8:	681b      	ldr	r3, [r3, #0]
 81065ba:	683a      	ldr	r2, [r7, #0]
 81065bc:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
 81065be:	683b      	ldr	r3, [r7, #0]
 81065c0:	685b      	ldr	r3, [r3, #4]
 81065c2:	683a      	ldr	r2, [r7, #0]
 81065c4:	601a      	str	r2, [r3, #0]
}
 81065c6:	bf00      	nop
 81065c8:	370c      	adds	r7, #12
 81065ca:	46bd      	mov	sp, r7
 81065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81065d0:	4770      	bx	lr

081065d2 <metal_list_add_tail>:
	metal_list_add_after(list, node);
}

static inline void metal_list_add_tail(struct metal_list *list,
				       struct metal_list *node)
{
 81065d2:	b580      	push	{r7, lr}
 81065d4:	b082      	sub	sp, #8
 81065d6:	af00      	add	r7, sp, #0
 81065d8:	6078      	str	r0, [r7, #4]
 81065da:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
 81065dc:	6839      	ldr	r1, [r7, #0]
 81065de:	6878      	ldr	r0, [r7, #4]
 81065e0:	f7ff ffdd 	bl	810659e <metal_list_add_before>
}
 81065e4:	bf00      	nop
 81065e6:	3708      	adds	r7, #8
 81065e8:	46bd      	mov	sp, r7
 81065ea:	bd80      	pop	{r7, pc}

081065ec <__metal_cache_flush>:

extern void metal_machine_cache_flush(void *addr, unsigned int len);
extern void metal_machine_cache_invalidate(void *addr, unsigned int len);

static inline void __metal_cache_flush(void *addr, unsigned int len)
{
 81065ec:	b580      	push	{r7, lr}
 81065ee:	b082      	sub	sp, #8
 81065f0:	af00      	add	r7, sp, #0
 81065f2:	6078      	str	r0, [r7, #4]
 81065f4:	6039      	str	r1, [r7, #0]
	metal_machine_cache_flush(addr, len);
 81065f6:	6839      	ldr	r1, [r7, #0]
 81065f8:	6878      	ldr	r0, [r7, #4]
 81065fa:	f001 fdb9 	bl	8108170 <metal_machine_cache_flush>
}
 81065fe:	bf00      	nop
 8106600:	3708      	adds	r7, #8
 8106602:	46bd      	mov	sp, r7
 8106604:	bd80      	pop	{r7, pc}

08106606 <__metal_cache_invalidate>:

static inline void __metal_cache_invalidate(void *addr, unsigned int len)
{
 8106606:	b580      	push	{r7, lr}
 8106608:	b082      	sub	sp, #8
 810660a:	af00      	add	r7, sp, #0
 810660c:	6078      	str	r0, [r7, #4]
 810660e:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
 8106610:	6839      	ldr	r1, [r7, #0]
 8106612:	6878      	ldr	r0, [r7, #4]
 8106614:	f001 fdb7 	bl	8108186 <metal_machine_cache_invalidate>
}
 8106618:	bf00      	nop
 810661a:	3708      	adds	r7, #8
 810661c:	46bd      	mov	sp, r7
 810661e:	bd80      	pop	{r7, pc}

08106620 <metal_cache_flush>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will flush the whole data cache.
 */
static inline void metal_cache_flush(void *addr, unsigned int len)
{
 8106620:	b580      	push	{r7, lr}
 8106622:	b082      	sub	sp, #8
 8106624:	af00      	add	r7, sp, #0
 8106626:	6078      	str	r0, [r7, #4]
 8106628:	6039      	str	r1, [r7, #0]
	__metal_cache_flush(addr, len);
 810662a:	6839      	ldr	r1, [r7, #0]
 810662c:	6878      	ldr	r0, [r7, #4]
 810662e:	f7ff ffdd 	bl	81065ec <__metal_cache_flush>
}
 8106632:	bf00      	nop
 8106634:	3708      	adds	r7, #8
 8106636:	46bd      	mov	sp, r7
 8106638:	bd80      	pop	{r7, pc}

0810663a <metal_cache_invalidate>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will invalidate the whole data cache.
 */
static inline void metal_cache_invalidate(void *addr, unsigned int len)
{
 810663a:	b580      	push	{r7, lr}
 810663c:	b082      	sub	sp, #8
 810663e:	af00      	add	r7, sp, #0
 8106640:	6078      	str	r0, [r7, #4]
 8106642:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
 8106644:	6839      	ldr	r1, [r7, #0]
 8106646:	6878      	ldr	r0, [r7, #4]
 8106648:	f7ff ffdd 	bl	8106606 <__metal_cache_invalidate>
}
 810664c:	bf00      	nop
 810664e:	3708      	adds	r7, #8
 8106650:	46bd      	mov	sp, r7
 8106652:	bd80      	pop	{r7, pc}

08106654 <metal_bus_register>:
#include <metal/utilities.h>
#include <metal/dma.h>
#include <metal/cache.h>

int metal_bus_register(struct metal_bus *bus)
{
 8106654:	b580      	push	{r7, lr}
 8106656:	b082      	sub	sp, #8
 8106658:	af00      	add	r7, sp, #0
 810665a:	6078      	str	r0, [r7, #4]
	if (!bus || !bus->name || !strlen(bus->name))
 810665c:	687b      	ldr	r3, [r7, #4]
 810665e:	2b00      	cmp	r3, #0
 8106660:	d008      	beq.n	8106674 <metal_bus_register+0x20>
 8106662:	687b      	ldr	r3, [r7, #4]
 8106664:	681b      	ldr	r3, [r3, #0]
 8106666:	2b00      	cmp	r3, #0
 8106668:	d004      	beq.n	8106674 <metal_bus_register+0x20>
 810666a:	687b      	ldr	r3, [r7, #4]
 810666c:	681b      	ldr	r3, [r3, #0]
 810666e:	781b      	ldrb	r3, [r3, #0]
 8106670:	2b00      	cmp	r3, #0
 8106672:	d102      	bne.n	810667a <metal_bus_register+0x26>
		return -EINVAL;
 8106674:	f06f 0315 	mvn.w	r3, #21
 8106678:	e026      	b.n	81066c8 <metal_bus_register+0x74>
	if (metal_bus_find(bus->name, NULL) == 0)
 810667a:	687b      	ldr	r3, [r7, #4]
 810667c:	681b      	ldr	r3, [r3, #0]
 810667e:	2100      	movs	r1, #0
 8106680:	4618      	mov	r0, r3
 8106682:	f000 f82b 	bl	81066dc <metal_bus_find>
 8106686:	4603      	mov	r3, r0
 8106688:	2b00      	cmp	r3, #0
 810668a:	d102      	bne.n	8106692 <metal_bus_register+0x3e>
		return -EEXIST;
 810668c:	f06f 0310 	mvn.w	r3, #16
 8106690:	e01a      	b.n	81066c8 <metal_bus_register+0x74>
	metal_list_init(&bus->devices);
 8106692:	687b      	ldr	r3, [r7, #4]
 8106694:	331c      	adds	r3, #28
 8106696:	4618      	mov	r0, r3
 8106698:	f7ff ff70 	bl	810657c <metal_list_init>
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
 810669c:	687b      	ldr	r3, [r7, #4]
 810669e:	3324      	adds	r3, #36	; 0x24
 81066a0:	4619      	mov	r1, r3
 81066a2:	480b      	ldr	r0, [pc, #44]	; (81066d0 <metal_bus_register+0x7c>)
 81066a4:	f7ff ff95 	bl	81065d2 <metal_list_add_tail>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
 81066a8:	4b0a      	ldr	r3, [pc, #40]	; (81066d4 <metal_bus_register+0x80>)
 81066aa:	781b      	ldrb	r3, [r3, #0]
 81066ac:	2b06      	cmp	r3, #6
 81066ae:	d90a      	bls.n	81066c6 <metal_bus_register+0x72>
 81066b0:	4b08      	ldr	r3, [pc, #32]	; (81066d4 <metal_bus_register+0x80>)
 81066b2:	685b      	ldr	r3, [r3, #4]
 81066b4:	2b00      	cmp	r3, #0
 81066b6:	d006      	beq.n	81066c6 <metal_bus_register+0x72>
 81066b8:	4b06      	ldr	r3, [pc, #24]	; (81066d4 <metal_bus_register+0x80>)
 81066ba:	685b      	ldr	r3, [r3, #4]
 81066bc:	687a      	ldr	r2, [r7, #4]
 81066be:	6812      	ldr	r2, [r2, #0]
 81066c0:	4905      	ldr	r1, [pc, #20]	; (81066d8 <metal_bus_register+0x84>)
 81066c2:	2007      	movs	r0, #7
 81066c4:	4798      	blx	r3
	return 0;
 81066c6:	2300      	movs	r3, #0
}
 81066c8:	4618      	mov	r0, r3
 81066ca:	3708      	adds	r7, #8
 81066cc:	46bd      	mov	sp, r7
 81066ce:	bd80      	pop	{r7, pc}
 81066d0:	10004d1c 	.word	0x10004d1c
 81066d4:	10004d14 	.word	0x10004d14
 81066d8:	08109ce0 	.word	0x08109ce0

081066dc <metal_bus_find>:
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
	return 0;
}

int metal_bus_find(const char *name, struct metal_bus **result)
{
 81066dc:	b580      	push	{r7, lr}
 81066de:	b084      	sub	sp, #16
 81066e0:	af00      	add	r7, sp, #0
 81066e2:	6078      	str	r0, [r7, #4]
 81066e4:	6039      	str	r1, [r7, #0]
	struct metal_list *node;
	struct metal_bus *bus;

	metal_list_for_each(&_metal.common.bus_list, node) {
 81066e6:	4b13      	ldr	r3, [pc, #76]	; (8106734 <metal_bus_find+0x58>)
 81066e8:	689b      	ldr	r3, [r3, #8]
 81066ea:	60fb      	str	r3, [r7, #12]
 81066ec:	e017      	b.n	810671e <metal_bus_find+0x42>
		bus = metal_container_of(node, struct metal_bus, node);
 81066ee:	68fb      	ldr	r3, [r7, #12]
 81066f0:	3b24      	subs	r3, #36	; 0x24
 81066f2:	60bb      	str	r3, [r7, #8]
		if (strcmp(bus->name, name) != 0)
 81066f4:	68bb      	ldr	r3, [r7, #8]
 81066f6:	681b      	ldr	r3, [r3, #0]
 81066f8:	6879      	ldr	r1, [r7, #4]
 81066fa:	4618      	mov	r0, r3
 81066fc:	f7f9 fdf0 	bl	81002e0 <strcmp>
 8106700:	4603      	mov	r3, r0
 8106702:	2b00      	cmp	r3, #0
 8106704:	d003      	beq.n	810670e <metal_bus_find+0x32>
	metal_list_for_each(&_metal.common.bus_list, node) {
 8106706:	68fb      	ldr	r3, [r7, #12]
 8106708:	681b      	ldr	r3, [r3, #0]
 810670a:	60fb      	str	r3, [r7, #12]
 810670c:	e007      	b.n	810671e <metal_bus_find+0x42>
			continue;
		if (result)
 810670e:	683b      	ldr	r3, [r7, #0]
 8106710:	2b00      	cmp	r3, #0
 8106712:	d002      	beq.n	810671a <metal_bus_find+0x3e>
			*result = bus;
 8106714:	683b      	ldr	r3, [r7, #0]
 8106716:	68ba      	ldr	r2, [r7, #8]
 8106718:	601a      	str	r2, [r3, #0]
		return 0;
 810671a:	2300      	movs	r3, #0
 810671c:	e005      	b.n	810672a <metal_bus_find+0x4e>
	metal_list_for_each(&_metal.common.bus_list, node) {
 810671e:	68fb      	ldr	r3, [r7, #12]
 8106720:	4a05      	ldr	r2, [pc, #20]	; (8106738 <metal_bus_find+0x5c>)
 8106722:	4293      	cmp	r3, r2
 8106724:	d1e3      	bne.n	81066ee <metal_bus_find+0x12>
	}
	return -ENOENT;
 8106726:	f06f 0301 	mvn.w	r3, #1
}
 810672a:	4618      	mov	r0, r3
 810672c:	3710      	adds	r7, #16
 810672e:	46bd      	mov	sp, r7
 8106730:	bd80      	pop	{r7, pc}
 8106732:	bf00      	nop
 8106734:	10004d14 	.word	0x10004d14
 8106738:	10004d1c 	.word	0x10004d1c

0810673c <metal_device_open>:

int metal_device_open(const char *bus_name, const char *dev_name,
		      struct metal_device **device)
{
 810673c:	b580      	push	{r7, lr}
 810673e:	b086      	sub	sp, #24
 8106740:	af00      	add	r7, sp, #0
 8106742:	60f8      	str	r0, [r7, #12]
 8106744:	60b9      	str	r1, [r7, #8]
 8106746:	607a      	str	r2, [r7, #4]
	struct metal_bus *bus;
	int error;

	if (!bus_name || !strlen(bus_name) ||
 8106748:	68fb      	ldr	r3, [r7, #12]
 810674a:	2b00      	cmp	r3, #0
 810674c:	d00d      	beq.n	810676a <metal_device_open+0x2e>
 810674e:	68fb      	ldr	r3, [r7, #12]
 8106750:	781b      	ldrb	r3, [r3, #0]
 8106752:	2b00      	cmp	r3, #0
 8106754:	d009      	beq.n	810676a <metal_device_open+0x2e>
 8106756:	68bb      	ldr	r3, [r7, #8]
 8106758:	2b00      	cmp	r3, #0
 810675a:	d006      	beq.n	810676a <metal_device_open+0x2e>
	    !dev_name || !strlen(dev_name) ||
 810675c:	68bb      	ldr	r3, [r7, #8]
 810675e:	781b      	ldrb	r3, [r3, #0]
 8106760:	2b00      	cmp	r3, #0
 8106762:	d002      	beq.n	810676a <metal_device_open+0x2e>
 8106764:	687b      	ldr	r3, [r7, #4]
 8106766:	2b00      	cmp	r3, #0
 8106768:	d102      	bne.n	8106770 <metal_device_open+0x34>
	    !device)
		return -EINVAL;
 810676a:	f06f 0315 	mvn.w	r3, #21
 810676e:	e01f      	b.n	81067b0 <metal_device_open+0x74>

	error = metal_bus_find(bus_name, &bus);
 8106770:	f107 0310 	add.w	r3, r7, #16
 8106774:	4619      	mov	r1, r3
 8106776:	68f8      	ldr	r0, [r7, #12]
 8106778:	f7ff ffb0 	bl	81066dc <metal_bus_find>
 810677c:	6178      	str	r0, [r7, #20]
	if (error)
 810677e:	697b      	ldr	r3, [r7, #20]
 8106780:	2b00      	cmp	r3, #0
 8106782:	d001      	beq.n	8106788 <metal_device_open+0x4c>
		return error;
 8106784:	697b      	ldr	r3, [r7, #20]
 8106786:	e013      	b.n	81067b0 <metal_device_open+0x74>

	if (!bus->ops.dev_open)
 8106788:	693b      	ldr	r3, [r7, #16]
 810678a:	689b      	ldr	r3, [r3, #8]
 810678c:	2b00      	cmp	r3, #0
 810678e:	d102      	bne.n	8106796 <metal_device_open+0x5a>
		return -ENODEV;
 8106790:	f06f 0312 	mvn.w	r3, #18
 8106794:	e00c      	b.n	81067b0 <metal_device_open+0x74>

	error = (*bus->ops.dev_open)(bus, dev_name, device);
 8106796:	693b      	ldr	r3, [r7, #16]
 8106798:	689b      	ldr	r3, [r3, #8]
 810679a:	6938      	ldr	r0, [r7, #16]
 810679c:	687a      	ldr	r2, [r7, #4]
 810679e:	68b9      	ldr	r1, [r7, #8]
 81067a0:	4798      	blx	r3
 81067a2:	6178      	str	r0, [r7, #20]
	if (error)
 81067a4:	697b      	ldr	r3, [r7, #20]
 81067a6:	2b00      	cmp	r3, #0
 81067a8:	d001      	beq.n	81067ae <metal_device_open+0x72>
		return error;
 81067aa:	697b      	ldr	r3, [r7, #20]
 81067ac:	e000      	b.n	81067b0 <metal_device_open+0x74>

	return 0;
 81067ae:	2300      	movs	r3, #0
}
 81067b0:	4618      	mov	r0, r3
 81067b2:	3718      	adds	r7, #24
 81067b4:	46bd      	mov	sp, r7
 81067b6:	bd80      	pop	{r7, pc}

081067b8 <metal_register_generic_device>:
	if (device->bus->ops.dev_close)
		device->bus->ops.dev_close(device->bus, device);
}

int metal_register_generic_device(struct metal_device *device)
{
 81067b8:	b580      	push	{r7, lr}
 81067ba:	b082      	sub	sp, #8
 81067bc:	af00      	add	r7, sp, #0
 81067be:	6078      	str	r0, [r7, #4]
	if (!device->name || !strlen(device->name) ||
 81067c0:	687b      	ldr	r3, [r7, #4]
 81067c2:	681b      	ldr	r3, [r3, #0]
 81067c4:	2b00      	cmp	r3, #0
 81067c6:	d008      	beq.n	81067da <metal_register_generic_device+0x22>
 81067c8:	687b      	ldr	r3, [r7, #4]
 81067ca:	681b      	ldr	r3, [r3, #0]
 81067cc:	781b      	ldrb	r3, [r3, #0]
 81067ce:	2b00      	cmp	r3, #0
 81067d0:	d003      	beq.n	81067da <metal_register_generic_device+0x22>
	    device->num_regions > METAL_MAX_DEVICE_REGIONS)
 81067d2:	687b      	ldr	r3, [r7, #4]
 81067d4:	689b      	ldr	r3, [r3, #8]
	if (!device->name || !strlen(device->name) ||
 81067d6:	2b02      	cmp	r3, #2
 81067d8:	d902      	bls.n	81067e0 <metal_register_generic_device+0x28>
		return -EINVAL;
 81067da:	f06f 0315 	mvn.w	r3, #21
 81067de:	e009      	b.n	81067f4 <metal_register_generic_device+0x3c>

	device->bus = &metal_generic_bus;
 81067e0:	687b      	ldr	r3, [r7, #4]
 81067e2:	4a06      	ldr	r2, [pc, #24]	; (81067fc <metal_register_generic_device+0x44>)
 81067e4:	605a      	str	r2, [r3, #4]
	metal_list_add_tail(&_metal.common.generic_device_list,
 81067e6:	687b      	ldr	r3, [r7, #4]
 81067e8:	336c      	adds	r3, #108	; 0x6c
 81067ea:	4619      	mov	r1, r3
 81067ec:	4804      	ldr	r0, [pc, #16]	; (8106800 <metal_register_generic_device+0x48>)
 81067ee:	f7ff fef0 	bl	81065d2 <metal_list_add_tail>
			    &device->node);
	return 0;
 81067f2:	2300      	movs	r3, #0
}
 81067f4:	4618      	mov	r0, r3
 81067f6:	3708      	adds	r7, #8
 81067f8:	46bd      	mov	sp, r7
 81067fa:	bd80      	pop	{r7, pc}
 81067fc:	10000014 	.word	0x10000014
 8106800:	10004d2c 	.word	0x10004d2c

08106804 <metal_generic_dev_open>:

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
 8106804:	b580      	push	{r7, lr}
 8106806:	b086      	sub	sp, #24
 8106808:	af00      	add	r7, sp, #0
 810680a:	60f8      	str	r0, [r7, #12]
 810680c:	60b9      	str	r1, [r7, #8]
 810680e:	607a      	str	r2, [r7, #4]
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8106810:	4b12      	ldr	r3, [pc, #72]	; (810685c <metal_generic_dev_open+0x58>)
 8106812:	699b      	ldr	r3, [r3, #24]
 8106814:	617b      	str	r3, [r7, #20]
 8106816:	e017      	b.n	8106848 <metal_generic_dev_open+0x44>
		dev = metal_container_of(node, struct metal_device, node);
 8106818:	697b      	ldr	r3, [r7, #20]
 810681a:	3b6c      	subs	r3, #108	; 0x6c
 810681c:	613b      	str	r3, [r7, #16]
		if (strcmp(dev->name, dev_name) != 0)
 810681e:	693b      	ldr	r3, [r7, #16]
 8106820:	681b      	ldr	r3, [r3, #0]
 8106822:	68b9      	ldr	r1, [r7, #8]
 8106824:	4618      	mov	r0, r3
 8106826:	f7f9 fd5b 	bl	81002e0 <strcmp>
 810682a:	4603      	mov	r3, r0
 810682c:	2b00      	cmp	r3, #0
 810682e:	d003      	beq.n	8106838 <metal_generic_dev_open+0x34>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8106830:	697b      	ldr	r3, [r7, #20]
 8106832:	681b      	ldr	r3, [r3, #0]
 8106834:	617b      	str	r3, [r7, #20]
 8106836:	e007      	b.n	8106848 <metal_generic_dev_open+0x44>
			continue;
		*device = dev;
 8106838:	687b      	ldr	r3, [r7, #4]
 810683a:	693a      	ldr	r2, [r7, #16]
 810683c:	601a      	str	r2, [r3, #0]
		return metal_generic_dev_sys_open(dev);
 810683e:	6938      	ldr	r0, [r7, #16]
 8106840:	f000 f88c 	bl	810695c <metal_generic_dev_sys_open>
 8106844:	4603      	mov	r3, r0
 8106846:	e005      	b.n	8106854 <metal_generic_dev_open+0x50>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8106848:	697b      	ldr	r3, [r7, #20]
 810684a:	4a05      	ldr	r2, [pc, #20]	; (8106860 <metal_generic_dev_open+0x5c>)
 810684c:	4293      	cmp	r3, r2
 810684e:	d1e3      	bne.n	8106818 <metal_generic_dev_open+0x14>
	}

	return -ENODEV;
 8106850:	f06f 0312 	mvn.w	r3, #18
}
 8106854:	4618      	mov	r0, r3
 8106856:	3718      	adds	r7, #24
 8106858:	46bd      	mov	sp, r7
 810685a:	bd80      	pop	{r7, pc}
 810685c:	10004d14 	.word	0x10004d14
 8106860:	10004d2c 	.word	0x10004d2c

08106864 <metal_generic_dev_dma_map>:
			     struct metal_device *device,
			     uint32_t dir,
			     struct metal_sg *sg_in,
			     int nents_in,
			     struct metal_sg *sg_out)
{
 8106864:	b580      	push	{r7, lr}
 8106866:	b086      	sub	sp, #24
 8106868:	af00      	add	r7, sp, #0
 810686a:	60f8      	str	r0, [r7, #12]
 810686c:	60b9      	str	r1, [r7, #8]
 810686e:	607a      	str	r2, [r7, #4]
 8106870:	603b      	str	r3, [r7, #0]
	(void)bus;
	(void)device;
	int i;

	if (sg_out != sg_in)
 8106872:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8106874:	683b      	ldr	r3, [r7, #0]
 8106876:	429a      	cmp	r2, r3
 8106878:	d009      	beq.n	810688e <metal_generic_dev_dma_map+0x2a>
		memcpy(sg_out, sg_in, nents_in*(sizeof(struct metal_sg)));
 810687a:	6a3a      	ldr	r2, [r7, #32]
 810687c:	4613      	mov	r3, r2
 810687e:	005b      	lsls	r3, r3, #1
 8106880:	4413      	add	r3, r2
 8106882:	009b      	lsls	r3, r3, #2
 8106884:	461a      	mov	r2, r3
 8106886:	6839      	ldr	r1, [r7, #0]
 8106888:	6a78      	ldr	r0, [r7, #36]	; 0x24
 810688a:	f002 fac9 	bl	8108e20 <memcpy>
	for (i = 0; i < nents_in; i++) {
 810688e:	2300      	movs	r3, #0
 8106890:	617b      	str	r3, [r7, #20]
 8106892:	e02f      	b.n	81068f4 <metal_generic_dev_dma_map+0x90>
		if (dir == METAL_DMA_DEV_W) {
 8106894:	687b      	ldr	r3, [r7, #4]
 8106896:	2b02      	cmp	r3, #2
 8106898:	d114      	bne.n	81068c4 <metal_generic_dev_dma_map+0x60>
			metal_cache_flush(sg_out[i].virt, sg_out[i].len);
 810689a:	697a      	ldr	r2, [r7, #20]
 810689c:	4613      	mov	r3, r2
 810689e:	005b      	lsls	r3, r3, #1
 81068a0:	4413      	add	r3, r2
 81068a2:	009b      	lsls	r3, r3, #2
 81068a4:	461a      	mov	r2, r3
 81068a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81068a8:	4413      	add	r3, r2
 81068aa:	6818      	ldr	r0, [r3, #0]
 81068ac:	697a      	ldr	r2, [r7, #20]
 81068ae:	4613      	mov	r3, r2
 81068b0:	005b      	lsls	r3, r3, #1
 81068b2:	4413      	add	r3, r2
 81068b4:	009b      	lsls	r3, r3, #2
 81068b6:	461a      	mov	r2, r3
 81068b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81068ba:	4413      	add	r3, r2
 81068bc:	689b      	ldr	r3, [r3, #8]
 81068be:	4619      	mov	r1, r3
 81068c0:	f7ff feae 	bl	8106620 <metal_cache_flush>
		}
		metal_cache_invalidate(sg_out[i].virt, sg_out[i].len);
 81068c4:	697a      	ldr	r2, [r7, #20]
 81068c6:	4613      	mov	r3, r2
 81068c8:	005b      	lsls	r3, r3, #1
 81068ca:	4413      	add	r3, r2
 81068cc:	009b      	lsls	r3, r3, #2
 81068ce:	461a      	mov	r2, r3
 81068d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81068d2:	4413      	add	r3, r2
 81068d4:	6818      	ldr	r0, [r3, #0]
 81068d6:	697a      	ldr	r2, [r7, #20]
 81068d8:	4613      	mov	r3, r2
 81068da:	005b      	lsls	r3, r3, #1
 81068dc:	4413      	add	r3, r2
 81068de:	009b      	lsls	r3, r3, #2
 81068e0:	461a      	mov	r2, r3
 81068e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81068e4:	4413      	add	r3, r2
 81068e6:	689b      	ldr	r3, [r3, #8]
 81068e8:	4619      	mov	r1, r3
 81068ea:	f7ff fea6 	bl	810663a <metal_cache_invalidate>
	for (i = 0; i < nents_in; i++) {
 81068ee:	697b      	ldr	r3, [r7, #20]
 81068f0:	3301      	adds	r3, #1
 81068f2:	617b      	str	r3, [r7, #20]
 81068f4:	697a      	ldr	r2, [r7, #20]
 81068f6:	6a3b      	ldr	r3, [r7, #32]
 81068f8:	429a      	cmp	r2, r3
 81068fa:	dbcb      	blt.n	8106894 <metal_generic_dev_dma_map+0x30>
	}

	return nents_in;
 81068fc:	6a3b      	ldr	r3, [r7, #32]
}
 81068fe:	4618      	mov	r0, r3
 8106900:	3718      	adds	r7, #24
 8106902:	46bd      	mov	sp, r7
 8106904:	bd80      	pop	{r7, pc}

08106906 <metal_generic_dev_dma_unmap>:
void metal_generic_dev_dma_unmap(struct metal_bus *bus,
				 struct metal_device *device,
				 uint32_t dir,
				 struct metal_sg *sg,
				 int nents)
{
 8106906:	b580      	push	{r7, lr}
 8106908:	b086      	sub	sp, #24
 810690a:	af00      	add	r7, sp, #0
 810690c:	60f8      	str	r0, [r7, #12]
 810690e:	60b9      	str	r1, [r7, #8]
 8106910:	607a      	str	r2, [r7, #4]
 8106912:	603b      	str	r3, [r7, #0]
	(void)bus;
	(void)device;
	(void)dir;
	int i;

	for (i = 0; i < nents; i++) {
 8106914:	2300      	movs	r3, #0
 8106916:	617b      	str	r3, [r7, #20]
 8106918:	e017      	b.n	810694a <metal_generic_dev_dma_unmap+0x44>
		metal_cache_invalidate(sg[i].virt, sg[i].len);
 810691a:	697a      	ldr	r2, [r7, #20]
 810691c:	4613      	mov	r3, r2
 810691e:	005b      	lsls	r3, r3, #1
 8106920:	4413      	add	r3, r2
 8106922:	009b      	lsls	r3, r3, #2
 8106924:	461a      	mov	r2, r3
 8106926:	683b      	ldr	r3, [r7, #0]
 8106928:	4413      	add	r3, r2
 810692a:	6818      	ldr	r0, [r3, #0]
 810692c:	697a      	ldr	r2, [r7, #20]
 810692e:	4613      	mov	r3, r2
 8106930:	005b      	lsls	r3, r3, #1
 8106932:	4413      	add	r3, r2
 8106934:	009b      	lsls	r3, r3, #2
 8106936:	461a      	mov	r2, r3
 8106938:	683b      	ldr	r3, [r7, #0]
 810693a:	4413      	add	r3, r2
 810693c:	689b      	ldr	r3, [r3, #8]
 810693e:	4619      	mov	r1, r3
 8106940:	f7ff fe7b 	bl	810663a <metal_cache_invalidate>
	for (i = 0; i < nents; i++) {
 8106944:	697b      	ldr	r3, [r7, #20]
 8106946:	3301      	adds	r3, #1
 8106948:	617b      	str	r3, [r7, #20]
 810694a:	697a      	ldr	r2, [r7, #20]
 810694c:	6a3b      	ldr	r3, [r7, #32]
 810694e:	429a      	cmp	r2, r3
 8106950:	dbe3      	blt.n	810691a <metal_generic_dev_dma_unmap+0x14>
	}
}
 8106952:	bf00      	nop
 8106954:	bf00      	nop
 8106956:	3718      	adds	r7, #24
 8106958:	46bd      	mov	sp, r7
 810695a:	bd80      	pop	{r7, pc}

0810695c <metal_generic_dev_sys_open>:
#include <metal/io.h>
#include <metal/sys.h>
#include <metal/utilities.h>

int metal_generic_dev_sys_open(struct metal_device *dev)
{
 810695c:	b580      	push	{r7, lr}
 810695e:	b084      	sub	sp, #16
 8106960:	af00      	add	r7, sp, #0
 8106962:	6078      	str	r0, [r7, #4]
	struct metal_io_region *io;
	unsigned i;

	/* map I/O memory regions */
	for (i = 0; i < dev->num_regions; i++) {
 8106964:	2300      	movs	r3, #0
 8106966:	60fb      	str	r3, [r7, #12]
 8106968:	e013      	b.n	8106992 <metal_generic_dev_sys_open+0x36>
		io = &dev->regions[i];
 810696a:	68fa      	ldr	r2, [r7, #12]
 810696c:	4613      	mov	r3, r2
 810696e:	005b      	lsls	r3, r3, #1
 8106970:	4413      	add	r3, r2
 8106972:	011b      	lsls	r3, r3, #4
 8106974:	3308      	adds	r3, #8
 8106976:	687a      	ldr	r2, [r7, #4]
 8106978:	4413      	add	r3, r2
 810697a:	3304      	adds	r3, #4
 810697c:	60bb      	str	r3, [r7, #8]
		if (!io->size)
 810697e:	68bb      	ldr	r3, [r7, #8]
 8106980:	689b      	ldr	r3, [r3, #8]
 8106982:	2b00      	cmp	r3, #0
 8106984:	d00b      	beq.n	810699e <metal_generic_dev_sys_open+0x42>
			break;
		metal_sys_io_mem_map(io);
 8106986:	68b8      	ldr	r0, [r7, #8]
 8106988:	f000 f81e 	bl	81069c8 <metal_sys_io_mem_map>
	for (i = 0; i < dev->num_regions; i++) {
 810698c:	68fb      	ldr	r3, [r7, #12]
 810698e:	3301      	adds	r3, #1
 8106990:	60fb      	str	r3, [r7, #12]
 8106992:	687b      	ldr	r3, [r7, #4]
 8106994:	689b      	ldr	r3, [r3, #8]
 8106996:	68fa      	ldr	r2, [r7, #12]
 8106998:	429a      	cmp	r2, r3
 810699a:	d3e6      	bcc.n	810696a <metal_generic_dev_sys_open+0xe>
 810699c:	e000      	b.n	81069a0 <metal_generic_dev_sys_open+0x44>
			break;
 810699e:	bf00      	nop
	}

	return 0;
 81069a0:	2300      	movs	r3, #0
}
 81069a2:	4618      	mov	r0, r3
 81069a4:	3710      	adds	r7, #16
 81069a6:	46bd      	mov	sp, r7
 81069a8:	bd80      	pop	{r7, pc}
	...

081069ac <metal_sys_init>:
#include <metal/device.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
 81069ac:	b580      	push	{r7, lr}
 81069ae:	b082      	sub	sp, #8
 81069b0:	af00      	add	r7, sp, #0
 81069b2:	6078      	str	r0, [r7, #4]
	metal_unused(params);
	metal_bus_register(&metal_generic_bus);
 81069b4:	4803      	ldr	r0, [pc, #12]	; (81069c4 <metal_sys_init+0x18>)
 81069b6:	f7ff fe4d 	bl	8106654 <metal_bus_register>
	return 0;
 81069ba:	2300      	movs	r3, #0
}
 81069bc:	4618      	mov	r0, r3
 81069be:	3708      	adds	r7, #8
 81069c0:	46bd      	mov	sp, r7
 81069c2:	bd80      	pop	{r7, pc}
 81069c4:	10000014 	.word	0x10000014

081069c8 <metal_sys_io_mem_map>:
 */

#include <metal/io.h>

void metal_sys_io_mem_map(struct metal_io_region *io)
{
 81069c8:	b580      	push	{r7, lr}
 81069ca:	b086      	sub	sp, #24
 81069cc:	af00      	add	r7, sp, #0
 81069ce:	6078      	str	r0, [r7, #4]
	unsigned long p;
	size_t psize;
	size_t *va;

	va = (size_t *)io->virt;
 81069d0:	687b      	ldr	r3, [r7, #4]
 81069d2:	681b      	ldr	r3, [r3, #0]
 81069d4:	60fb      	str	r3, [r7, #12]
	psize = io->size;
 81069d6:	687b      	ldr	r3, [r7, #4]
 81069d8:	689b      	ldr	r3, [r3, #8]
 81069da:	613b      	str	r3, [r7, #16]
	if (psize) {
 81069dc:	693b      	ldr	r3, [r7, #16]
 81069de:	2b00      	cmp	r3, #0
 81069e0:	d02c      	beq.n	8106a3c <metal_sys_io_mem_map+0x74>
		if (psize >> io->page_shift)
 81069e2:	687b      	ldr	r3, [r7, #4]
 81069e4:	68db      	ldr	r3, [r3, #12]
 81069e6:	693a      	ldr	r2, [r7, #16]
 81069e8:	fa22 f303 	lsr.w	r3, r2, r3
 81069ec:	2b00      	cmp	r3, #0
 81069ee:	d005      	beq.n	81069fc <metal_sys_io_mem_map+0x34>
			psize = (size_t)1 << io->page_shift;
 81069f0:	687b      	ldr	r3, [r7, #4]
 81069f2:	68db      	ldr	r3, [r3, #12]
 81069f4:	2201      	movs	r2, #1
 81069f6:	fa02 f303 	lsl.w	r3, r2, r3
 81069fa:	613b      	str	r3, [r7, #16]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
 81069fc:	2300      	movs	r3, #0
 81069fe:	617b      	str	r3, [r7, #20]
 8106a00:	e013      	b.n	8106a2a <metal_sys_io_mem_map+0x62>
			metal_machine_io_mem_map(va, io->physmap[p],
 8106a02:	687b      	ldr	r3, [r7, #4]
 8106a04:	685a      	ldr	r2, [r3, #4]
 8106a06:	697b      	ldr	r3, [r7, #20]
 8106a08:	009b      	lsls	r3, r3, #2
 8106a0a:	4413      	add	r3, r2
 8106a0c:	6819      	ldr	r1, [r3, #0]
 8106a0e:	687b      	ldr	r3, [r7, #4]
 8106a10:	695b      	ldr	r3, [r3, #20]
 8106a12:	693a      	ldr	r2, [r7, #16]
 8106a14:	68f8      	ldr	r0, [r7, #12]
 8106a16:	f001 fbc1 	bl	810819c <metal_machine_io_mem_map>
						 psize, io->mem_flags);
			va += psize;
 8106a1a:	693b      	ldr	r3, [r7, #16]
 8106a1c:	009b      	lsls	r3, r3, #2
 8106a1e:	68fa      	ldr	r2, [r7, #12]
 8106a20:	4413      	add	r3, r2
 8106a22:	60fb      	str	r3, [r7, #12]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
 8106a24:	697b      	ldr	r3, [r7, #20]
 8106a26:	3301      	adds	r3, #1
 8106a28:	617b      	str	r3, [r7, #20]
 8106a2a:	687b      	ldr	r3, [r7, #4]
 8106a2c:	689a      	ldr	r2, [r3, #8]
 8106a2e:	687b      	ldr	r3, [r7, #4]
 8106a30:	68db      	ldr	r3, [r3, #12]
 8106a32:	fa22 f303 	lsr.w	r3, r2, r3
 8106a36:	697a      	ldr	r2, [r7, #20]
 8106a38:	429a      	cmp	r2, r3
 8106a3a:	d9e2      	bls.n	8106a02 <metal_sys_io_mem_map+0x3a>
		}
	}
}
 8106a3c:	bf00      	nop
 8106a3e:	3718      	adds	r7, #24
 8106a40:	46bd      	mov	sp, r7
 8106a42:	bd80      	pop	{r7, pc}

08106a44 <metal_list_init>:
{
 8106a44:	b480      	push	{r7}
 8106a46:	b083      	sub	sp, #12
 8106a48:	af00      	add	r7, sp, #0
 8106a4a:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 8106a4c:	687b      	ldr	r3, [r7, #4]
 8106a4e:	687a      	ldr	r2, [r7, #4]
 8106a50:	605a      	str	r2, [r3, #4]
 8106a52:	687b      	ldr	r3, [r7, #4]
 8106a54:	685a      	ldr	r2, [r3, #4]
 8106a56:	687b      	ldr	r3, [r7, #4]
 8106a58:	601a      	str	r2, [r3, #0]
}
 8106a5a:	bf00      	nop
 8106a5c:	370c      	adds	r7, #12
 8106a5e:	46bd      	mov	sp, r7
 8106a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106a64:	4770      	bx	lr
	...

08106a68 <metal_init>:

#include <string.h>
#include <metal/sys.h>

int metal_init(const struct metal_init_params *params)
{
 8106a68:	b580      	push	{r7, lr}
 8106a6a:	b084      	sub	sp, #16
 8106a6c:	af00      	add	r7, sp, #0
 8106a6e:	6078      	str	r0, [r7, #4]
	int error = 0;
 8106a70:	2300      	movs	r3, #0
 8106a72:	60fb      	str	r3, [r7, #12]

	memset(&_metal, 0, sizeof(_metal));
 8106a74:	2220      	movs	r2, #32
 8106a76:	2100      	movs	r1, #0
 8106a78:	4810      	ldr	r0, [pc, #64]	; (8106abc <metal_init+0x54>)
 8106a7a:	f002 f9df 	bl	8108e3c <memset>

	_metal.common.log_handler   = params->log_handler;
 8106a7e:	687b      	ldr	r3, [r7, #4]
 8106a80:	681b      	ldr	r3, [r3, #0]
 8106a82:	4a0e      	ldr	r2, [pc, #56]	; (8106abc <metal_init+0x54>)
 8106a84:	6053      	str	r3, [r2, #4]
	_metal.common.log_level     = params->log_level;
 8106a86:	687b      	ldr	r3, [r7, #4]
 8106a88:	791a      	ldrb	r2, [r3, #4]
 8106a8a:	4b0c      	ldr	r3, [pc, #48]	; (8106abc <metal_init+0x54>)
 8106a8c:	701a      	strb	r2, [r3, #0]

	metal_list_init(&_metal.common.bus_list);
 8106a8e:	480c      	ldr	r0, [pc, #48]	; (8106ac0 <metal_init+0x58>)
 8106a90:	f7ff ffd8 	bl	8106a44 <metal_list_init>
	metal_list_init(&_metal.common.generic_shmem_list);
 8106a94:	480b      	ldr	r0, [pc, #44]	; (8106ac4 <metal_init+0x5c>)
 8106a96:	f7ff ffd5 	bl	8106a44 <metal_list_init>
	metal_list_init(&_metal.common.generic_device_list);
 8106a9a:	480b      	ldr	r0, [pc, #44]	; (8106ac8 <metal_init+0x60>)
 8106a9c:	f7ff ffd2 	bl	8106a44 <metal_list_init>

	error = metal_sys_init(params);
 8106aa0:	6878      	ldr	r0, [r7, #4]
 8106aa2:	f7ff ff83 	bl	81069ac <metal_sys_init>
 8106aa6:	60f8      	str	r0, [r7, #12]
	if (error)
 8106aa8:	68fb      	ldr	r3, [r7, #12]
 8106aaa:	2b00      	cmp	r3, #0
 8106aac:	d001      	beq.n	8106ab2 <metal_init+0x4a>
		return error;
 8106aae:	68fb      	ldr	r3, [r7, #12]
 8106ab0:	e000      	b.n	8106ab4 <metal_init+0x4c>

	return error;
 8106ab2:	68fb      	ldr	r3, [r7, #12]
}
 8106ab4:	4618      	mov	r0, r3
 8106ab6:	3710      	adds	r7, #16
 8106ab8:	46bd      	mov	sp, r7
 8106aba:	bd80      	pop	{r7, pc}
 8106abc:	10004d14 	.word	0x10004d14
 8106ac0:	10004d1c 	.word	0x10004d1c
 8106ac4:	10004d24 	.word	0x10004d24
 8106ac8:	10004d2c 	.word	0x10004d2c

08106acc <metal_io_virt>:
 * @param[in]	offset	Offset into shared memory segment.
 * @return	NULL if offset is out of range, or pointer to offset.
 */
static inline void *
metal_io_virt(struct metal_io_region *io, unsigned long offset)
{
 8106acc:	b480      	push	{r7}
 8106ace:	b083      	sub	sp, #12
 8106ad0:	af00      	add	r7, sp, #0
 8106ad2:	6078      	str	r0, [r7, #4]
 8106ad4:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8106ad6:	687b      	ldr	r3, [r7, #4]
 8106ad8:	681b      	ldr	r3, [r3, #0]
		? (uint8_t *)io->virt + offset
		: NULL);
 8106ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106ade:	d009      	beq.n	8106af4 <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8106ae0:	687b      	ldr	r3, [r7, #4]
 8106ae2:	689b      	ldr	r3, [r3, #8]
 8106ae4:	683a      	ldr	r2, [r7, #0]
 8106ae6:	429a      	cmp	r2, r3
 8106ae8:	d804      	bhi.n	8106af4 <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 8106aea:	687b      	ldr	r3, [r7, #4]
 8106aec:	681a      	ldr	r2, [r3, #0]
		: NULL);
 8106aee:	683b      	ldr	r3, [r7, #0]
 8106af0:	4413      	add	r3, r2
 8106af2:	e000      	b.n	8106af6 <metal_io_virt+0x2a>
 8106af4:	2300      	movs	r3, #0
}
 8106af6:	4618      	mov	r0, r3
 8106af8:	370c      	adds	r7, #12
 8106afa:	46bd      	mov	sp, r7
 8106afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106b00:	4770      	bx	lr

08106b02 <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
 8106b02:	b5b0      	push	{r4, r5, r7, lr}
 8106b04:	b08a      	sub	sp, #40	; 0x28
 8106b06:	af00      	add	r7, sp, #0
 8106b08:	60f8      	str	r0, [r7, #12]
 8106b0a:	60b9      	str	r1, [r7, #8]
 8106b0c:	607a      	str	r2, [r7, #4]
 8106b0e:	603b      	str	r3, [r7, #0]
	const struct metal_io_ops nops = {NULL, NULL, NULL, NULL, NULL, NULL};
 8106b10:	f107 0310 	add.w	r3, r7, #16
 8106b14:	2200      	movs	r2, #0
 8106b16:	601a      	str	r2, [r3, #0]
 8106b18:	605a      	str	r2, [r3, #4]
 8106b1a:	609a      	str	r2, [r3, #8]
 8106b1c:	60da      	str	r2, [r3, #12]
 8106b1e:	611a      	str	r2, [r3, #16]
 8106b20:	615a      	str	r2, [r3, #20]

	io->virt = virt;
 8106b22:	68fb      	ldr	r3, [r7, #12]
 8106b24:	68ba      	ldr	r2, [r7, #8]
 8106b26:	601a      	str	r2, [r3, #0]
	io->physmap = physmap;
 8106b28:	68fb      	ldr	r3, [r7, #12]
 8106b2a:	687a      	ldr	r2, [r7, #4]
 8106b2c:	605a      	str	r2, [r3, #4]
	io->size = size;
 8106b2e:	68fb      	ldr	r3, [r7, #12]
 8106b30:	683a      	ldr	r2, [r7, #0]
 8106b32:	609a      	str	r2, [r3, #8]
	io->page_shift = page_shift;
 8106b34:	68fb      	ldr	r3, [r7, #12]
 8106b36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8106b38:	60da      	str	r2, [r3, #12]
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
 8106b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106b3c:	2b1f      	cmp	r3, #31
 8106b3e:	d904      	bls.n	8106b4a <metal_io_init+0x48>
		/* avoid overflow */
		io->page_mask = -1UL;
 8106b40:	68fb      	ldr	r3, [r7, #12]
 8106b42:	f04f 32ff 	mov.w	r2, #4294967295
 8106b46:	611a      	str	r2, [r3, #16]
 8106b48:	e006      	b.n	8106b58 <metal_io_init+0x56>
	else
		io->page_mask = (1UL << page_shift) - 1UL;
 8106b4a:	2201      	movs	r2, #1
 8106b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8106b52:	1e5a      	subs	r2, r3, #1
 8106b54:	68fb      	ldr	r3, [r7, #12]
 8106b56:	611a      	str	r2, [r3, #16]
	io->mem_flags = mem_flags;
 8106b58:	68fb      	ldr	r3, [r7, #12]
 8106b5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8106b5c:	615a      	str	r2, [r3, #20]
	io->ops = ops ? *ops : nops;
 8106b5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8106b60:	2b00      	cmp	r3, #0
 8106b62:	d00b      	beq.n	8106b7c <metal_io_init+0x7a>
 8106b64:	68fb      	ldr	r3, [r7, #12]
 8106b66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8106b68:	f103 0418 	add.w	r4, r3, #24
 8106b6c:	4615      	mov	r5, r2
 8106b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8106b70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8106b72:	e895 0003 	ldmia.w	r5, {r0, r1}
 8106b76:	e884 0003 	stmia.w	r4, {r0, r1}
 8106b7a:	e00a      	b.n	8106b92 <metal_io_init+0x90>
 8106b7c:	68fb      	ldr	r3, [r7, #12]
 8106b7e:	f103 0418 	add.w	r4, r3, #24
 8106b82:	f107 0510 	add.w	r5, r7, #16
 8106b86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8106b88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8106b8a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8106b8e:	e884 0003 	stmia.w	r4, {r0, r1}
	metal_sys_io_mem_map(io);
 8106b92:	68f8      	ldr	r0, [r7, #12]
 8106b94:	f7ff ff18 	bl	81069c8 <metal_sys_io_mem_map>
}
 8106b98:	bf00      	nop
 8106b9a:	3728      	adds	r7, #40	; 0x28
 8106b9c:	46bd      	mov	sp, r7
 8106b9e:	bdb0      	pop	{r4, r5, r7, pc}

08106ba0 <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
 8106ba0:	b590      	push	{r4, r7, lr}
 8106ba2:	b08b      	sub	sp, #44	; 0x2c
 8106ba4:	af02      	add	r7, sp, #8
 8106ba6:	60f8      	str	r0, [r7, #12]
 8106ba8:	60b9      	str	r1, [r7, #8]
 8106baa:	607a      	str	r2, [r7, #4]
 8106bac:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
 8106bae:	68b9      	ldr	r1, [r7, #8]
 8106bb0:	68f8      	ldr	r0, [r7, #12]
 8106bb2:	f7ff ff8b 	bl	8106acc <metal_io_virt>
 8106bb6:	61f8      	str	r0, [r7, #28]
	unsigned char *dest = dst;
 8106bb8:	687b      	ldr	r3, [r7, #4]
 8106bba:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (offset > io->size)
 8106bbc:	68fb      	ldr	r3, [r7, #12]
 8106bbe:	689b      	ldr	r3, [r3, #8]
 8106bc0:	68ba      	ldr	r2, [r7, #8]
 8106bc2:	429a      	cmp	r2, r3
 8106bc4:	d902      	bls.n	8106bcc <metal_io_block_read+0x2c>
		return -ERANGE;
 8106bc6:	f06f 0321 	mvn.w	r3, #33	; 0x21
 8106bca:	e05c      	b.n	8106c86 <metal_io_block_read+0xe6>
	if ((offset + len) > io->size)
 8106bcc:	683a      	ldr	r2, [r7, #0]
 8106bce:	68bb      	ldr	r3, [r7, #8]
 8106bd0:	441a      	add	r2, r3
 8106bd2:	68fb      	ldr	r3, [r7, #12]
 8106bd4:	689b      	ldr	r3, [r3, #8]
 8106bd6:	429a      	cmp	r2, r3
 8106bd8:	d904      	bls.n	8106be4 <metal_io_block_read+0x44>
		len = io->size - offset;
 8106bda:	68fb      	ldr	r3, [r7, #12]
 8106bdc:	689a      	ldr	r2, [r3, #8]
 8106bde:	68bb      	ldr	r3, [r7, #8]
 8106be0:	1ad3      	subs	r3, r2, r3
 8106be2:	603b      	str	r3, [r7, #0]
	retlen = len;
 8106be4:	683b      	ldr	r3, [r7, #0]
 8106be6:	617b      	str	r3, [r7, #20]
	if (io->ops.block_read) {
 8106be8:	68fb      	ldr	r3, [r7, #12]
 8106bea:	6a1b      	ldr	r3, [r3, #32]
 8106bec:	2b00      	cmp	r3, #0
 8106bee:	d00a      	beq.n	8106c06 <metal_io_block_read+0x66>
		retlen = (*io->ops.block_read)(
 8106bf0:	68fb      	ldr	r3, [r7, #12]
 8106bf2:	6a1c      	ldr	r4, [r3, #32]
 8106bf4:	683b      	ldr	r3, [r7, #0]
 8106bf6:	9300      	str	r3, [sp, #0]
 8106bf8:	2305      	movs	r3, #5
 8106bfa:	687a      	ldr	r2, [r7, #4]
 8106bfc:	68b9      	ldr	r1, [r7, #8]
 8106bfe:	68f8      	ldr	r0, [r7, #12]
 8106c00:	47a0      	blx	r4
 8106c02:	6178      	str	r0, [r7, #20]
 8106c04:	e03e      	b.n	8106c84 <metal_io_block_read+0xe4>
			io, offset, dst, memory_order_seq_cst, len);
	} else {
		atomic_thread_fence(memory_order_seq_cst);
 8106c06:	f3bf 8f5b 	dmb	ish
		while ( len && (
 8106c0a:	e00c      	b.n	8106c26 <metal_io_block_read+0x86>
			((uintptr_t)dest % sizeof(int)) ||
			((uintptr_t)ptr % sizeof(int)))) {
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
 8106c0c:	69fb      	ldr	r3, [r7, #28]
 8106c0e:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
 8106c10:	69bb      	ldr	r3, [r7, #24]
 8106c12:	701a      	strb	r2, [r3, #0]
			dest++;
 8106c14:	69bb      	ldr	r3, [r7, #24]
 8106c16:	3301      	adds	r3, #1
 8106c18:	61bb      	str	r3, [r7, #24]
			ptr++;
 8106c1a:	69fb      	ldr	r3, [r7, #28]
 8106c1c:	3301      	adds	r3, #1
 8106c1e:	61fb      	str	r3, [r7, #28]
			len--;
 8106c20:	683b      	ldr	r3, [r7, #0]
 8106c22:	3b01      	subs	r3, #1
 8106c24:	603b      	str	r3, [r7, #0]
		while ( len && (
 8106c26:	683b      	ldr	r3, [r7, #0]
 8106c28:	2b00      	cmp	r3, #0
 8106c2a:	d017      	beq.n	8106c5c <metal_io_block_read+0xbc>
			((uintptr_t)dest % sizeof(int)) ||
 8106c2c:	69bb      	ldr	r3, [r7, #24]
 8106c2e:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
 8106c32:	2b00      	cmp	r3, #0
 8106c34:	d1ea      	bne.n	8106c0c <metal_io_block_read+0x6c>
			((uintptr_t)ptr % sizeof(int)))) {
 8106c36:	69fb      	ldr	r3, [r7, #28]
 8106c38:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)dest % sizeof(int)) ||
 8106c3c:	2b00      	cmp	r3, #0
 8106c3e:	d1e5      	bne.n	8106c0c <metal_io_block_read+0x6c>
		}
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 8106c40:	e00c      	b.n	8106c5c <metal_io_block_read+0xbc>
					ptr += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)dest = *(const unsigned int *)ptr;
 8106c42:	69fb      	ldr	r3, [r7, #28]
 8106c44:	681a      	ldr	r2, [r3, #0]
 8106c46:	69bb      	ldr	r3, [r7, #24]
 8106c48:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 8106c4a:	69bb      	ldr	r3, [r7, #24]
 8106c4c:	3304      	adds	r3, #4
 8106c4e:	61bb      	str	r3, [r7, #24]
					ptr += sizeof(int),
 8106c50:	69fb      	ldr	r3, [r7, #28]
 8106c52:	3304      	adds	r3, #4
 8106c54:	61fb      	str	r3, [r7, #28]
					len -= sizeof(int))
 8106c56:	683b      	ldr	r3, [r7, #0]
 8106c58:	3b04      	subs	r3, #4
 8106c5a:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 8106c5c:	683b      	ldr	r3, [r7, #0]
 8106c5e:	2b03      	cmp	r3, #3
 8106c60:	dcef      	bgt.n	8106c42 <metal_io_block_read+0xa2>
		for (; len != 0; dest++, ptr++, len--)
 8106c62:	e00c      	b.n	8106c7e <metal_io_block_read+0xde>
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
 8106c64:	69fb      	ldr	r3, [r7, #28]
 8106c66:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
 8106c68:	69bb      	ldr	r3, [r7, #24]
 8106c6a:	701a      	strb	r2, [r3, #0]
		for (; len != 0; dest++, ptr++, len--)
 8106c6c:	69bb      	ldr	r3, [r7, #24]
 8106c6e:	3301      	adds	r3, #1
 8106c70:	61bb      	str	r3, [r7, #24]
 8106c72:	69fb      	ldr	r3, [r7, #28]
 8106c74:	3301      	adds	r3, #1
 8106c76:	61fb      	str	r3, [r7, #28]
 8106c78:	683b      	ldr	r3, [r7, #0]
 8106c7a:	3b01      	subs	r3, #1
 8106c7c:	603b      	str	r3, [r7, #0]
 8106c7e:	683b      	ldr	r3, [r7, #0]
 8106c80:	2b00      	cmp	r3, #0
 8106c82:	d1ef      	bne.n	8106c64 <metal_io_block_read+0xc4>
	}
	return retlen;
 8106c84:	697b      	ldr	r3, [r7, #20]
}
 8106c86:	4618      	mov	r0, r3
 8106c88:	3724      	adds	r7, #36	; 0x24
 8106c8a:	46bd      	mov	sp, r7
 8106c8c:	bd90      	pop	{r4, r7, pc}

08106c8e <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
 8106c8e:	b590      	push	{r4, r7, lr}
 8106c90:	b08b      	sub	sp, #44	; 0x2c
 8106c92:	af02      	add	r7, sp, #8
 8106c94:	60f8      	str	r0, [r7, #12]
 8106c96:	60b9      	str	r1, [r7, #8]
 8106c98:	607a      	str	r2, [r7, #4]
 8106c9a:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
 8106c9c:	68b9      	ldr	r1, [r7, #8]
 8106c9e:	68f8      	ldr	r0, [r7, #12]
 8106ca0:	f7ff ff14 	bl	8106acc <metal_io_virt>
 8106ca4:	61f8      	str	r0, [r7, #28]
	const unsigned char *source = src;
 8106ca6:	687b      	ldr	r3, [r7, #4]
 8106ca8:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (offset > io->size)
 8106caa:	68fb      	ldr	r3, [r7, #12]
 8106cac:	689b      	ldr	r3, [r3, #8]
 8106cae:	68ba      	ldr	r2, [r7, #8]
 8106cb0:	429a      	cmp	r2, r3
 8106cb2:	d902      	bls.n	8106cba <metal_io_block_write+0x2c>
		return -ERANGE;
 8106cb4:	f06f 0321 	mvn.w	r3, #33	; 0x21
 8106cb8:	e05b      	b.n	8106d72 <metal_io_block_write+0xe4>
	if ((offset + len) > io->size)
 8106cba:	683a      	ldr	r2, [r7, #0]
 8106cbc:	68bb      	ldr	r3, [r7, #8]
 8106cbe:	441a      	add	r2, r3
 8106cc0:	68fb      	ldr	r3, [r7, #12]
 8106cc2:	689b      	ldr	r3, [r3, #8]
 8106cc4:	429a      	cmp	r2, r3
 8106cc6:	d904      	bls.n	8106cd2 <metal_io_block_write+0x44>
		len = io->size - offset;
 8106cc8:	68fb      	ldr	r3, [r7, #12]
 8106cca:	689a      	ldr	r2, [r3, #8]
 8106ccc:	68bb      	ldr	r3, [r7, #8]
 8106cce:	1ad3      	subs	r3, r2, r3
 8106cd0:	603b      	str	r3, [r7, #0]
	retlen = len;
 8106cd2:	683b      	ldr	r3, [r7, #0]
 8106cd4:	617b      	str	r3, [r7, #20]
	if (io->ops.block_write) {
 8106cd6:	68fb      	ldr	r3, [r7, #12]
 8106cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106cda:	2b00      	cmp	r3, #0
 8106cdc:	d017      	beq.n	8106d0e <metal_io_block_write+0x80>
		retlen = (*io->ops.block_write)(
 8106cde:	68fb      	ldr	r3, [r7, #12]
 8106ce0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8106ce2:	683b      	ldr	r3, [r7, #0]
 8106ce4:	9300      	str	r3, [sp, #0]
 8106ce6:	2305      	movs	r3, #5
 8106ce8:	687a      	ldr	r2, [r7, #4]
 8106cea:	68b9      	ldr	r1, [r7, #8]
 8106cec:	68f8      	ldr	r0, [r7, #12]
 8106cee:	47a0      	blx	r4
 8106cf0:	6178      	str	r0, [r7, #20]
 8106cf2:	e03d      	b.n	8106d70 <metal_io_block_write+0xe2>
	} else {
		while ( len && (
			((uintptr_t)ptr % sizeof(int)) ||
			((uintptr_t)source % sizeof(int)))) {
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
 8106cf4:	69bb      	ldr	r3, [r7, #24]
 8106cf6:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
 8106cf8:	69fb      	ldr	r3, [r7, #28]
 8106cfa:	701a      	strb	r2, [r3, #0]
			ptr++;
 8106cfc:	69fb      	ldr	r3, [r7, #28]
 8106cfe:	3301      	adds	r3, #1
 8106d00:	61fb      	str	r3, [r7, #28]
			source++;
 8106d02:	69bb      	ldr	r3, [r7, #24]
 8106d04:	3301      	adds	r3, #1
 8106d06:	61bb      	str	r3, [r7, #24]
			len--;
 8106d08:	683b      	ldr	r3, [r7, #0]
 8106d0a:	3b01      	subs	r3, #1
 8106d0c:	603b      	str	r3, [r7, #0]
		while ( len && (
 8106d0e:	683b      	ldr	r3, [r7, #0]
 8106d10:	2b00      	cmp	r3, #0
 8106d12:	d017      	beq.n	8106d44 <metal_io_block_write+0xb6>
			((uintptr_t)ptr % sizeof(int)) ||
 8106d14:	69fb      	ldr	r3, [r7, #28]
 8106d16:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
 8106d1a:	2b00      	cmp	r3, #0
 8106d1c:	d1ea      	bne.n	8106cf4 <metal_io_block_write+0x66>
			((uintptr_t)source % sizeof(int)))) {
 8106d1e:	69bb      	ldr	r3, [r7, #24]
 8106d20:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)ptr % sizeof(int)) ||
 8106d24:	2b00      	cmp	r3, #0
 8106d26:	d1e5      	bne.n	8106cf4 <metal_io_block_write+0x66>
		}
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 8106d28:	e00c      	b.n	8106d44 <metal_io_block_write+0xb6>
					source += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)ptr = *(const unsigned int *)source;
 8106d2a:	69bb      	ldr	r3, [r7, #24]
 8106d2c:	681a      	ldr	r2, [r3, #0]
 8106d2e:	69fb      	ldr	r3, [r7, #28]
 8106d30:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 8106d32:	69fb      	ldr	r3, [r7, #28]
 8106d34:	3304      	adds	r3, #4
 8106d36:	61fb      	str	r3, [r7, #28]
					source += sizeof(int),
 8106d38:	69bb      	ldr	r3, [r7, #24]
 8106d3a:	3304      	adds	r3, #4
 8106d3c:	61bb      	str	r3, [r7, #24]
					len -= sizeof(int))
 8106d3e:	683b      	ldr	r3, [r7, #0]
 8106d40:	3b04      	subs	r3, #4
 8106d42:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 8106d44:	683b      	ldr	r3, [r7, #0]
 8106d46:	2b03      	cmp	r3, #3
 8106d48:	dcef      	bgt.n	8106d2a <metal_io_block_write+0x9c>
		for (; len != 0; ptr++, source++, len--)
 8106d4a:	e00c      	b.n	8106d66 <metal_io_block_write+0xd8>
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
 8106d4c:	69bb      	ldr	r3, [r7, #24]
 8106d4e:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
 8106d50:	69fb      	ldr	r3, [r7, #28]
 8106d52:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, source++, len--)
 8106d54:	69fb      	ldr	r3, [r7, #28]
 8106d56:	3301      	adds	r3, #1
 8106d58:	61fb      	str	r3, [r7, #28]
 8106d5a:	69bb      	ldr	r3, [r7, #24]
 8106d5c:	3301      	adds	r3, #1
 8106d5e:	61bb      	str	r3, [r7, #24]
 8106d60:	683b      	ldr	r3, [r7, #0]
 8106d62:	3b01      	subs	r3, #1
 8106d64:	603b      	str	r3, [r7, #0]
 8106d66:	683b      	ldr	r3, [r7, #0]
 8106d68:	2b00      	cmp	r3, #0
 8106d6a:	d1ef      	bne.n	8106d4c <metal_io_block_write+0xbe>
		atomic_thread_fence(memory_order_seq_cst);
 8106d6c:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
 8106d70:	697b      	ldr	r3, [r7, #20]
}
 8106d72:	4618      	mov	r0, r3
 8106d74:	3724      	adds	r7, #36	; 0x24
 8106d76:	46bd      	mov	sp, r7
 8106d78:	bd90      	pop	{r4, r7, pc}

08106d7a <metal_default_log_handler>:
#include <metal/log.h>
#include <metal/sys.h>

void metal_default_log_handler(enum metal_log_level level,
			       const char *format, ...)
{
 8106d7a:	b40e      	push	{r1, r2, r3}
 8106d7c:	b480      	push	{r7}
 8106d7e:	b082      	sub	sp, #8
 8106d80:	af00      	add	r7, sp, #0
 8106d82:	4603      	mov	r3, r0
 8106d84:	71fb      	strb	r3, [r7, #7]
	fprintf(stderr, "%s%s", level_strs[level], msg);
#else
	(void)level;
	(void)format;
#endif
}
 8106d86:	bf00      	nop
 8106d88:	3708      	adds	r7, #8
 8106d8a:	46bd      	mov	sp, r7
 8106d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d90:	b003      	add	sp, #12
 8106d92:	4770      	bx	lr

08106d94 <metal_io_virt>:
{
 8106d94:	b480      	push	{r7}
 8106d96:	b083      	sub	sp, #12
 8106d98:	af00      	add	r7, sp, #0
 8106d9a:	6078      	str	r0, [r7, #4]
 8106d9c:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8106d9e:	687b      	ldr	r3, [r7, #4]
 8106da0:	681b      	ldr	r3, [r3, #0]
		: NULL);
 8106da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106da6:	d009      	beq.n	8106dbc <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8106da8:	687b      	ldr	r3, [r7, #4]
 8106daa:	689b      	ldr	r3, [r3, #8]
 8106dac:	683a      	ldr	r2, [r7, #0]
 8106dae:	429a      	cmp	r2, r3
 8106db0:	d804      	bhi.n	8106dbc <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 8106db2:	687b      	ldr	r3, [r7, #4]
 8106db4:	681a      	ldr	r2, [r3, #0]
		: NULL);
 8106db6:	683b      	ldr	r3, [r7, #0]
 8106db8:	4413      	add	r3, r2
 8106dba:	e000      	b.n	8106dbe <metal_io_virt+0x2a>
 8106dbc:	2300      	movs	r3, #0
}
 8106dbe:	4618      	mov	r0, r3
 8106dc0:	370c      	adds	r7, #12
 8106dc2:	46bd      	mov	sp, r7
 8106dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106dc8:	4770      	bx	lr

08106dca <metal_io_virt_to_offset>:
 * @param[in]	virt	Virtual address within segment.
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
 8106dca:	b480      	push	{r7}
 8106dcc:	b085      	sub	sp, #20
 8106dce:	af00      	add	r7, sp, #0
 8106dd0:	6078      	str	r0, [r7, #4]
 8106dd2:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 8106dd4:	687b      	ldr	r3, [r7, #4]
 8106dd6:	681b      	ldr	r3, [r3, #0]
 8106dd8:	683a      	ldr	r2, [r7, #0]
 8106dda:	1ad3      	subs	r3, r2, r3
 8106ddc:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 8106dde:	687b      	ldr	r3, [r7, #4]
 8106de0:	689b      	ldr	r3, [r3, #8]
 8106de2:	68fa      	ldr	r2, [r7, #12]
 8106de4:	429a      	cmp	r2, r3
 8106de6:	d201      	bcs.n	8106dec <metal_io_virt_to_offset+0x22>
 8106de8:	68fb      	ldr	r3, [r7, #12]
 8106dea:	e001      	b.n	8106df0 <metal_io_virt_to_offset+0x26>
 8106dec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8106df0:	4618      	mov	r0, r3
 8106df2:	3714      	adds	r7, #20
 8106df4:	46bd      	mov	sp, r7
 8106df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106dfa:	4770      	bx	lr

08106dfc <metal_io_read>:
 * @return	Value.
 */
static inline uint64_t
metal_io_read(struct metal_io_region *io, unsigned long offset,
	      memory_order order, int width)
{
 8106dfc:	b590      	push	{r4, r7, lr}
 8106dfe:	b08d      	sub	sp, #52	; 0x34
 8106e00:	af00      	add	r7, sp, #0
 8106e02:	60f8      	str	r0, [r7, #12]
 8106e04:	60b9      	str	r1, [r7, #8]
 8106e06:	603b      	str	r3, [r7, #0]
 8106e08:	4613      	mov	r3, r2
 8106e0a:	71fb      	strb	r3, [r7, #7]
	void *ptr = metal_io_virt(io, offset);
 8106e0c:	68b9      	ldr	r1, [r7, #8]
 8106e0e:	68f8      	ldr	r0, [r7, #12]
 8106e10:	f7ff ffc0 	bl	8106d94 <metal_io_virt>
 8106e14:	62f8      	str	r0, [r7, #44]	; 0x2c

	if (io->ops.read)
 8106e16:	68fb      	ldr	r3, [r7, #12]
 8106e18:	699b      	ldr	r3, [r3, #24]
 8106e1a:	2b00      	cmp	r3, #0
 8106e1c:	d009      	beq.n	8106e32 <metal_io_read+0x36>
		return (*io->ops.read)(io, offset, order, width);
 8106e1e:	68fb      	ldr	r3, [r7, #12]
 8106e20:	699c      	ldr	r4, [r3, #24]
 8106e22:	79fa      	ldrb	r2, [r7, #7]
 8106e24:	683b      	ldr	r3, [r7, #0]
 8106e26:	68b9      	ldr	r1, [r7, #8]
 8106e28:	68f8      	ldr	r0, [r7, #12]
 8106e2a:	47a0      	blx	r4
 8106e2c:	4602      	mov	r2, r0
 8106e2e:	460b      	mov	r3, r1
 8106e30:	e057      	b.n	8106ee2 <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_uchar) == width)
 8106e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e34:	2b00      	cmp	r3, #0
 8106e36:	d011      	beq.n	8106e5c <metal_io_read+0x60>
 8106e38:	683b      	ldr	r3, [r7, #0]
 8106e3a:	2b01      	cmp	r3, #1
 8106e3c:	d10e      	bne.n	8106e5c <metal_io_read+0x60>
		return atomic_load_explicit((atomic_uchar *)ptr, order);
 8106e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e40:	62bb      	str	r3, [r7, #40]	; 0x28
 8106e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106e44:	f3bf 8f5b 	dmb	ish
 8106e48:	781b      	ldrb	r3, [r3, #0]
 8106e4a:	f3bf 8f5b 	dmb	ish
 8106e4e:	b2db      	uxtb	r3, r3
 8106e50:	76fb      	strb	r3, [r7, #27]
 8106e52:	7efb      	ldrb	r3, [r7, #27]
 8106e54:	b2da      	uxtb	r2, r3
 8106e56:	f04f 0300 	mov.w	r3, #0
 8106e5a:	e042      	b.n	8106ee2 <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_ushort) == width)
 8106e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e5e:	2b00      	cmp	r3, #0
 8106e60:	d011      	beq.n	8106e86 <metal_io_read+0x8a>
 8106e62:	683b      	ldr	r3, [r7, #0]
 8106e64:	2b02      	cmp	r3, #2
 8106e66:	d10e      	bne.n	8106e86 <metal_io_read+0x8a>
		return atomic_load_explicit((atomic_ushort *)ptr, order);
 8106e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8106e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106e6e:	f3bf 8f5b 	dmb	ish
 8106e72:	881b      	ldrh	r3, [r3, #0]
 8106e74:	f3bf 8f5b 	dmb	ish
 8106e78:	b29b      	uxth	r3, r3
 8106e7a:	833b      	strh	r3, [r7, #24]
 8106e7c:	8b3b      	ldrh	r3, [r7, #24]
 8106e7e:	b29a      	uxth	r2, r3
 8106e80:	f04f 0300 	mov.w	r3, #0
 8106e84:	e02d      	b.n	8106ee2 <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_uint) == width)
 8106e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e88:	2b00      	cmp	r3, #0
 8106e8a:	d010      	beq.n	8106eae <metal_io_read+0xb2>
 8106e8c:	683b      	ldr	r3, [r7, #0]
 8106e8e:	2b04      	cmp	r3, #4
 8106e90:	d10d      	bne.n	8106eae <metal_io_read+0xb2>
		return atomic_load_explicit((atomic_uint *)ptr, order);
 8106e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e94:	623b      	str	r3, [r7, #32]
 8106e96:	6a3b      	ldr	r3, [r7, #32]
 8106e98:	f3bf 8f5b 	dmb	ish
 8106e9c:	681b      	ldr	r3, [r3, #0]
 8106e9e:	f3bf 8f5b 	dmb	ish
 8106ea2:	617b      	str	r3, [r7, #20]
 8106ea4:	697b      	ldr	r3, [r7, #20]
 8106ea6:	461a      	mov	r2, r3
 8106ea8:	f04f 0300 	mov.w	r3, #0
 8106eac:	e019      	b.n	8106ee2 <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_ulong) == width)
 8106eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106eb0:	2b00      	cmp	r3, #0
 8106eb2:	d010      	beq.n	8106ed6 <metal_io_read+0xda>
 8106eb4:	683b      	ldr	r3, [r7, #0]
 8106eb6:	2b04      	cmp	r3, #4
 8106eb8:	d10d      	bne.n	8106ed6 <metal_io_read+0xda>
		return atomic_load_explicit((atomic_ulong *)ptr, order);
 8106eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106ebc:	61fb      	str	r3, [r7, #28]
 8106ebe:	69fb      	ldr	r3, [r7, #28]
 8106ec0:	f3bf 8f5b 	dmb	ish
 8106ec4:	681b      	ldr	r3, [r3, #0]
 8106ec6:	f3bf 8f5b 	dmb	ish
 8106eca:	613b      	str	r3, [r7, #16]
 8106ecc:	693b      	ldr	r3, [r7, #16]
 8106ece:	461a      	mov	r2, r3
 8106ed0:	f04f 0300 	mov.w	r3, #0
 8106ed4:	e005      	b.n	8106ee2 <metal_io_read+0xe6>
#ifndef NO_ATOMIC_64_SUPPORT
	else if (ptr && sizeof(atomic_ullong) == width)
		return atomic_load_explicit((atomic_ullong *)ptr, order);
#endif
	metal_assert(0);
 8106ed6:	4b05      	ldr	r3, [pc, #20]	; (8106eec <metal_io_read+0xf0>)
 8106ed8:	4a05      	ldr	r2, [pc, #20]	; (8106ef0 <metal_io_read+0xf4>)
 8106eda:	21f0      	movs	r1, #240	; 0xf0
 8106edc:	4805      	ldr	r0, [pc, #20]	; (8106ef4 <metal_io_read+0xf8>)
 8106ede:	f001 fe3b 	bl	8108b58 <__assert_func>
	return 0; /* quiet compiler */
}
 8106ee2:	4610      	mov	r0, r2
 8106ee4:	4619      	mov	r1, r3
 8106ee6:	3734      	adds	r7, #52	; 0x34
 8106ee8:	46bd      	mov	sp, r7
 8106eea:	bd90      	pop	{r4, r7, pc}
 8106eec:	08109da0 	.word	0x08109da0
 8106ef0:	08109f40 	.word	0x08109f40
 8106ef4:	08109da4 	.word	0x08109da4

08106ef8 <metal_allocate_memory>:
#ifdef __cplusplus
extern "C" {
#endif

static inline void *metal_allocate_memory(unsigned int size)
{
 8106ef8:	b580      	push	{r7, lr}
 8106efa:	b082      	sub	sp, #8
 8106efc:	af00      	add	r7, sp, #0
 8106efe:	6078      	str	r0, [r7, #4]
	return (malloc(size));
 8106f00:	6878      	ldr	r0, [r7, #4]
 8106f02:	f001 ff7d 	bl	8108e00 <malloc>
 8106f06:	4603      	mov	r3, r0
}
 8106f08:	4618      	mov	r0, r3
 8106f0a:	3708      	adds	r7, #8
 8106f0c:	46bd      	mov	sp, r7
 8106f0e:	bd80      	pop	{r7, pc}

08106f10 <metal_free_memory>:

static inline void metal_free_memory(void *ptr)
{
 8106f10:	b580      	push	{r7, lr}
 8106f12:	b082      	sub	sp, #8
 8106f14:	af00      	add	r7, sp, #0
 8106f16:	6078      	str	r0, [r7, #4]
	free(ptr);
 8106f18:	6878      	ldr	r0, [r7, #4]
 8106f1a:	f001 ff79 	bl	8108e10 <free>
}
 8106f1e:	bf00      	nop
 8106f20:	3708      	adds	r7, #8
 8106f22:	46bd      	mov	sp, r7
 8106f24:	bd80      	pop	{r7, pc}

08106f26 <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
 8106f26:	b580      	push	{r7, lr}
 8106f28:	b084      	sub	sp, #16
 8106f2a:	af00      	add	r7, sp, #0
 8106f2c:	6078      	str	r0, [r7, #4]
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
 8106f2e:	687b      	ldr	r3, [r7, #4]
 8106f30:	3307      	adds	r3, #7
 8106f32:	00db      	lsls	r3, r3, #3
 8106f34:	60fb      	str	r3, [r7, #12]
		 num_desc_extra * sizeof(struct vq_desc_extra);

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
 8106f36:	68f8      	ldr	r0, [r7, #12]
 8106f38:	f7ff ffde 	bl	8106ef8 <metal_allocate_memory>
 8106f3c:	60b8      	str	r0, [r7, #8]

	if (vqs) {
 8106f3e:	68bb      	ldr	r3, [r7, #8]
 8106f40:	2b00      	cmp	r3, #0
 8106f42:	d004      	beq.n	8106f4e <virtqueue_allocate+0x28>
		memset(vqs, 0x00, vq_size);
 8106f44:	68fa      	ldr	r2, [r7, #12]
 8106f46:	2100      	movs	r1, #0
 8106f48:	68b8      	ldr	r0, [r7, #8]
 8106f4a:	f001 ff77 	bl	8108e3c <memset>
	}

	return vqs;
 8106f4e:	68bb      	ldr	r3, [r7, #8]
}
 8106f50:	4618      	mov	r0, r3
 8106f52:	3710      	adds	r7, #16
 8106f54:	46bd      	mov	sp, r7
 8106f56:	bd80      	pop	{r7, pc}

08106f58 <rproc_virtio_virtqueue_notify>:
#include <openamp/virtqueue.h>
#include <metal/utilities.h>
#include <metal/alloc.h>

static void rproc_virtio_virtqueue_notify(struct virtqueue *vq)
{
 8106f58:	b580      	push	{r7, lr}
 8106f5a:	b086      	sub	sp, #24
 8106f5c:	af00      	add	r7, sp, #0
 8106f5e:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vring_info;
	struct virtio_device *vdev;
	unsigned int vq_id = vq->vq_queue_index;
 8106f60:	687b      	ldr	r3, [r7, #4]
 8106f62:	891b      	ldrh	r3, [r3, #8]
 8106f64:	617b      	str	r3, [r7, #20]

	vdev = vq->vq_dev;
 8106f66:	687b      	ldr	r3, [r7, #4]
 8106f68:	681b      	ldr	r3, [r3, #0]
 8106f6a:	613b      	str	r3, [r7, #16]
	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 8106f6c:	693b      	ldr	r3, [r7, #16]
 8106f6e:	3b18      	subs	r3, #24
 8106f70:	60fb      	str	r3, [r7, #12]
	metal_assert(vq_id <= vdev->vrings_num);
 8106f72:	693b      	ldr	r3, [r7, #16]
 8106f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106f76:	697a      	ldr	r2, [r7, #20]
 8106f78:	429a      	cmp	r2, r3
 8106f7a:	d905      	bls.n	8106f88 <rproc_virtio_virtqueue_notify+0x30>
 8106f7c:	4b0d      	ldr	r3, [pc, #52]	; (8106fb4 <rproc_virtio_virtqueue_notify+0x5c>)
 8106f7e:	4a0e      	ldr	r2, [pc, #56]	; (8106fb8 <rproc_virtio_virtqueue_notify+0x60>)
 8106f80:	2133      	movs	r1, #51	; 0x33
 8106f82:	480e      	ldr	r0, [pc, #56]	; (8106fbc <rproc_virtio_virtqueue_notify+0x64>)
 8106f84:	f001 fde8 	bl	8108b58 <__assert_func>
	vring_info = &vdev->vrings_info[vq_id];
 8106f88:	693b      	ldr	r3, [r7, #16]
 8106f8a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8106f8c:	697a      	ldr	r2, [r7, #20]
 8106f8e:	4613      	mov	r3, r2
 8106f90:	005b      	lsls	r3, r3, #1
 8106f92:	4413      	add	r3, r2
 8106f94:	00db      	lsls	r3, r3, #3
 8106f96:	440b      	add	r3, r1
 8106f98:	60bb      	str	r3, [r7, #8]
	rpvdev->notify(rpvdev->priv, vring_info->notifyid);
 8106f9a:	68fb      	ldr	r3, [r7, #12]
 8106f9c:	691b      	ldr	r3, [r3, #16]
 8106f9e:	68fa      	ldr	r2, [r7, #12]
 8106fa0:	6810      	ldr	r0, [r2, #0]
 8106fa2:	68ba      	ldr	r2, [r7, #8]
 8106fa4:	6912      	ldr	r2, [r2, #16]
 8106fa6:	4611      	mov	r1, r2
 8106fa8:	4798      	blx	r3
}
 8106faa:	bf00      	nop
 8106fac:	3718      	adds	r7, #24
 8106fae:	46bd      	mov	sp, r7
 8106fb0:	bd80      	pop	{r7, pc}
 8106fb2:	bf00      	nop
 8106fb4:	08109dec 	.word	0x08109dec
 8106fb8:	08109f20 	.word	0x08109f20
 8106fbc:	08109e08 	.word	0x08109e08

08106fc0 <rproc_virtio_get_status>:

static unsigned char rproc_virtio_get_status(struct virtio_device *vdev)
{
 8106fc0:	b580      	push	{r7, lr}
 8106fc2:	b086      	sub	sp, #24
 8106fc4:	af00      	add	r7, sp, #0
 8106fc6:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char status;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 8106fc8:	687b      	ldr	r3, [r7, #4]
 8106fca:	3b18      	subs	r3, #24
 8106fcc:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 8106fce:	697b      	ldr	r3, [r7, #20]
 8106fd0:	689b      	ldr	r3, [r3, #8]
 8106fd2:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 8106fd4:	697b      	ldr	r3, [r7, #20]
 8106fd6:	68db      	ldr	r3, [r3, #12]
 8106fd8:	60fb      	str	r3, [r7, #12]
	status = metal_io_read8(io,
 8106fda:	693b      	ldr	r3, [r7, #16]
 8106fdc:	3318      	adds	r3, #24
 8106fde:	4619      	mov	r1, r3
 8106fe0:	68f8      	ldr	r0, [r7, #12]
 8106fe2:	f7ff fef2 	bl	8106dca <metal_io_virt_to_offset>
 8106fe6:	4601      	mov	r1, r0
 8106fe8:	2301      	movs	r3, #1
 8106fea:	2205      	movs	r2, #5
 8106fec:	68f8      	ldr	r0, [r7, #12]
 8106fee:	f7ff ff05 	bl	8106dfc <metal_io_read>
 8106ff2:	4602      	mov	r2, r0
 8106ff4:	460b      	mov	r3, r1
 8106ff6:	4613      	mov	r3, r2
 8106ff8:	72fb      	strb	r3, [r7, #11]
				metal_io_virt_to_offset(io, &vdev_rsc->status));
	return status;
 8106ffa:	7afb      	ldrb	r3, [r7, #11]
}
 8106ffc:	4618      	mov	r0, r3
 8106ffe:	3718      	adds	r7, #24
 8107000:	46bd      	mov	sp, r7
 8107002:	bd80      	pop	{r7, pc}

08107004 <rproc_virtio_get_features>:
	rpvdev->notify(rpvdev->priv, vdev->index);
}
#endif

static uint32_t rproc_virtio_get_features(struct virtio_device *vdev)
{
 8107004:	b580      	push	{r7, lr}
 8107006:	b086      	sub	sp, #24
 8107008:	af00      	add	r7, sp, #0
 810700a:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t features;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 810700c:	687b      	ldr	r3, [r7, #4]
 810700e:	3b18      	subs	r3, #24
 8107010:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 8107012:	697b      	ldr	r3, [r7, #20]
 8107014:	689b      	ldr	r3, [r3, #8]
 8107016:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 8107018:	697b      	ldr	r3, [r7, #20]
 810701a:	68db      	ldr	r3, [r3, #12]
 810701c:	60fb      	str	r3, [r7, #12]
	/* TODO: shall we get features based on the role ? */
	features = metal_io_read32(io,
 810701e:	693b      	ldr	r3, [r7, #16]
 8107020:	330c      	adds	r3, #12
 8107022:	4619      	mov	r1, r3
 8107024:	68f8      	ldr	r0, [r7, #12]
 8107026:	f7ff fed0 	bl	8106dca <metal_io_virt_to_offset>
 810702a:	4601      	mov	r1, r0
 810702c:	2304      	movs	r3, #4
 810702e:	2205      	movs	r2, #5
 8107030:	68f8      	ldr	r0, [r7, #12]
 8107032:	f7ff fee3 	bl	8106dfc <metal_io_read>
 8107036:	4602      	mov	r2, r0
 8107038:	460b      	mov	r3, r1
 810703a:	4613      	mov	r3, r2
 810703c:	60bb      	str	r3, [r7, #8]
			metal_io_virt_to_offset(io, &vdev_rsc->dfeatures));

	return features;
 810703e:	68bb      	ldr	r3, [r7, #8]
}
 8107040:	4618      	mov	r0, r3
 8107042:	3718      	adds	r7, #24
 8107044:	46bd      	mov	sp, r7
 8107046:	bd80      	pop	{r7, pc}

08107048 <rproc_virtio_negotiate_features>:
}
#endif

static uint32_t rproc_virtio_negotiate_features(struct virtio_device *vdev,
						uint32_t features)
{
 8107048:	b480      	push	{r7}
 810704a:	b083      	sub	sp, #12
 810704c:	af00      	add	r7, sp, #0
 810704e:	6078      	str	r0, [r7, #4]
 8107050:	6039      	str	r1, [r7, #0]
	(void)vdev;
	(void)features;

	return 0;
 8107052:	2300      	movs	r3, #0
}
 8107054:	4618      	mov	r0, r3
 8107056:	370c      	adds	r7, #12
 8107058:	46bd      	mov	sp, r7
 810705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810705e:	4770      	bx	lr

08107060 <rproc_virtio_read_config>:

static void rproc_virtio_read_config(struct virtio_device *vdev,
				     uint32_t offset, void *dst, int length)
{
 8107060:	b480      	push	{r7}
 8107062:	b085      	sub	sp, #20
 8107064:	af00      	add	r7, sp, #0
 8107066:	60f8      	str	r0, [r7, #12]
 8107068:	60b9      	str	r1, [r7, #8]
 810706a:	607a      	str	r2, [r7, #4]
 810706c:	603b      	str	r3, [r7, #0]
	(void)vdev;
	(void)offset;
	(void)dst;
	(void)length;
}
 810706e:	bf00      	nop
 8107070:	3714      	adds	r7, #20
 8107072:	46bd      	mov	sp, r7
 8107074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107078:	4770      	bx	lr
	...

0810707c <rproc_virtio_create_vdev>:
rproc_virtio_create_vdev(unsigned int role, unsigned int notifyid,
			 void *rsc, struct metal_io_region *rsc_io,
			 void *priv,
			 rpvdev_notify_func notify,
			 virtio_dev_reset_cb rst_cb)
{
 810707c:	b580      	push	{r7, lr}
 810707e:	b08e      	sub	sp, #56	; 0x38
 8107080:	af00      	add	r7, sp, #0
 8107082:	60f8      	str	r0, [r7, #12]
 8107084:	60b9      	str	r1, [r7, #8]
 8107086:	607a      	str	r2, [r7, #4]
 8107088:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vrings_info;
	struct fw_rsc_vdev *vdev_rsc = rsc;
 810708a:	687b      	ldr	r3, [r7, #4]
 810708c:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct virtio_device *vdev;
	unsigned int num_vrings = vdev_rsc->num_of_vrings;
 810708e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8107090:	7e5b      	ldrb	r3, [r3, #25]
 8107092:	62bb      	str	r3, [r7, #40]	; 0x28
	unsigned int i;

	rpvdev = metal_allocate_memory(sizeof(*rpvdev));
 8107094:	2050      	movs	r0, #80	; 0x50
 8107096:	f7ff ff2f 	bl	8106ef8 <metal_allocate_memory>
 810709a:	6278      	str	r0, [r7, #36]	; 0x24
	if (!rpvdev)
 810709c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810709e:	2b00      	cmp	r3, #0
 81070a0:	d101      	bne.n	81070a6 <rproc_virtio_create_vdev+0x2a>
		return NULL;
 81070a2:	2300      	movs	r3, #0
 81070a4:	e092      	b.n	81071cc <rproc_virtio_create_vdev+0x150>
	vrings_info = metal_allocate_memory(sizeof(*vrings_info) * num_vrings);
 81070a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 81070a8:	4613      	mov	r3, r2
 81070aa:	005b      	lsls	r3, r3, #1
 81070ac:	4413      	add	r3, r2
 81070ae:	00db      	lsls	r3, r3, #3
 81070b0:	4618      	mov	r0, r3
 81070b2:	f7ff ff21 	bl	8106ef8 <metal_allocate_memory>
 81070b6:	6238      	str	r0, [r7, #32]
	if (!vrings_info)
 81070b8:	6a3b      	ldr	r3, [r7, #32]
 81070ba:	2b00      	cmp	r3, #0
 81070bc:	f000 8081 	beq.w	81071c2 <rproc_virtio_create_vdev+0x146>
		goto err0;
	memset(rpvdev, 0, sizeof(*rpvdev));
 81070c0:	2250      	movs	r2, #80	; 0x50
 81070c2:	2100      	movs	r1, #0
 81070c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81070c6:	f001 feb9 	bl	8108e3c <memset>
	memset(vrings_info, 0, sizeof(*vrings_info));
 81070ca:	2218      	movs	r2, #24
 81070cc:	2100      	movs	r1, #0
 81070ce:	6a38      	ldr	r0, [r7, #32]
 81070d0:	f001 feb4 	bl	8108e3c <memset>
	vdev = &rpvdev->vdev;
 81070d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81070d6:	3318      	adds	r3, #24
 81070d8:	61fb      	str	r3, [r7, #28]

	for (i = 0; i < num_vrings; i++) {
 81070da:	2300      	movs	r3, #0
 81070dc:	637b      	str	r3, [r7, #52]	; 0x34
 81070de:	e025      	b.n	810712c <rproc_virtio_create_vdev+0xb0>
		struct virtqueue *vq;
		struct fw_rsc_vdev_vring *vring_rsc;
		unsigned int num_extra_desc = 0;
 81070e0:	2300      	movs	r3, #0
 81070e2:	633b      	str	r3, [r7, #48]	; 0x30

		vring_rsc = &vdev_rsc->vring[i];
 81070e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81070e6:	4613      	mov	r3, r2
 81070e8:	009b      	lsls	r3, r3, #2
 81070ea:	4413      	add	r3, r2
 81070ec:	009b      	lsls	r3, r3, #2
 81070ee:	3318      	adds	r3, #24
 81070f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81070f2:	4413      	add	r3, r2
 81070f4:	3304      	adds	r3, #4
 81070f6:	61bb      	str	r3, [r7, #24]
		if (role == VIRTIO_DEV_MASTER) {
 81070f8:	68fb      	ldr	r3, [r7, #12]
 81070fa:	2b00      	cmp	r3, #0
 81070fc:	d102      	bne.n	8107104 <rproc_virtio_create_vdev+0x88>
			num_extra_desc = vring_rsc->num;
 81070fe:	69bb      	ldr	r3, [r7, #24]
 8107100:	689b      	ldr	r3, [r3, #8]
 8107102:	633b      	str	r3, [r7, #48]	; 0x30
		}
		vq = virtqueue_allocate(num_extra_desc);
 8107104:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8107106:	f7ff ff0e 	bl	8106f26 <virtqueue_allocate>
 810710a:	6178      	str	r0, [r7, #20]
		if (!vq)
 810710c:	697b      	ldr	r3, [r7, #20]
 810710e:	2b00      	cmp	r3, #0
 8107110:	d031      	beq.n	8107176 <rproc_virtio_create_vdev+0xfa>
			goto err1;
		vrings_info[i].vq = vq;
 8107112:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107114:	4613      	mov	r3, r2
 8107116:	005b      	lsls	r3, r3, #1
 8107118:	4413      	add	r3, r2
 810711a:	00db      	lsls	r3, r3, #3
 810711c:	461a      	mov	r2, r3
 810711e:	6a3b      	ldr	r3, [r7, #32]
 8107120:	4413      	add	r3, r2
 8107122:	697a      	ldr	r2, [r7, #20]
 8107124:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_vrings; i++) {
 8107126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107128:	3301      	adds	r3, #1
 810712a:	637b      	str	r3, [r7, #52]	; 0x34
 810712c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810712e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107130:	429a      	cmp	r2, r3
 8107132:	d3d5      	bcc.n	81070e0 <rproc_virtio_create_vdev+0x64>
	}

	/* FIXME commended as seems not nedded, already stored in vdev */
	//rpvdev->notifyid = notifyid;
	rpvdev->notify = notify;
 8107134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107136:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8107138:	611a      	str	r2, [r3, #16]
	rpvdev->priv = priv;
 810713a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810713c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 810713e:	601a      	str	r2, [r3, #0]
	vdev->vrings_info = vrings_info;
 8107140:	69fb      	ldr	r3, [r7, #28]
 8107142:	6a3a      	ldr	r2, [r7, #32]
 8107144:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Assuming the shared memory has been mapped and registered if
	 * necessary
	 */
	rpvdev->vdev_rsc = vdev_rsc;
 8107146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107148:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 810714a:	609a      	str	r2, [r3, #8]
	rpvdev->vdev_rsc_io = rsc_io;
 810714c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810714e:	683a      	ldr	r2, [r7, #0]
 8107150:	60da      	str	r2, [r3, #12]

	vdev->index = notifyid;
 8107152:	69fb      	ldr	r3, [r7, #28]
 8107154:	68ba      	ldr	r2, [r7, #8]
 8107156:	601a      	str	r2, [r3, #0]
	vdev->role = role;
 8107158:	69fb      	ldr	r3, [r7, #28]
 810715a:	68fa      	ldr	r2, [r7, #12]
 810715c:	619a      	str	r2, [r3, #24]
	vdev->reset_cb = rst_cb;
 810715e:	69fb      	ldr	r3, [r7, #28]
 8107160:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8107162:	61da      	str	r2, [r3, #28]
	vdev->vrings_num = num_vrings;
 8107164:	69fb      	ldr	r3, [r7, #28]
 8107166:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8107168:	629a      	str	r2, [r3, #40]	; 0x28
	vdev->func = &remoteproc_virtio_dispatch_funcs;
 810716a:	69fb      	ldr	r3, [r7, #28]
 810716c:	4a19      	ldr	r2, [pc, #100]	; (81071d4 <rproc_virtio_create_vdev+0x158>)
 810716e:	621a      	str	r2, [r3, #32]
	/* TODO: Shall we set features here ? */

	return &rpvdev->vdev;
 8107170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107172:	3318      	adds	r3, #24
 8107174:	e02a      	b.n	81071cc <rproc_virtio_create_vdev+0x150>
			goto err1;
 8107176:	bf00      	nop

err1:
	for (i = 0; i < num_vrings; i++) {
 8107178:	2300      	movs	r3, #0
 810717a:	637b      	str	r3, [r7, #52]	; 0x34
 810717c:	e019      	b.n	81071b2 <rproc_virtio_create_vdev+0x136>
		if (vrings_info[i].vq)
 810717e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107180:	4613      	mov	r3, r2
 8107182:	005b      	lsls	r3, r3, #1
 8107184:	4413      	add	r3, r2
 8107186:	00db      	lsls	r3, r3, #3
 8107188:	461a      	mov	r2, r3
 810718a:	6a3b      	ldr	r3, [r7, #32]
 810718c:	4413      	add	r3, r2
 810718e:	681b      	ldr	r3, [r3, #0]
 8107190:	2b00      	cmp	r3, #0
 8107192:	d00b      	beq.n	81071ac <rproc_virtio_create_vdev+0x130>
			metal_free_memory(vrings_info[i].vq);
 8107194:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107196:	4613      	mov	r3, r2
 8107198:	005b      	lsls	r3, r3, #1
 810719a:	4413      	add	r3, r2
 810719c:	00db      	lsls	r3, r3, #3
 810719e:	461a      	mov	r2, r3
 81071a0:	6a3b      	ldr	r3, [r7, #32]
 81071a2:	4413      	add	r3, r2
 81071a4:	681b      	ldr	r3, [r3, #0]
 81071a6:	4618      	mov	r0, r3
 81071a8:	f7ff feb2 	bl	8106f10 <metal_free_memory>
	for (i = 0; i < num_vrings; i++) {
 81071ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81071ae:	3301      	adds	r3, #1
 81071b0:	637b      	str	r3, [r7, #52]	; 0x34
 81071b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81071b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81071b6:	429a      	cmp	r2, r3
 81071b8:	d3e1      	bcc.n	810717e <rproc_virtio_create_vdev+0x102>
	}
	metal_free_memory(vrings_info);
 81071ba:	6a38      	ldr	r0, [r7, #32]
 81071bc:	f7ff fea8 	bl	8106f10 <metal_free_memory>
 81071c0:	e000      	b.n	81071c4 <rproc_virtio_create_vdev+0x148>
		goto err0;
 81071c2:	bf00      	nop
err0:
	metal_free_memory(rpvdev);
 81071c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81071c6:	f7ff fea3 	bl	8106f10 <metal_free_memory>
	return NULL;
 81071ca:	2300      	movs	r3, #0
}
 81071cc:	4618      	mov	r0, r3
 81071ce:	3738      	adds	r7, #56	; 0x38
 81071d0:	46bd      	mov	sp, r7
 81071d2:	bd80      	pop	{r7, pc}
 81071d4:	08109efc 	.word	0x08109efc

081071d8 <rproc_virtio_init_vring>:

int rproc_virtio_init_vring(struct virtio_device *vdev, unsigned int index,
			    unsigned int notifyid, void *va,
			    struct metal_io_region *io,
			    unsigned int num_descs, unsigned int align)
{
 81071d8:	b480      	push	{r7}
 81071da:	b087      	sub	sp, #28
 81071dc:	af00      	add	r7, sp, #0
 81071de:	60f8      	str	r0, [r7, #12]
 81071e0:	60b9      	str	r1, [r7, #8]
 81071e2:	607a      	str	r2, [r7, #4]
 81071e4:	603b      	str	r3, [r7, #0]
	struct virtio_vring_info *vring_info;
	unsigned int num_vrings;

	num_vrings = vdev->vrings_num;
 81071e6:	68fb      	ldr	r3, [r7, #12]
 81071e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071ea:	617b      	str	r3, [r7, #20]
	if (index >= num_vrings)
 81071ec:	68ba      	ldr	r2, [r7, #8]
 81071ee:	697b      	ldr	r3, [r7, #20]
 81071f0:	429a      	cmp	r2, r3
 81071f2:	d302      	bcc.n	81071fa <rproc_virtio_init_vring+0x22>
		return -RPROC_EINVAL;
 81071f4:	f06f 0301 	mvn.w	r3, #1
 81071f8:	e019      	b.n	810722e <rproc_virtio_init_vring+0x56>
	vring_info = &vdev->vrings_info[index];
 81071fa:	68fb      	ldr	r3, [r7, #12]
 81071fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 81071fe:	68ba      	ldr	r2, [r7, #8]
 8107200:	4613      	mov	r3, r2
 8107202:	005b      	lsls	r3, r3, #1
 8107204:	4413      	add	r3, r2
 8107206:	00db      	lsls	r3, r3, #3
 8107208:	440b      	add	r3, r1
 810720a:	613b      	str	r3, [r7, #16]
	vring_info->io = io;
 810720c:	693b      	ldr	r3, [r7, #16]
 810720e:	6a3a      	ldr	r2, [r7, #32]
 8107210:	615a      	str	r2, [r3, #20]
	vring_info->notifyid = notifyid;
 8107212:	693b      	ldr	r3, [r7, #16]
 8107214:	687a      	ldr	r2, [r7, #4]
 8107216:	611a      	str	r2, [r3, #16]
	vring_info->info.vaddr = va;
 8107218:	693b      	ldr	r3, [r7, #16]
 810721a:	683a      	ldr	r2, [r7, #0]
 810721c:	605a      	str	r2, [r3, #4]
	vring_info->info.num_descs = num_descs;
 810721e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107220:	b29a      	uxth	r2, r3
 8107222:	693b      	ldr	r3, [r7, #16]
 8107224:	819a      	strh	r2, [r3, #12]
	vring_info->info.align = align;
 8107226:	693b      	ldr	r3, [r7, #16]
 8107228:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810722a:	609a      	str	r2, [r3, #8]

	return 0;
 810722c:	2300      	movs	r3, #0
}
 810722e:	4618      	mov	r0, r3
 8107230:	371c      	adds	r7, #28
 8107232:	46bd      	mov	sp, r7
 8107234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107238:	4770      	bx	lr

0810723a <rproc_virtio_notified>:

int rproc_virtio_notified(struct virtio_device *vdev, uint32_t notifyid)
{
 810723a:	b580      	push	{r7, lr}
 810723c:	b086      	sub	sp, #24
 810723e:	af00      	add	r7, sp, #0
 8107240:	6078      	str	r0, [r7, #4]
 8107242:	6039      	str	r1, [r7, #0]
	unsigned int num_vrings, i;
	struct virtio_vring_info *vring_info;
	struct virtqueue *vq;

	if (!vdev)
 8107244:	687b      	ldr	r3, [r7, #4]
 8107246:	2b00      	cmp	r3, #0
 8107248:	d102      	bne.n	8107250 <rproc_virtio_notified+0x16>
		return -EINVAL;
 810724a:	f06f 0315 	mvn.w	r3, #21
 810724e:	e02c      	b.n	81072aa <rproc_virtio_notified+0x70>
	/* We do nothing for vdev notification in this implementation */
	if (vdev->index == notifyid)
 8107250:	687b      	ldr	r3, [r7, #4]
 8107252:	681b      	ldr	r3, [r3, #0]
 8107254:	683a      	ldr	r2, [r7, #0]
 8107256:	429a      	cmp	r2, r3
 8107258:	d101      	bne.n	810725e <rproc_virtio_notified+0x24>
		return 0;
 810725a:	2300      	movs	r3, #0
 810725c:	e025      	b.n	81072aa <rproc_virtio_notified+0x70>
	num_vrings = vdev->vrings_num;
 810725e:	687b      	ldr	r3, [r7, #4]
 8107260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107262:	613b      	str	r3, [r7, #16]
	for (i = 0; i < num_vrings; i++) {
 8107264:	2300      	movs	r3, #0
 8107266:	617b      	str	r3, [r7, #20]
 8107268:	e01a      	b.n	81072a0 <rproc_virtio_notified+0x66>
		vring_info = &vdev->vrings_info[i];
 810726a:	687b      	ldr	r3, [r7, #4]
 810726c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 810726e:	697a      	ldr	r2, [r7, #20]
 8107270:	4613      	mov	r3, r2
 8107272:	005b      	lsls	r3, r3, #1
 8107274:	4413      	add	r3, r2
 8107276:	00db      	lsls	r3, r3, #3
 8107278:	440b      	add	r3, r1
 810727a:	60fb      	str	r3, [r7, #12]
		if (vring_info->notifyid == notifyid ||
 810727c:	68fb      	ldr	r3, [r7, #12]
 810727e:	691b      	ldr	r3, [r3, #16]
 8107280:	683a      	ldr	r2, [r7, #0]
 8107282:	429a      	cmp	r2, r3
 8107284:	d003      	beq.n	810728e <rproc_virtio_notified+0x54>
 8107286:	683b      	ldr	r3, [r7, #0]
 8107288:	f1b3 3fff 	cmp.w	r3, #4294967295
 810728c:	d105      	bne.n	810729a <rproc_virtio_notified+0x60>
		    notifyid == RSC_NOTIFY_ID_ANY) {
			vq = vring_info->vq;
 810728e:	68fb      	ldr	r3, [r7, #12]
 8107290:	681b      	ldr	r3, [r3, #0]
 8107292:	60bb      	str	r3, [r7, #8]
			virtqueue_notification(vq);
 8107294:	68b8      	ldr	r0, [r7, #8]
 8107296:	f001 fa19 	bl	81086cc <virtqueue_notification>
	for (i = 0; i < num_vrings; i++) {
 810729a:	697b      	ldr	r3, [r7, #20]
 810729c:	3301      	adds	r3, #1
 810729e:	617b      	str	r3, [r7, #20]
 81072a0:	697a      	ldr	r2, [r7, #20]
 81072a2:	693b      	ldr	r3, [r7, #16]
 81072a4:	429a      	cmp	r2, r3
 81072a6:	d3e0      	bcc.n	810726a <rproc_virtio_notified+0x30>
		}
	}
	return 0;
 81072a8:	2300      	movs	r3, #0
}
 81072aa:	4618      	mov	r0, r3
 81072ac:	3718      	adds	r7, #24
 81072ae:	46bd      	mov	sp, r7
 81072b0:	bd80      	pop	{r7, pc}

081072b2 <rproc_virtio_wait_remote_ready>:

void rproc_virtio_wait_remote_ready(struct virtio_device *vdev)
{
 81072b2:	b580      	push	{r7, lr}
 81072b4:	b084      	sub	sp, #16
 81072b6:	af00      	add	r7, sp, #0
 81072b8:	6078      	str	r0, [r7, #4]
	/*
	 * No status available for slave. As Master has not to wait
	 * slave action, we can return. Behavior should be updated
	 * in future if a slave status is added.
	 */
	if (vdev->role == VIRTIO_DEV_MASTER)
 81072ba:	687b      	ldr	r3, [r7, #4]
 81072bc:	699b      	ldr	r3, [r3, #24]
 81072be:	2b00      	cmp	r3, #0
 81072c0:	d00a      	beq.n	81072d8 <rproc_virtio_wait_remote_ready+0x26>
		return;

	while (1) {
		status = rproc_virtio_get_status(vdev);
 81072c2:	6878      	ldr	r0, [r7, #4]
 81072c4:	f7ff fe7c 	bl	8106fc0 <rproc_virtio_get_status>
 81072c8:	4603      	mov	r3, r0
 81072ca:	73fb      	strb	r3, [r7, #15]
		if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK)
 81072cc:	7bfb      	ldrb	r3, [r7, #15]
 81072ce:	f003 0304 	and.w	r3, r3, #4
 81072d2:	2b00      	cmp	r3, #0
 81072d4:	d102      	bne.n	81072dc <rproc_virtio_wait_remote_ready+0x2a>
		status = rproc_virtio_get_status(vdev);
 81072d6:	e7f4      	b.n	81072c2 <rproc_virtio_wait_remote_ready+0x10>
		return;
 81072d8:	bf00      	nop
 81072da:	e000      	b.n	81072de <rproc_virtio_wait_remote_ready+0x2c>
			return;
 81072dc:	bf00      	nop
	}
}
 81072de:	3710      	adds	r7, #16
 81072e0:	46bd      	mov	sp, r7
 81072e2:	bd80      	pop	{r7, pc}

081072e4 <__metal_mutex_acquire>:
{
	return 1 - atomic_flag_test_and_set(&mutex->w);
}

static inline void __metal_mutex_acquire(metal_mutex_t *mutex)
{
 81072e4:	b480      	push	{r7}
 81072e6:	b083      	sub	sp, #12
 81072e8:	af00      	add	r7, sp, #0
 81072ea:	6078      	str	r0, [r7, #4]
	while (atomic_flag_test_and_set(&mutex->w)) {
 81072ec:	bf00      	nop
 81072ee:	687b      	ldr	r3, [r7, #4]
 81072f0:	2201      	movs	r2, #1
 81072f2:	4611      	mov	r1, r2
 81072f4:	f3bf 8f5b 	dmb	ish
 81072f8:	e8d3 2f4f 	ldrexb	r2, [r3]
 81072fc:	e8c3 1f40 	strexb	r0, r1, [r3]
 8107300:	2800      	cmp	r0, #0
 8107302:	d1f9      	bne.n	81072f8 <__metal_mutex_acquire+0x14>
 8107304:	f3bf 8f5b 	dmb	ish
 8107308:	b2d3      	uxtb	r3, r2
 810730a:	2b00      	cmp	r3, #0
 810730c:	d1ef      	bne.n	81072ee <__metal_mutex_acquire+0xa>
		;
	}
}
 810730e:	bf00      	nop
 8107310:	bf00      	nop
 8107312:	370c      	adds	r7, #12
 8107314:	46bd      	mov	sp, r7
 8107316:	f85d 7b04 	ldr.w	r7, [sp], #4
 810731a:	4770      	bx	lr

0810731c <__metal_mutex_release>:

static inline void __metal_mutex_release(metal_mutex_t *mutex)
{
 810731c:	b480      	push	{r7}
 810731e:	b083      	sub	sp, #12
 8107320:	af00      	add	r7, sp, #0
 8107322:	6078      	str	r0, [r7, #4]
	atomic_flag_clear(&mutex->w);
 8107324:	687b      	ldr	r3, [r7, #4]
 8107326:	f3bf 8f5b 	dmb	ish
 810732a:	2200      	movs	r2, #0
 810732c:	701a      	strb	r2, [r3, #0]
 810732e:	f3bf 8f5b 	dmb	ish
}
 8107332:	bf00      	nop
 8107334:	370c      	adds	r7, #12
 8107336:	46bd      	mov	sp, r7
 8107338:	f85d 7b04 	ldr.w	r7, [sp], #4
 810733c:	4770      	bx	lr

0810733e <metal_mutex_acquire>:
/**
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
 810733e:	b580      	push	{r7, lr}
 8107340:	b082      	sub	sp, #8
 8107342:	af00      	add	r7, sp, #0
 8107344:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
 8107346:	6878      	ldr	r0, [r7, #4]
 8107348:	f7ff ffcc 	bl	81072e4 <__metal_mutex_acquire>
}
 810734c:	bf00      	nop
 810734e:	3708      	adds	r7, #8
 8107350:	46bd      	mov	sp, r7
 8107352:	bd80      	pop	{r7, pc}

08107354 <metal_mutex_release>:
 * @brief	Release a previously acquired mutex.
 * @param[in]	mutex	Mutex to mutex.
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
 8107354:	b580      	push	{r7, lr}
 8107356:	b082      	sub	sp, #8
 8107358:	af00      	add	r7, sp, #0
 810735a:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
 810735c:	6878      	ldr	r0, [r7, #4]
 810735e:	f7ff ffdd 	bl	810731c <__metal_mutex_release>
}
 8107362:	bf00      	nop
 8107364:	3708      	adds	r7, #8
 8107366:	46bd      	mov	sp, r7
 8107368:	bd80      	pop	{r7, pc}

0810736a <metal_list_add_before>:
{
 810736a:	b480      	push	{r7}
 810736c:	b083      	sub	sp, #12
 810736e:	af00      	add	r7, sp, #0
 8107370:	6078      	str	r0, [r7, #4]
 8107372:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
 8107374:	687b      	ldr	r3, [r7, #4]
 8107376:	685a      	ldr	r2, [r3, #4]
 8107378:	683b      	ldr	r3, [r7, #0]
 810737a:	605a      	str	r2, [r3, #4]
	new_node->next = node;
 810737c:	683b      	ldr	r3, [r7, #0]
 810737e:	687a      	ldr	r2, [r7, #4]
 8107380:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
 8107382:	683b      	ldr	r3, [r7, #0]
 8107384:	681b      	ldr	r3, [r3, #0]
 8107386:	683a      	ldr	r2, [r7, #0]
 8107388:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
 810738a:	683b      	ldr	r3, [r7, #0]
 810738c:	685b      	ldr	r3, [r3, #4]
 810738e:	683a      	ldr	r2, [r7, #0]
 8107390:	601a      	str	r2, [r3, #0]
}
 8107392:	bf00      	nop
 8107394:	370c      	adds	r7, #12
 8107396:	46bd      	mov	sp, r7
 8107398:	f85d 7b04 	ldr.w	r7, [sp], #4
 810739c:	4770      	bx	lr

0810739e <metal_list_add_tail>:
{
 810739e:	b580      	push	{r7, lr}
 81073a0:	b082      	sub	sp, #8
 81073a2:	af00      	add	r7, sp, #0
 81073a4:	6078      	str	r0, [r7, #4]
 81073a6:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
 81073a8:	6839      	ldr	r1, [r7, #0]
 81073aa:	6878      	ldr	r0, [r7, #4]
 81073ac:	f7ff ffdd 	bl	810736a <metal_list_add_before>
}
 81073b0:	bf00      	nop
 81073b2:	3708      	adds	r7, #8
 81073b4:	46bd      	mov	sp, r7
 81073b6:	bd80      	pop	{r7, pc}

081073b8 <metal_list_del>:
{
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
 81073b8:	b480      	push	{r7}
 81073ba:	b083      	sub	sp, #12
 81073bc:	af00      	add	r7, sp, #0
 81073be:	6078      	str	r0, [r7, #4]
	node->next->prev = node->prev;
 81073c0:	687b      	ldr	r3, [r7, #4]
 81073c2:	681b      	ldr	r3, [r3, #0]
 81073c4:	687a      	ldr	r2, [r7, #4]
 81073c6:	6852      	ldr	r2, [r2, #4]
 81073c8:	605a      	str	r2, [r3, #4]
	node->prev->next = node->next;
 81073ca:	687b      	ldr	r3, [r7, #4]
 81073cc:	685b      	ldr	r3, [r3, #4]
 81073ce:	687a      	ldr	r2, [r7, #4]
 81073d0:	6812      	ldr	r2, [r2, #0]
 81073d2:	601a      	str	r2, [r3, #0]
	node->next = node->prev = node;
 81073d4:	687b      	ldr	r3, [r7, #4]
 81073d6:	687a      	ldr	r2, [r7, #4]
 81073d8:	605a      	str	r2, [r3, #4]
 81073da:	687b      	ldr	r3, [r7, #4]
 81073dc:	685a      	ldr	r2, [r3, #4]
 81073de:	687b      	ldr	r3, [r7, #4]
 81073e0:	601a      	str	r2, [r3, #0]
}
 81073e2:	bf00      	nop
 81073e4:	370c      	adds	r7, #12
 81073e6:	46bd      	mov	sp, r7
 81073e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81073ec:	4770      	bx	lr

081073ee <metal_bitmap_set_bit>:
#define metal_bit(bit)		(1UL << (bit))

#define metal_bitmap_longs(x)	metal_div_round_up((x), METAL_BITS_PER_ULONG)

static inline void metal_bitmap_set_bit(unsigned long *bitmap, int bit)
{
 81073ee:	b480      	push	{r7}
 81073f0:	b083      	sub	sp, #12
 81073f2:	af00      	add	r7, sp, #0
 81073f4:	6078      	str	r0, [r7, #4]
 81073f6:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] |=
 81073f8:	683b      	ldr	r3, [r7, #0]
 81073fa:	095b      	lsrs	r3, r3, #5
 81073fc:	009a      	lsls	r2, r3, #2
 81073fe:	6879      	ldr	r1, [r7, #4]
 8107400:	440a      	add	r2, r1
 8107402:	6811      	ldr	r1, [r2, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 8107404:	683a      	ldr	r2, [r7, #0]
 8107406:	f002 021f 	and.w	r2, r2, #31
 810740a:	2001      	movs	r0, #1
 810740c:	fa00 f202 	lsl.w	r2, r0, r2
	bitmap[bit / METAL_BITS_PER_ULONG] |=
 8107410:	009b      	lsls	r3, r3, #2
 8107412:	6878      	ldr	r0, [r7, #4]
 8107414:	4403      	add	r3, r0
 8107416:	430a      	orrs	r2, r1
 8107418:	601a      	str	r2, [r3, #0]
}
 810741a:	bf00      	nop
 810741c:	370c      	adds	r7, #12
 810741e:	46bd      	mov	sp, r7
 8107420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107424:	4770      	bx	lr

08107426 <metal_bitmap_is_bit_set>:

static inline int metal_bitmap_is_bit_set(unsigned long *bitmap, int bit)
{
 8107426:	b480      	push	{r7}
 8107428:	b083      	sub	sp, #12
 810742a:	af00      	add	r7, sp, #0
 810742c:	6078      	str	r0, [r7, #4]
 810742e:	6039      	str	r1, [r7, #0]
	return bitmap[bit / METAL_BITS_PER_ULONG] &
 8107430:	683b      	ldr	r3, [r7, #0]
 8107432:	095b      	lsrs	r3, r3, #5
 8107434:	009b      	lsls	r3, r3, #2
 8107436:	687a      	ldr	r2, [r7, #4]
 8107438:	4413      	add	r3, r2
 810743a:	681a      	ldr	r2, [r3, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 810743c:	683b      	ldr	r3, [r7, #0]
 810743e:	f003 031f 	and.w	r3, r3, #31
 8107442:	2101      	movs	r1, #1
 8107444:	fa01 f303 	lsl.w	r3, r1, r3
	return bitmap[bit / METAL_BITS_PER_ULONG] &
 8107448:	4013      	ands	r3, r2
}
 810744a:	4618      	mov	r0, r3
 810744c:	370c      	adds	r7, #12
 810744e:	46bd      	mov	sp, r7
 8107450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107454:	4770      	bx	lr

08107456 <metal_bitmap_clear_bit>:

static inline void metal_bitmap_clear_bit(unsigned long *bitmap, int bit)
{
 8107456:	b480      	push	{r7}
 8107458:	b083      	sub	sp, #12
 810745a:	af00      	add	r7, sp, #0
 810745c:	6078      	str	r0, [r7, #4]
 810745e:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] &=
 8107460:	683b      	ldr	r3, [r7, #0]
 8107462:	095b      	lsrs	r3, r3, #5
 8107464:	009a      	lsls	r2, r3, #2
 8107466:	6879      	ldr	r1, [r7, #4]
 8107468:	440a      	add	r2, r1
 810746a:	6811      	ldr	r1, [r2, #0]
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 810746c:	683a      	ldr	r2, [r7, #0]
 810746e:	f002 021f 	and.w	r2, r2, #31
 8107472:	2001      	movs	r0, #1
 8107474:	fa00 f202 	lsl.w	r2, r0, r2
 8107478:	43d2      	mvns	r2, r2
	bitmap[bit / METAL_BITS_PER_ULONG] &=
 810747a:	009b      	lsls	r3, r3, #2
 810747c:	6878      	ldr	r0, [r7, #4]
 810747e:	4403      	add	r3, r0
 8107480:	400a      	ands	r2, r1
 8107482:	601a      	str	r2, [r3, #0]
}
 8107484:	bf00      	nop
 8107486:	370c      	adds	r7, #12
 8107488:	46bd      	mov	sp, r7
 810748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810748e:	4770      	bx	lr

08107490 <metal_bitmap_is_bit_clear>:

static inline int metal_bitmap_is_bit_clear(unsigned long *bitmap, int bit)
{
 8107490:	b580      	push	{r7, lr}
 8107492:	b082      	sub	sp, #8
 8107494:	af00      	add	r7, sp, #0
 8107496:	6078      	str	r0, [r7, #4]
 8107498:	6039      	str	r1, [r7, #0]
	return !metal_bitmap_is_bit_set(bitmap, bit);
 810749a:	6839      	ldr	r1, [r7, #0]
 810749c:	6878      	ldr	r0, [r7, #4]
 810749e:	f7ff ffc2 	bl	8107426 <metal_bitmap_is_bit_set>
 81074a2:	4603      	mov	r3, r0
 81074a4:	2b00      	cmp	r3, #0
 81074a6:	bf0c      	ite	eq
 81074a8:	2301      	moveq	r3, #1
 81074aa:	2300      	movne	r3, #0
 81074ac:	b2db      	uxtb	r3, r3
}
 81074ae:	4618      	mov	r0, r3
 81074b0:	3708      	adds	r7, #8
 81074b2:	46bd      	mov	sp, r7
 81074b4:	bd80      	pop	{r7, pc}

081074b6 <metal_bitmap_next_clear_bit>:
	     (bit) = metal_bitmap_next_set_bit((bitmap), (bit), (max)))

static inline unsigned int
metal_bitmap_next_clear_bit(unsigned long *bitmap, unsigned int start,
			    unsigned int max)
{
 81074b6:	b580      	push	{r7, lr}
 81074b8:	b086      	sub	sp, #24
 81074ba:	af00      	add	r7, sp, #0
 81074bc:	60f8      	str	r0, [r7, #12]
 81074be:	60b9      	str	r1, [r7, #8]
 81074c0:	607a      	str	r2, [r7, #4]
	unsigned int bit;
	for (bit = start;
 81074c2:	68bb      	ldr	r3, [r7, #8]
 81074c4:	617b      	str	r3, [r7, #20]
 81074c6:	e002      	b.n	81074ce <metal_bitmap_next_clear_bit+0x18>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
	     bit ++)
 81074c8:	697b      	ldr	r3, [r7, #20]
 81074ca:	3301      	adds	r3, #1
 81074cc:	617b      	str	r3, [r7, #20]
	for (bit = start;
 81074ce:	697a      	ldr	r2, [r7, #20]
 81074d0:	687b      	ldr	r3, [r7, #4]
 81074d2:	429a      	cmp	r2, r3
 81074d4:	d207      	bcs.n	81074e6 <metal_bitmap_next_clear_bit+0x30>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
 81074d6:	697b      	ldr	r3, [r7, #20]
 81074d8:	4619      	mov	r1, r3
 81074da:	68f8      	ldr	r0, [r7, #12]
 81074dc:	f7ff ffd8 	bl	8107490 <metal_bitmap_is_bit_clear>
 81074e0:	4603      	mov	r3, r0
 81074e2:	2b00      	cmp	r3, #0
 81074e4:	d0f0      	beq.n	81074c8 <metal_bitmap_next_clear_bit+0x12>
		;
	return bit;
 81074e6:	697b      	ldr	r3, [r7, #20]
}
 81074e8:	4618      	mov	r0, r3
 81074ea:	3718      	adds	r7, #24
 81074ec:	46bd      	mov	sp, r7
 81074ee:	bd80      	pop	{r7, pc}

081074f0 <rpmsg_init_ept>:
static inline void rpmsg_init_ept(struct rpmsg_endpoint *ept,
				  const char *name,
				  uint32_t src, uint32_t dest,
				  rpmsg_ept_cb cb,
				  rpmsg_ns_unbind_cb ns_unbind_cb)
{
 81074f0:	b580      	push	{r7, lr}
 81074f2:	b084      	sub	sp, #16
 81074f4:	af00      	add	r7, sp, #0
 81074f6:	60f8      	str	r0, [r7, #12]
 81074f8:	60b9      	str	r1, [r7, #8]
 81074fa:	607a      	str	r2, [r7, #4]
 81074fc:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 81074fe:	68fb      	ldr	r3, [r7, #12]
 8107500:	2220      	movs	r2, #32
 8107502:	68b9      	ldr	r1, [r7, #8]
 8107504:	4618      	mov	r0, r3
 8107506:	f002 f908 	bl	810971a <strncpy>
	ept->addr = src;
 810750a:	68fb      	ldr	r3, [r7, #12]
 810750c:	687a      	ldr	r2, [r7, #4]
 810750e:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 8107510:	68fb      	ldr	r3, [r7, #12]
 8107512:	683a      	ldr	r2, [r7, #0]
 8107514:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 8107516:	68fb      	ldr	r3, [r7, #12]
 8107518:	69ba      	ldr	r2, [r7, #24]
 810751a:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 810751c:	68fb      	ldr	r3, [r7, #12]
 810751e:	69fa      	ldr	r2, [r7, #28]
 8107520:	631a      	str	r2, [r3, #48]	; 0x30
}
 8107522:	bf00      	nop
 8107524:	3710      	adds	r7, #16
 8107526:	46bd      	mov	sp, r7
 8107528:	bd80      	pop	{r7, pc}

0810752a <rpmsg_get_address>:
 * @param size   - size of bitmap
 *
 * return - a unique address
 */
static uint32_t rpmsg_get_address(unsigned long *bitmap, int size)
{
 810752a:	b580      	push	{r7, lr}
 810752c:	b084      	sub	sp, #16
 810752e:	af00      	add	r7, sp, #0
 8107530:	6078      	str	r0, [r7, #4]
 8107532:	6039      	str	r1, [r7, #0]
	unsigned int addr = RPMSG_ADDR_ANY;
 8107534:	f04f 33ff 	mov.w	r3, #4294967295
 8107538:	60fb      	str	r3, [r7, #12]
	unsigned int nextbit;

	nextbit = metal_bitmap_next_clear_bit(bitmap, 0, size);
 810753a:	683b      	ldr	r3, [r7, #0]
 810753c:	461a      	mov	r2, r3
 810753e:	2100      	movs	r1, #0
 8107540:	6878      	ldr	r0, [r7, #4]
 8107542:	f7ff ffb8 	bl	81074b6 <metal_bitmap_next_clear_bit>
 8107546:	60b8      	str	r0, [r7, #8]
	if (nextbit < (uint32_t)size) {
 8107548:	683b      	ldr	r3, [r7, #0]
 810754a:	68ba      	ldr	r2, [r7, #8]
 810754c:	429a      	cmp	r2, r3
 810754e:	d206      	bcs.n	810755e <rpmsg_get_address+0x34>
		addr = nextbit;
 8107550:	68bb      	ldr	r3, [r7, #8]
 8107552:	60fb      	str	r3, [r7, #12]
		metal_bitmap_set_bit(bitmap, nextbit);
 8107554:	68bb      	ldr	r3, [r7, #8]
 8107556:	4619      	mov	r1, r3
 8107558:	6878      	ldr	r0, [r7, #4]
 810755a:	f7ff ff48 	bl	81073ee <metal_bitmap_set_bit>
	}

	return addr;
 810755e:	68fb      	ldr	r3, [r7, #12]
}
 8107560:	4618      	mov	r0, r3
 8107562:	3710      	adds	r7, #16
 8107564:	46bd      	mov	sp, r7
 8107566:	bd80      	pop	{r7, pc}

08107568 <rpmsg_release_address>:
 * @param size   - size of bitmap
 * @param addr   - address to free
 */
static void rpmsg_release_address(unsigned long *bitmap, int size,
				  int addr)
{
 8107568:	b580      	push	{r7, lr}
 810756a:	b084      	sub	sp, #16
 810756c:	af00      	add	r7, sp, #0
 810756e:	60f8      	str	r0, [r7, #12]
 8107570:	60b9      	str	r1, [r7, #8]
 8107572:	607a      	str	r2, [r7, #4]
	if (addr < size)
 8107574:	687a      	ldr	r2, [r7, #4]
 8107576:	68bb      	ldr	r3, [r7, #8]
 8107578:	429a      	cmp	r2, r3
 810757a:	da03      	bge.n	8107584 <rpmsg_release_address+0x1c>
		metal_bitmap_clear_bit(bitmap, addr);
 810757c:	6879      	ldr	r1, [r7, #4]
 810757e:	68f8      	ldr	r0, [r7, #12]
 8107580:	f7ff ff69 	bl	8107456 <metal_bitmap_clear_bit>
}
 8107584:	bf00      	nop
 8107586:	3710      	adds	r7, #16
 8107588:	46bd      	mov	sp, r7
 810758a:	bd80      	pop	{r7, pc}

0810758c <rpmsg_is_address_set>:
 * @param addr   - address to free
 *
 * return - TRUE/FALSE
 */
static int rpmsg_is_address_set(unsigned long *bitmap, int size, int addr)
{
 810758c:	b580      	push	{r7, lr}
 810758e:	b084      	sub	sp, #16
 8107590:	af00      	add	r7, sp, #0
 8107592:	60f8      	str	r0, [r7, #12]
 8107594:	60b9      	str	r1, [r7, #8]
 8107596:	607a      	str	r2, [r7, #4]
	if (addr < size)
 8107598:	687a      	ldr	r2, [r7, #4]
 810759a:	68bb      	ldr	r3, [r7, #8]
 810759c:	429a      	cmp	r2, r3
 810759e:	da05      	bge.n	81075ac <rpmsg_is_address_set+0x20>
		return metal_bitmap_is_bit_set(bitmap, addr);
 81075a0:	6879      	ldr	r1, [r7, #4]
 81075a2:	68f8      	ldr	r0, [r7, #12]
 81075a4:	f7ff ff3f 	bl	8107426 <metal_bitmap_is_bit_set>
 81075a8:	4603      	mov	r3, r0
 81075aa:	e000      	b.n	81075ae <rpmsg_is_address_set+0x22>
	else
		return RPMSG_ERR_PARAM;
 81075ac:	4b02      	ldr	r3, [pc, #8]	; (81075b8 <rpmsg_is_address_set+0x2c>)
}
 81075ae:	4618      	mov	r0, r3
 81075b0:	3710      	adds	r7, #16
 81075b2:	46bd      	mov	sp, r7
 81075b4:	bd80      	pop	{r7, pc}
 81075b6:	bf00      	nop
 81075b8:	fffff82d 	.word	0xfffff82d

081075bc <rpmsg_set_address>:
 * @param addr   - address to free
 *
 * return - none
 */
static int rpmsg_set_address(unsigned long *bitmap, int size, int addr)
{
 81075bc:	b580      	push	{r7, lr}
 81075be:	b084      	sub	sp, #16
 81075c0:	af00      	add	r7, sp, #0
 81075c2:	60f8      	str	r0, [r7, #12]
 81075c4:	60b9      	str	r1, [r7, #8]
 81075c6:	607a      	str	r2, [r7, #4]
	if (addr < size) {
 81075c8:	687a      	ldr	r2, [r7, #4]
 81075ca:	68bb      	ldr	r3, [r7, #8]
 81075cc:	429a      	cmp	r2, r3
 81075ce:	da05      	bge.n	81075dc <rpmsg_set_address+0x20>
		metal_bitmap_set_bit(bitmap, addr);
 81075d0:	6879      	ldr	r1, [r7, #4]
 81075d2:	68f8      	ldr	r0, [r7, #12]
 81075d4:	f7ff ff0b 	bl	81073ee <metal_bitmap_set_bit>
		return RPMSG_SUCCESS;
 81075d8:	2300      	movs	r3, #0
 81075da:	e000      	b.n	81075de <rpmsg_set_address+0x22>
	} else {
		return RPMSG_ERR_PARAM;
 81075dc:	4b02      	ldr	r3, [pc, #8]	; (81075e8 <rpmsg_set_address+0x2c>)
	}
}
 81075de:	4618      	mov	r0, r3
 81075e0:	3710      	adds	r7, #16
 81075e2:	46bd      	mov	sp, r7
 81075e4:	bd80      	pop	{r7, pc}
 81075e6:	bf00      	nop
 81075e8:	fffff82d 	.word	0xfffff82d

081075ec <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int size,
			      int wait)
{
 81075ec:	b590      	push	{r4, r7, lr}
 81075ee:	b089      	sub	sp, #36	; 0x24
 81075f0:	af02      	add	r7, sp, #8
 81075f2:	60f8      	str	r0, [r7, #12]
 81075f4:	60b9      	str	r1, [r7, #8]
 81075f6:	607a      	str	r2, [r7, #4]
 81075f8:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY)
 81075fa:	68fb      	ldr	r3, [r7, #12]
 81075fc:	2b00      	cmp	r3, #0
 81075fe:	d00a      	beq.n	8107616 <rpmsg_send_offchannel_raw+0x2a>
 8107600:	68fb      	ldr	r3, [r7, #12]
 8107602:	6a1b      	ldr	r3, [r3, #32]
 8107604:	2b00      	cmp	r3, #0
 8107606:	d006      	beq.n	8107616 <rpmsg_send_offchannel_raw+0x2a>
 8107608:	683b      	ldr	r3, [r7, #0]
 810760a:	2b00      	cmp	r3, #0
 810760c:	d003      	beq.n	8107616 <rpmsg_send_offchannel_raw+0x2a>
 810760e:	687b      	ldr	r3, [r7, #4]
 8107610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107614:	d101      	bne.n	810761a <rpmsg_send_offchannel_raw+0x2e>
		return RPMSG_ERR_PARAM;
 8107616:	4b0d      	ldr	r3, [pc, #52]	; (810764c <rpmsg_send_offchannel_raw+0x60>)
 8107618:	e014      	b.n	8107644 <rpmsg_send_offchannel_raw+0x58>

	rdev = ept->rdev;
 810761a:	68fb      	ldr	r3, [r7, #12]
 810761c:	6a1b      	ldr	r3, [r3, #32]
 810761e:	617b      	str	r3, [r7, #20]

	if (rdev->ops.send_offchannel_raw)
 8107620:	697b      	ldr	r3, [r7, #20]
 8107622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8107624:	2b00      	cmp	r3, #0
 8107626:	d00c      	beq.n	8107642 <rpmsg_send_offchannel_raw+0x56>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
 8107628:	697b      	ldr	r3, [r7, #20]
 810762a:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 810762c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810762e:	9301      	str	r3, [sp, #4]
 8107630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107632:	9300      	str	r3, [sp, #0]
 8107634:	683b      	ldr	r3, [r7, #0]
 8107636:	687a      	ldr	r2, [r7, #4]
 8107638:	68b9      	ldr	r1, [r7, #8]
 810763a:	6978      	ldr	r0, [r7, #20]
 810763c:	47a0      	blx	r4
 810763e:	4603      	mov	r3, r0
 8107640:	e000      	b.n	8107644 <rpmsg_send_offchannel_raw+0x58>
						      size, wait);

	return RPMSG_ERR_PARAM;
 8107642:	4b02      	ldr	r3, [pc, #8]	; (810764c <rpmsg_send_offchannel_raw+0x60>)
}
 8107644:	4618      	mov	r0, r3
 8107646:	371c      	adds	r7, #28
 8107648:	46bd      	mov	sp, r7
 810764a:	bd90      	pop	{r4, r7, pc}
 810764c:	fffff82d 	.word	0xfffff82d

08107650 <rpmsg_send_ns_message>:

int rpmsg_send_ns_message(struct rpmsg_endpoint *ept, unsigned long flags)
{
 8107650:	b580      	push	{r7, lr}
 8107652:	b090      	sub	sp, #64	; 0x40
 8107654:	af02      	add	r7, sp, #8
 8107656:	6078      	str	r0, [r7, #4]
 8107658:	6039      	str	r1, [r7, #0]
	struct rpmsg_ns_msg ns_msg;
	int ret;

	ns_msg.flags = flags;
 810765a:	683b      	ldr	r3, [r7, #0]
 810765c:	633b      	str	r3, [r7, #48]	; 0x30
	ns_msg.addr = ept->addr;
 810765e:	687b      	ldr	r3, [r7, #4]
 8107660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107662:	62fb      	str	r3, [r7, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
 8107664:	6879      	ldr	r1, [r7, #4]
 8107666:	f107 030c 	add.w	r3, r7, #12
 810766a:	2220      	movs	r2, #32
 810766c:	4618      	mov	r0, r3
 810766e:	f002 f854 	bl	810971a <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
 8107672:	687b      	ldr	r3, [r7, #4]
 8107674:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8107676:	f107 030c 	add.w	r3, r7, #12
 810767a:	2201      	movs	r2, #1
 810767c:	9201      	str	r2, [sp, #4]
 810767e:	2228      	movs	r2, #40	; 0x28
 8107680:	9200      	str	r2, [sp, #0]
 8107682:	2235      	movs	r2, #53	; 0x35
 8107684:	6878      	ldr	r0, [r7, #4]
 8107686:	f7ff ffb1 	bl	81075ec <rpmsg_send_offchannel_raw>
 810768a:	6378      	str	r0, [r7, #52]	; 0x34
					RPMSG_NS_EPT_ADDR,
					&ns_msg, sizeof(ns_msg), true);
	if (ret < 0)
 810768c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810768e:	2b00      	cmp	r3, #0
 8107690:	da01      	bge.n	8107696 <rpmsg_send_ns_message+0x46>
		return ret;
 8107692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107694:	e000      	b.n	8107698 <rpmsg_send_ns_message+0x48>
	else
		return RPMSG_SUCCESS;
 8107696:	2300      	movs	r3, #0
}
 8107698:	4618      	mov	r0, r3
 810769a:	3738      	adds	r7, #56	; 0x38
 810769c:	46bd      	mov	sp, r7
 810769e:	bd80      	pop	{r7, pc}

081076a0 <rpmsg_get_endpoint>:

struct rpmsg_endpoint *rpmsg_get_endpoint(struct rpmsg_device *rdev,
					  const char *name, uint32_t addr,
					  uint32_t dest_addr)
{
 81076a0:	b580      	push	{r7, lr}
 81076a2:	b088      	sub	sp, #32
 81076a4:	af00      	add	r7, sp, #0
 81076a6:	60f8      	str	r0, [r7, #12]
 81076a8:	60b9      	str	r1, [r7, #8]
 81076aa:	607a      	str	r2, [r7, #4]
 81076ac:	603b      	str	r3, [r7, #0]
	struct metal_list *node;
	struct rpmsg_endpoint *ept;

	metal_list_for_each(&rdev->endpoints, node) {
 81076ae:	68fb      	ldr	r3, [r7, #12]
 81076b0:	681b      	ldr	r3, [r3, #0]
 81076b2:	61fb      	str	r3, [r7, #28]
 81076b4:	e04b      	b.n	810774e <rpmsg_get_endpoint+0xae>
		int name_match = 0;
 81076b6:	2300      	movs	r3, #0
 81076b8:	61bb      	str	r3, [r7, #24]

		ept = metal_container_of(node, struct rpmsg_endpoint, node);
 81076ba:	69fb      	ldr	r3, [r7, #28]
 81076bc:	3b34      	subs	r3, #52	; 0x34
 81076be:	617b      	str	r3, [r7, #20]
		/* try to get by local address only */
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
 81076c0:	687b      	ldr	r3, [r7, #4]
 81076c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81076c6:	d006      	beq.n	81076d6 <rpmsg_get_endpoint+0x36>
 81076c8:	697b      	ldr	r3, [r7, #20]
 81076ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81076cc:	687a      	ldr	r2, [r7, #4]
 81076ce:	429a      	cmp	r2, r3
 81076d0:	d101      	bne.n	81076d6 <rpmsg_get_endpoint+0x36>
			return ept;
 81076d2:	697b      	ldr	r3, [r7, #20]
 81076d4:	e040      	b.n	8107758 <rpmsg_get_endpoint+0xb8>
		/* try to find match on local end remote address */
		if (addr == ept->addr && dest_addr == ept->dest_addr)
 81076d6:	697b      	ldr	r3, [r7, #20]
 81076d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81076da:	687a      	ldr	r2, [r7, #4]
 81076dc:	429a      	cmp	r2, r3
 81076de:	d106      	bne.n	81076ee <rpmsg_get_endpoint+0x4e>
 81076e0:	697b      	ldr	r3, [r7, #20]
 81076e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81076e4:	683a      	ldr	r2, [r7, #0]
 81076e6:	429a      	cmp	r2, r3
 81076e8:	d101      	bne.n	81076ee <rpmsg_get_endpoint+0x4e>
			return ept;
 81076ea:	697b      	ldr	r3, [r7, #20]
 81076ec:	e034      	b.n	8107758 <rpmsg_get_endpoint+0xb8>
		/* else use name service and destination address */
		if (name)
 81076ee:	68bb      	ldr	r3, [r7, #8]
 81076f0:	2b00      	cmp	r3, #0
 81076f2:	d00c      	beq.n	810770e <rpmsg_get_endpoint+0x6e>
			name_match = !strncmp(ept->name, name,
 81076f4:	697b      	ldr	r3, [r7, #20]
 81076f6:	2220      	movs	r2, #32
 81076f8:	68b9      	ldr	r1, [r7, #8]
 81076fa:	4618      	mov	r0, r3
 81076fc:	f001 fffb 	bl	81096f6 <strncmp>
 8107700:	4603      	mov	r3, r0
 8107702:	2b00      	cmp	r3, #0
 8107704:	bf0c      	ite	eq
 8107706:	2301      	moveq	r3, #1
 8107708:	2300      	movne	r3, #0
 810770a:	b2db      	uxtb	r3, r3
 810770c:	61bb      	str	r3, [r7, #24]
					      sizeof(ept->name));
		if (!name || !name_match)
 810770e:	68bb      	ldr	r3, [r7, #8]
 8107710:	2b00      	cmp	r3, #0
 8107712:	d018      	beq.n	8107746 <rpmsg_get_endpoint+0xa6>
 8107714:	69bb      	ldr	r3, [r7, #24]
 8107716:	2b00      	cmp	r3, #0
 8107718:	d015      	beq.n	8107746 <rpmsg_get_endpoint+0xa6>
			continue;
		/* destination address is known, equal to ept remote address*/
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
 810771a:	683b      	ldr	r3, [r7, #0]
 810771c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107720:	d006      	beq.n	8107730 <rpmsg_get_endpoint+0x90>
 8107722:	697b      	ldr	r3, [r7, #20]
 8107724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107726:	683a      	ldr	r2, [r7, #0]
 8107728:	429a      	cmp	r2, r3
 810772a:	d101      	bne.n	8107730 <rpmsg_get_endpoint+0x90>
			return ept;
 810772c:	697b      	ldr	r3, [r7, #20]
 810772e:	e013      	b.n	8107758 <rpmsg_get_endpoint+0xb8>
		/* ept is registered but not associated to remote ept*/
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
 8107730:	687b      	ldr	r3, [r7, #4]
 8107732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107736:	d107      	bne.n	8107748 <rpmsg_get_endpoint+0xa8>
 8107738:	697b      	ldr	r3, [r7, #20]
 810773a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810773c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107740:	d102      	bne.n	8107748 <rpmsg_get_endpoint+0xa8>
			return ept;
 8107742:	697b      	ldr	r3, [r7, #20]
 8107744:	e008      	b.n	8107758 <rpmsg_get_endpoint+0xb8>
			continue;
 8107746:	bf00      	nop
	metal_list_for_each(&rdev->endpoints, node) {
 8107748:	69fb      	ldr	r3, [r7, #28]
 810774a:	681b      	ldr	r3, [r3, #0]
 810774c:	61fb      	str	r3, [r7, #28]
 810774e:	68fb      	ldr	r3, [r7, #12]
 8107750:	69fa      	ldr	r2, [r7, #28]
 8107752:	429a      	cmp	r2, r3
 8107754:	d1af      	bne.n	81076b6 <rpmsg_get_endpoint+0x16>
	}
	return NULL;
 8107756:	2300      	movs	r3, #0
}
 8107758:	4618      	mov	r0, r3
 810775a:	3720      	adds	r7, #32
 810775c:	46bd      	mov	sp, r7
 810775e:	bd80      	pop	{r7, pc}

08107760 <rpmsg_unregister_endpoint>:

static void rpmsg_unregister_endpoint(struct rpmsg_endpoint *ept)
{
 8107760:	b580      	push	{r7, lr}
 8107762:	b084      	sub	sp, #16
 8107764:	af00      	add	r7, sp, #0
 8107766:	6078      	str	r0, [r7, #4]
	struct rpmsg_device *rdev;

	if (!ept)
 8107768:	687b      	ldr	r3, [r7, #4]
 810776a:	2b00      	cmp	r3, #0
 810776c:	d016      	beq.n	810779c <rpmsg_unregister_endpoint+0x3c>
		return;

	rdev = ept->rdev;
 810776e:	687b      	ldr	r3, [r7, #4]
 8107770:	6a1b      	ldr	r3, [r3, #32]
 8107772:	60fb      	str	r3, [r7, #12]

	if (ept->addr != RPMSG_ADDR_ANY)
 8107774:	687b      	ldr	r3, [r7, #4]
 8107776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107778:	f1b3 3fff 	cmp.w	r3, #4294967295
 810777c:	d008      	beq.n	8107790 <rpmsg_unregister_endpoint+0x30>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 810777e:	68fb      	ldr	r3, [r7, #12]
 8107780:	f103 0048 	add.w	r0, r3, #72	; 0x48
				      ept->addr);
 8107784:	687b      	ldr	r3, [r7, #4]
 8107786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 8107788:	461a      	mov	r2, r3
 810778a:	2180      	movs	r1, #128	; 0x80
 810778c:	f7ff feec 	bl	8107568 <rpmsg_release_address>
	metal_list_del(&ept->node);
 8107790:	687b      	ldr	r3, [r7, #4]
 8107792:	3334      	adds	r3, #52	; 0x34
 8107794:	4618      	mov	r0, r3
 8107796:	f7ff fe0f 	bl	81073b8 <metal_list_del>
 810779a:	e000      	b.n	810779e <rpmsg_unregister_endpoint+0x3e>
		return;
 810779c:	bf00      	nop
}
 810779e:	3710      	adds	r7, #16
 81077a0:	46bd      	mov	sp, r7
 81077a2:	bd80      	pop	{r7, pc}

081077a4 <rpmsg_register_endpoint>:

int rpmsg_register_endpoint(struct rpmsg_device *rdev,
			    struct rpmsg_endpoint *ept)
{
 81077a4:	b580      	push	{r7, lr}
 81077a6:	b082      	sub	sp, #8
 81077a8:	af00      	add	r7, sp, #0
 81077aa:	6078      	str	r0, [r7, #4]
 81077ac:	6039      	str	r1, [r7, #0]
	ept->rdev = rdev;
 81077ae:	683b      	ldr	r3, [r7, #0]
 81077b0:	687a      	ldr	r2, [r7, #4]
 81077b2:	621a      	str	r2, [r3, #32]

	metal_list_add_tail(&rdev->endpoints, &ept->node);
 81077b4:	687a      	ldr	r2, [r7, #4]
 81077b6:	683b      	ldr	r3, [r7, #0]
 81077b8:	3334      	adds	r3, #52	; 0x34
 81077ba:	4619      	mov	r1, r3
 81077bc:	4610      	mov	r0, r2
 81077be:	f7ff fdee 	bl	810739e <metal_list_add_tail>
	return RPMSG_SUCCESS;
 81077c2:	2300      	movs	r3, #0
}
 81077c4:	4618      	mov	r0, r3
 81077c6:	3708      	adds	r7, #8
 81077c8:	46bd      	mov	sp, r7
 81077ca:	bd80      	pop	{r7, pc}

081077cc <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
 81077cc:	b580      	push	{r7, lr}
 81077ce:	b088      	sub	sp, #32
 81077d0:	af02      	add	r7, sp, #8
 81077d2:	60f8      	str	r0, [r7, #12]
 81077d4:	60b9      	str	r1, [r7, #8]
 81077d6:	607a      	str	r2, [r7, #4]
 81077d8:	603b      	str	r3, [r7, #0]
	int status;
	uint32_t addr = src;
 81077da:	683b      	ldr	r3, [r7, #0]
 81077dc:	613b      	str	r3, [r7, #16]

	if (!ept)
 81077de:	68fb      	ldr	r3, [r7, #12]
 81077e0:	2b00      	cmp	r3, #0
 81077e2:	d101      	bne.n	81077e8 <rpmsg_create_ept+0x1c>
		return RPMSG_ERR_PARAM;
 81077e4:	4b37      	ldr	r3, [pc, #220]	; (81078c4 <rpmsg_create_ept+0xf8>)
 81077e6:	e068      	b.n	81078ba <rpmsg_create_ept+0xee>

	metal_mutex_acquire(&rdev->lock);
 81077e8:	68bb      	ldr	r3, [r7, #8]
 81077ea:	3358      	adds	r3, #88	; 0x58
 81077ec:	4618      	mov	r0, r3
 81077ee:	f7ff fda6 	bl	810733e <metal_mutex_acquire>
	if (src != RPMSG_ADDR_ANY) {
 81077f2:	683b      	ldr	r3, [r7, #0]
 81077f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81077f8:	d018      	beq.n	810782c <rpmsg_create_ept+0x60>
		status = rpmsg_is_address_set(rdev->bitmap,
 81077fa:	68bb      	ldr	r3, [r7, #8]
 81077fc:	3348      	adds	r3, #72	; 0x48
 81077fe:	683a      	ldr	r2, [r7, #0]
 8107800:	2180      	movs	r1, #128	; 0x80
 8107802:	4618      	mov	r0, r3
 8107804:	f7ff fec2 	bl	810758c <rpmsg_is_address_set>
 8107808:	6178      	str	r0, [r7, #20]
					      RPMSG_ADDR_BMP_SIZE, src);
		if (!status) {
 810780a:	697b      	ldr	r3, [r7, #20]
 810780c:	2b00      	cmp	r3, #0
 810780e:	d107      	bne.n	8107820 <rpmsg_create_ept+0x54>
			/* Mark the address as used in the address bitmap. */
			rpmsg_set_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 8107810:	68bb      	ldr	r3, [r7, #8]
 8107812:	3348      	adds	r3, #72	; 0x48
 8107814:	683a      	ldr	r2, [r7, #0]
 8107816:	2180      	movs	r1, #128	; 0x80
 8107818:	4618      	mov	r0, r3
 810781a:	f7ff fecf 	bl	81075bc <rpmsg_set_address>
 810781e:	e00c      	b.n	810783a <rpmsg_create_ept+0x6e>
					  src);
		} else if (status > 0) {
 8107820:	697b      	ldr	r3, [r7, #20]
 8107822:	2b00      	cmp	r3, #0
 8107824:	dd40      	ble.n	81078a8 <rpmsg_create_ept+0xdc>
			status = RPMSG_SUCCESS;
 8107826:	2300      	movs	r3, #0
 8107828:	617b      	str	r3, [r7, #20]
			goto ret_status;
 810782a:	e040      	b.n	81078ae <rpmsg_create_ept+0xe2>
		} else {
			goto ret_status;
		}
	} else {
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
 810782c:	68bb      	ldr	r3, [r7, #8]
 810782e:	3348      	adds	r3, #72	; 0x48
 8107830:	2180      	movs	r1, #128	; 0x80
 8107832:	4618      	mov	r0, r3
 8107834:	f7ff fe79 	bl	810752a <rpmsg_get_address>
 8107838:	6138      	str	r0, [r7, #16]
	}

	rpmsg_init_ept(ept, name, addr, dest, cb, unbind_cb);
 810783a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810783c:	9301      	str	r3, [sp, #4]
 810783e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107840:	9300      	str	r3, [sp, #0]
 8107842:	6a3b      	ldr	r3, [r7, #32]
 8107844:	693a      	ldr	r2, [r7, #16]
 8107846:	6879      	ldr	r1, [r7, #4]
 8107848:	68f8      	ldr	r0, [r7, #12]
 810784a:	f7ff fe51 	bl	81074f0 <rpmsg_init_ept>

	status = rpmsg_register_endpoint(rdev, ept);
 810784e:	68f9      	ldr	r1, [r7, #12]
 8107850:	68b8      	ldr	r0, [r7, #8]
 8107852:	f7ff ffa7 	bl	81077a4 <rpmsg_register_endpoint>
 8107856:	6178      	str	r0, [r7, #20]
	if (status < 0)
 8107858:	697b      	ldr	r3, [r7, #20]
 810785a:	2b00      	cmp	r3, #0
 810785c:	da06      	bge.n	810786c <rpmsg_create_ept+0xa0>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE, addr);
 810785e:	68bb      	ldr	r3, [r7, #8]
 8107860:	3348      	adds	r3, #72	; 0x48
 8107862:	693a      	ldr	r2, [r7, #16]
 8107864:	2180      	movs	r1, #128	; 0x80
 8107866:	4618      	mov	r0, r3
 8107868:	f7ff fe7e 	bl	8107568 <rpmsg_release_address>

	if (!status  && ept->dest_addr == RPMSG_ADDR_ANY) {
 810786c:	697b      	ldr	r3, [r7, #20]
 810786e:	2b00      	cmp	r3, #0
 8107870:	d11c      	bne.n	81078ac <rpmsg_create_ept+0xe0>
 8107872:	68fb      	ldr	r3, [r7, #12]
 8107874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107876:	f1b3 3fff 	cmp.w	r3, #4294967295
 810787a:	d117      	bne.n	81078ac <rpmsg_create_ept+0xe0>
		/* Send NS announcement to remote processor */
		metal_mutex_release(&rdev->lock);
 810787c:	68bb      	ldr	r3, [r7, #8]
 810787e:	3358      	adds	r3, #88	; 0x58
 8107880:	4618      	mov	r0, r3
 8107882:	f7ff fd67 	bl	8107354 <metal_mutex_release>
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
 8107886:	2100      	movs	r1, #0
 8107888:	68f8      	ldr	r0, [r7, #12]
 810788a:	f7ff fee1 	bl	8107650 <rpmsg_send_ns_message>
 810788e:	6178      	str	r0, [r7, #20]
		metal_mutex_acquire(&rdev->lock);
 8107890:	68bb      	ldr	r3, [r7, #8]
 8107892:	3358      	adds	r3, #88	; 0x58
 8107894:	4618      	mov	r0, r3
 8107896:	f7ff fd52 	bl	810733e <metal_mutex_acquire>
		if (status)
 810789a:	697b      	ldr	r3, [r7, #20]
 810789c:	2b00      	cmp	r3, #0
 810789e:	d005      	beq.n	81078ac <rpmsg_create_ept+0xe0>
			rpmsg_unregister_endpoint(ept);
 81078a0:	68f8      	ldr	r0, [r7, #12]
 81078a2:	f7ff ff5d 	bl	8107760 <rpmsg_unregister_endpoint>
 81078a6:	e002      	b.n	81078ae <rpmsg_create_ept+0xe2>
			goto ret_status;
 81078a8:	bf00      	nop
 81078aa:	e000      	b.n	81078ae <rpmsg_create_ept+0xe2>
	}

ret_status:
 81078ac:	bf00      	nop
	metal_mutex_release(&rdev->lock);
 81078ae:	68bb      	ldr	r3, [r7, #8]
 81078b0:	3358      	adds	r3, #88	; 0x58
 81078b2:	4618      	mov	r0, r3
 81078b4:	f7ff fd4e 	bl	8107354 <metal_mutex_release>
	return status;
 81078b8:	697b      	ldr	r3, [r7, #20]
}
 81078ba:	4618      	mov	r0, r3
 81078bc:	3718      	adds	r7, #24
 81078be:	46bd      	mov	sp, r7
 81078c0:	bd80      	pop	{r7, pc}
 81078c2:	bf00      	nop
 81078c4:	fffff82d 	.word	0xfffff82d

081078c8 <__metal_cache_invalidate>:
{
 81078c8:	b580      	push	{r7, lr}
 81078ca:	b082      	sub	sp, #8
 81078cc:	af00      	add	r7, sp, #0
 81078ce:	6078      	str	r0, [r7, #4]
 81078d0:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
 81078d2:	6839      	ldr	r1, [r7, #0]
 81078d4:	6878      	ldr	r0, [r7, #4]
 81078d6:	f000 fc56 	bl	8108186 <metal_machine_cache_invalidate>
}
 81078da:	bf00      	nop
 81078dc:	3708      	adds	r7, #8
 81078de:	46bd      	mov	sp, r7
 81078e0:	bd80      	pop	{r7, pc}

081078e2 <metal_cache_invalidate>:
{
 81078e2:	b580      	push	{r7, lr}
 81078e4:	b082      	sub	sp, #8
 81078e6:	af00      	add	r7, sp, #0
 81078e8:	6078      	str	r0, [r7, #4]
 81078ea:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
 81078ec:	6839      	ldr	r1, [r7, #0]
 81078ee:	6878      	ldr	r0, [r7, #4]
 81078f0:	f7ff ffea 	bl	81078c8 <__metal_cache_invalidate>
}
 81078f4:	bf00      	nop
 81078f6:	3708      	adds	r7, #8
 81078f8:	46bd      	mov	sp, r7
 81078fa:	bd80      	pop	{r7, pc}

081078fc <__metal_sleep_usec>:
#ifdef __cplusplus
extern "C" {
#endif

static inline int __metal_sleep_usec(unsigned int usec)
{
 81078fc:	b480      	push	{r7}
 81078fe:	b083      	sub	sp, #12
 8107900:	af00      	add	r7, sp, #0
 8107902:	6078      	str	r0, [r7, #4]
	metal_unused(usec);
	/* Fix me */
	return 0;
 8107904:	2300      	movs	r3, #0
}
 8107906:	4618      	mov	r0, r3
 8107908:	370c      	adds	r7, #12
 810790a:	46bd      	mov	sp, r7
 810790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107910:	4770      	bx	lr

08107912 <metal_sleep_usec>:
 *
 * @param[in]  usec      microsecond intervals
 * @return     0 on success, non-zero for failures
 */
static inline int metal_sleep_usec(unsigned int usec)
{
 8107912:	b580      	push	{r7, lr}
 8107914:	b082      	sub	sp, #8
 8107916:	af00      	add	r7, sp, #0
 8107918:	6078      	str	r0, [r7, #4]
	return __metal_sleep_usec(usec);
 810791a:	6878      	ldr	r0, [r7, #4]
 810791c:	f7ff ffee 	bl	81078fc <__metal_sleep_usec>
 8107920:	4603      	mov	r3, r0
}
 8107922:	4618      	mov	r0, r3
 8107924:	3708      	adds	r7, #8
 8107926:	46bd      	mov	sp, r7
 8107928:	bd80      	pop	{r7, pc}

0810792a <metal_list_init>:
{
 810792a:	b480      	push	{r7}
 810792c:	b083      	sub	sp, #12
 810792e:	af00      	add	r7, sp, #0
 8107930:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 8107932:	687b      	ldr	r3, [r7, #4]
 8107934:	687a      	ldr	r2, [r7, #4]
 8107936:	605a      	str	r2, [r3, #4]
 8107938:	687b      	ldr	r3, [r7, #4]
 810793a:	685a      	ldr	r2, [r3, #4]
 810793c:	687b      	ldr	r3, [r7, #4]
 810793e:	601a      	str	r2, [r3, #0]
}
 8107940:	bf00      	nop
 8107942:	370c      	adds	r7, #12
 8107944:	46bd      	mov	sp, r7
 8107946:	f85d 7b04 	ldr.w	r7, [sp], #4
 810794a:	4770      	bx	lr

0810794c <metal_io_virt_to_offset>:
{
 810794c:	b480      	push	{r7}
 810794e:	b085      	sub	sp, #20
 8107950:	af00      	add	r7, sp, #0
 8107952:	6078      	str	r0, [r7, #4]
 8107954:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 8107956:	687b      	ldr	r3, [r7, #4]
 8107958:	681b      	ldr	r3, [r3, #0]
 810795a:	683a      	ldr	r2, [r7, #0]
 810795c:	1ad3      	subs	r3, r2, r3
 810795e:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 8107960:	687b      	ldr	r3, [r7, #4]
 8107962:	689b      	ldr	r3, [r3, #8]
 8107964:	68fa      	ldr	r2, [r7, #12]
 8107966:	429a      	cmp	r2, r3
 8107968:	d201      	bcs.n	810796e <metal_io_virt_to_offset+0x22>
 810796a:	68fb      	ldr	r3, [r7, #12]
 810796c:	e001      	b.n	8107972 <metal_io_virt_to_offset+0x26>
 810796e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8107972:	4618      	mov	r0, r3
 8107974:	3714      	adds	r7, #20
 8107976:	46bd      	mov	sp, r7
 8107978:	f85d 7b04 	ldr.w	r7, [sp], #4
 810797c:	4770      	bx	lr

0810797e <__metal_mutex_init>:
{
 810797e:	b480      	push	{r7}
 8107980:	b085      	sub	sp, #20
 8107982:	af00      	add	r7, sp, #0
 8107984:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, 0);
 8107986:	687b      	ldr	r3, [r7, #4]
 8107988:	60fb      	str	r3, [r7, #12]
 810798a:	2300      	movs	r3, #0
 810798c:	60bb      	str	r3, [r7, #8]
 810798e:	68bb      	ldr	r3, [r7, #8]
 8107990:	461a      	mov	r2, r3
 8107992:	68fb      	ldr	r3, [r7, #12]
 8107994:	f3bf 8f5b 	dmb	ish
 8107998:	601a      	str	r2, [r3, #0]
 810799a:	f3bf 8f5b 	dmb	ish
}
 810799e:	bf00      	nop
 81079a0:	3714      	adds	r7, #20
 81079a2:	46bd      	mov	sp, r7
 81079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81079a8:	4770      	bx	lr

081079aa <__metal_mutex_acquire>:
{
 81079aa:	b480      	push	{r7}
 81079ac:	b083      	sub	sp, #12
 81079ae:	af00      	add	r7, sp, #0
 81079b0:	6078      	str	r0, [r7, #4]
	while (atomic_flag_test_and_set(&mutex->w)) {
 81079b2:	bf00      	nop
 81079b4:	687b      	ldr	r3, [r7, #4]
 81079b6:	2201      	movs	r2, #1
 81079b8:	4611      	mov	r1, r2
 81079ba:	f3bf 8f5b 	dmb	ish
 81079be:	e8d3 2f4f 	ldrexb	r2, [r3]
 81079c2:	e8c3 1f40 	strexb	r0, r1, [r3]
 81079c6:	2800      	cmp	r0, #0
 81079c8:	d1f9      	bne.n	81079be <__metal_mutex_acquire+0x14>
 81079ca:	f3bf 8f5b 	dmb	ish
 81079ce:	b2d3      	uxtb	r3, r2
 81079d0:	2b00      	cmp	r3, #0
 81079d2:	d1ef      	bne.n	81079b4 <__metal_mutex_acquire+0xa>
}
 81079d4:	bf00      	nop
 81079d6:	bf00      	nop
 81079d8:	370c      	adds	r7, #12
 81079da:	46bd      	mov	sp, r7
 81079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81079e0:	4770      	bx	lr

081079e2 <__metal_mutex_release>:
{
 81079e2:	b480      	push	{r7}
 81079e4:	b083      	sub	sp, #12
 81079e6:	af00      	add	r7, sp, #0
 81079e8:	6078      	str	r0, [r7, #4]
	atomic_flag_clear(&mutex->w);
 81079ea:	687b      	ldr	r3, [r7, #4]
 81079ec:	f3bf 8f5b 	dmb	ish
 81079f0:	2200      	movs	r2, #0
 81079f2:	701a      	strb	r2, [r3, #0]
 81079f4:	f3bf 8f5b 	dmb	ish
}
 81079f8:	bf00      	nop
 81079fa:	370c      	adds	r7, #12
 81079fc:	46bd      	mov	sp, r7
 81079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a02:	4770      	bx	lr

08107a04 <metal_mutex_init>:
{
 8107a04:	b580      	push	{r7, lr}
 8107a06:	b082      	sub	sp, #8
 8107a08:	af00      	add	r7, sp, #0
 8107a0a:	6078      	str	r0, [r7, #4]
	__metal_mutex_init(mutex);
 8107a0c:	6878      	ldr	r0, [r7, #4]
 8107a0e:	f7ff ffb6 	bl	810797e <__metal_mutex_init>
}
 8107a12:	bf00      	nop
 8107a14:	3708      	adds	r7, #8
 8107a16:	46bd      	mov	sp, r7
 8107a18:	bd80      	pop	{r7, pc}

08107a1a <metal_mutex_acquire>:
{
 8107a1a:	b580      	push	{r7, lr}
 8107a1c:	b082      	sub	sp, #8
 8107a1e:	af00      	add	r7, sp, #0
 8107a20:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
 8107a22:	6878      	ldr	r0, [r7, #4]
 8107a24:	f7ff ffc1 	bl	81079aa <__metal_mutex_acquire>
}
 8107a28:	bf00      	nop
 8107a2a:	3708      	adds	r7, #8
 8107a2c:	46bd      	mov	sp, r7
 8107a2e:	bd80      	pop	{r7, pc}

08107a30 <metal_mutex_release>:
{
 8107a30:	b580      	push	{r7, lr}
 8107a32:	b082      	sub	sp, #8
 8107a34:	af00      	add	r7, sp, #0
 8107a36:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
 8107a38:	6878      	ldr	r0, [r7, #4]
 8107a3a:	f7ff ffd2 	bl	81079e2 <__metal_mutex_release>
}
 8107a3e:	bf00      	nop
 8107a40:	3708      	adds	r7, #8
 8107a42:	46bd      	mov	sp, r7
 8107a44:	bd80      	pop	{r7, pc}

08107a46 <rpmsg_init_ept>:
{
 8107a46:	b580      	push	{r7, lr}
 8107a48:	b084      	sub	sp, #16
 8107a4a:	af00      	add	r7, sp, #0
 8107a4c:	60f8      	str	r0, [r7, #12]
 8107a4e:	60b9      	str	r1, [r7, #8]
 8107a50:	607a      	str	r2, [r7, #4]
 8107a52:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 8107a54:	68fb      	ldr	r3, [r7, #12]
 8107a56:	2220      	movs	r2, #32
 8107a58:	68b9      	ldr	r1, [r7, #8]
 8107a5a:	4618      	mov	r0, r3
 8107a5c:	f001 fe5d 	bl	810971a <strncpy>
	ept->addr = src;
 8107a60:	68fb      	ldr	r3, [r7, #12]
 8107a62:	687a      	ldr	r2, [r7, #4]
 8107a64:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 8107a66:	68fb      	ldr	r3, [r7, #12]
 8107a68:	683a      	ldr	r2, [r7, #0]
 8107a6a:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 8107a6c:	68fb      	ldr	r3, [r7, #12]
 8107a6e:	69ba      	ldr	r2, [r7, #24]
 8107a70:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 8107a72:	68fb      	ldr	r3, [r7, #12]
 8107a74:	69fa      	ldr	r2, [r7, #28]
 8107a76:	631a      	str	r2, [r3, #48]	; 0x30
}
 8107a78:	bf00      	nop
 8107a7a:	3710      	adds	r7, #16
 8107a7c:	46bd      	mov	sp, r7
 8107a7e:	bd80      	pop	{r7, pc}

08107a80 <rpmsg_virtio_get_role>:

#define RPMSG_REMOTE	VIRTIO_DEV_SLAVE
#define RPMSG_MASTER	VIRTIO_DEV_MASTER
static inline unsigned int
	rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
 8107a80:	b480      	push	{r7}
 8107a82:	b083      	sub	sp, #12
 8107a84:	af00      	add	r7, sp, #0
 8107a86:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->role;
 8107a88:	687b      	ldr	r3, [r7, #4]
 8107a8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107a8c:	699b      	ldr	r3, [r3, #24]
}
 8107a8e:	4618      	mov	r0, r3
 8107a90:	370c      	adds	r7, #12
 8107a92:	46bd      	mov	sp, r7
 8107a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a98:	4770      	bx	lr

08107a9a <rpmsg_virtio_set_status>:

static inline void rpmsg_virtio_set_status(struct rpmsg_virtio_device *rvdev,
					   uint8_t status)
{
 8107a9a:	b580      	push	{r7, lr}
 8107a9c:	b082      	sub	sp, #8
 8107a9e:	af00      	add	r7, sp, #0
 8107aa0:	6078      	str	r0, [r7, #4]
 8107aa2:	460b      	mov	r3, r1
 8107aa4:	70fb      	strb	r3, [r7, #3]
	rvdev->vdev->func->set_status(rvdev->vdev, status);
 8107aa6:	687b      	ldr	r3, [r7, #4]
 8107aa8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107aaa:	6a1b      	ldr	r3, [r3, #32]
 8107aac:	685b      	ldr	r3, [r3, #4]
 8107aae:	687a      	ldr	r2, [r7, #4]
 8107ab0:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8107ab2:	78f9      	ldrb	r1, [r7, #3]
 8107ab4:	4610      	mov	r0, r2
 8107ab6:	4798      	blx	r3
}
 8107ab8:	bf00      	nop
 8107aba:	3708      	adds	r7, #8
 8107abc:	46bd      	mov	sp, r7
 8107abe:	bd80      	pop	{r7, pc}

08107ac0 <rpmsg_virtio_get_status>:

static inline uint8_t rpmsg_virtio_get_status(struct rpmsg_virtio_device *rvdev)
{
 8107ac0:	b580      	push	{r7, lr}
 8107ac2:	b082      	sub	sp, #8
 8107ac4:	af00      	add	r7, sp, #0
 8107ac6:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_status(rvdev->vdev);
 8107ac8:	687b      	ldr	r3, [r7, #4]
 8107aca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107acc:	6a1b      	ldr	r3, [r3, #32]
 8107ace:	681b      	ldr	r3, [r3, #0]
 8107ad0:	687a      	ldr	r2, [r7, #4]
 8107ad2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8107ad4:	4610      	mov	r0, r2
 8107ad6:	4798      	blx	r3
 8107ad8:	4603      	mov	r3, r0
}
 8107ada:	4618      	mov	r0, r3
 8107adc:	3708      	adds	r7, #8
 8107ade:	46bd      	mov	sp, r7
 8107ae0:	bd80      	pop	{r7, pc}

08107ae2 <rpmsg_virtio_get_features>:

static inline uint32_t
	rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
 8107ae2:	b580      	push	{r7, lr}
 8107ae4:	b082      	sub	sp, #8
 8107ae6:	af00      	add	r7, sp, #0
 8107ae8:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_features(rvdev->vdev);
 8107aea:	687b      	ldr	r3, [r7, #4]
 8107aec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107aee:	6a1b      	ldr	r3, [r3, #32]
 8107af0:	689b      	ldr	r3, [r3, #8]
 8107af2:	687a      	ldr	r2, [r7, #4]
 8107af4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8107af6:	4610      	mov	r0, r2
 8107af8:	4798      	blx	r3
 8107afa:	4603      	mov	r3, r0
}
 8107afc:	4618      	mov	r0, r3
 8107afe:	3708      	adds	r7, #8
 8107b00:	46bd      	mov	sp, r7
 8107b02:	bd80      	pop	{r7, pc}

08107b04 <rpmsg_virtio_create_virtqueues>:
static inline int
	rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
				       int flags, unsigned int nvqs,
				       const char *names[],
				       vq_callback * callbacks[])
{
 8107b04:	b580      	push	{r7, lr}
 8107b06:	b086      	sub	sp, #24
 8107b08:	af02      	add	r7, sp, #8
 8107b0a:	60f8      	str	r0, [r7, #12]
 8107b0c:	60b9      	str	r1, [r7, #8]
 8107b0e:	607a      	str	r2, [r7, #4]
 8107b10:	603b      	str	r3, [r7, #0]
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
 8107b12:	68fb      	ldr	r3, [r7, #12]
 8107b14:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8107b16:	68b9      	ldr	r1, [r7, #8]
 8107b18:	69bb      	ldr	r3, [r7, #24]
 8107b1a:	9300      	str	r3, [sp, #0]
 8107b1c:	683b      	ldr	r3, [r7, #0]
 8107b1e:	687a      	ldr	r2, [r7, #4]
 8107b20:	f000 fb4a 	bl	81081b8 <virtio_create_virtqueues>
 8107b24:	4603      	mov	r3, r0
					callbacks);
}
 8107b26:	4618      	mov	r0, r3
 8107b28:	3710      	adds	r7, #16
 8107b2a:	46bd      	mov	sp, r7
 8107b2c:	bd80      	pop	{r7, pc}

08107b2e <rpmsg_get_ept_from_addr>:
int rpmsg_register_endpoint(struct rpmsg_device *rdev,
			    struct rpmsg_endpoint *ept);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
 8107b2e:	b580      	push	{r7, lr}
 8107b30:	b082      	sub	sp, #8
 8107b32:	af00      	add	r7, sp, #0
 8107b34:	6078      	str	r0, [r7, #4]
 8107b36:	6039      	str	r1, [r7, #0]
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
 8107b38:	f04f 33ff 	mov.w	r3, #4294967295
 8107b3c:	683a      	ldr	r2, [r7, #0]
 8107b3e:	2100      	movs	r1, #0
 8107b40:	6878      	ldr	r0, [r7, #4]
 8107b42:	f7ff fdad 	bl	81076a0 <rpmsg_get_endpoint>
 8107b46:	4603      	mov	r3, r0
}
 8107b48:	4618      	mov	r0, r3
 8107b4a:	3708      	adds	r7, #8
 8107b4c:	46bd      	mov	sp, r7
 8107b4e:	bd80      	pop	{r7, pc}

08107b50 <rpmsg_virtio_init_shm_pool>:
}
#endif /*!VIRTIO_SLAVE_ONLY*/

void rpmsg_virtio_init_shm_pool(struct rpmsg_virtio_shm_pool *shpool,
				void *shb, size_t size)
{
 8107b50:	b480      	push	{r7}
 8107b52:	b085      	sub	sp, #20
 8107b54:	af00      	add	r7, sp, #0
 8107b56:	60f8      	str	r0, [r7, #12]
 8107b58:	60b9      	str	r1, [r7, #8]
 8107b5a:	607a      	str	r2, [r7, #4]
	if (!shpool)
 8107b5c:	68fb      	ldr	r3, [r7, #12]
 8107b5e:	2b00      	cmp	r3, #0
 8107b60:	d01d      	beq.n	8107b9e <rpmsg_virtio_init_shm_pool+0x4e>
		return;
	shpool->base = shb;
 8107b62:	68fb      	ldr	r3, [r7, #12]
 8107b64:	68ba      	ldr	r2, [r7, #8]
 8107b66:	601a      	str	r2, [r3, #0]
	shpool->size = WORD_ALIGN(size);
 8107b68:	687b      	ldr	r3, [r7, #4]
 8107b6a:	f003 0303 	and.w	r3, r3, #3
 8107b6e:	2b00      	cmp	r3, #0
 8107b70:	d004      	beq.n	8107b7c <rpmsg_virtio_init_shm_pool+0x2c>
 8107b72:	687b      	ldr	r3, [r7, #4]
 8107b74:	f023 0303 	bic.w	r3, r3, #3
 8107b78:	3304      	adds	r3, #4
 8107b7a:	e000      	b.n	8107b7e <rpmsg_virtio_init_shm_pool+0x2e>
 8107b7c:	687b      	ldr	r3, [r7, #4]
 8107b7e:	68fa      	ldr	r2, [r7, #12]
 8107b80:	6093      	str	r3, [r2, #8]
	shpool->avail = WORD_ALIGN(size);
 8107b82:	687b      	ldr	r3, [r7, #4]
 8107b84:	f003 0303 	and.w	r3, r3, #3
 8107b88:	2b00      	cmp	r3, #0
 8107b8a:	d004      	beq.n	8107b96 <rpmsg_virtio_init_shm_pool+0x46>
 8107b8c:	687b      	ldr	r3, [r7, #4]
 8107b8e:	f023 0303 	bic.w	r3, r3, #3
 8107b92:	3304      	adds	r3, #4
 8107b94:	e000      	b.n	8107b98 <rpmsg_virtio_init_shm_pool+0x48>
 8107b96:	687b      	ldr	r3, [r7, #4]
 8107b98:	68fa      	ldr	r2, [r7, #12]
 8107b9a:	6053      	str	r3, [r2, #4]
 8107b9c:	e000      	b.n	8107ba0 <rpmsg_virtio_init_shm_pool+0x50>
		return;
 8107b9e:	bf00      	nop
}
 8107ba0:	3714      	adds	r7, #20
 8107ba2:	46bd      	mov	sp, r7
 8107ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ba8:	4770      	bx	lr

08107baa <rpmsg_virtio_return_buffer>:
 *
 */
static void rpmsg_virtio_return_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, unsigned long len,
				       unsigned short idx)
{
 8107baa:	b580      	push	{r7, lr}
 8107bac:	b086      	sub	sp, #24
 8107bae:	af00      	add	r7, sp, #0
 8107bb0:	60f8      	str	r0, [r7, #12]
 8107bb2:	60b9      	str	r1, [r7, #8]
 8107bb4:	607a      	str	r2, [r7, #4]
 8107bb6:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8107bb8:	68f8      	ldr	r0, [r7, #12]
 8107bba:	f7ff ff61 	bl	8107a80 <rpmsg_virtio_get_role>
 8107bbe:	6178      	str	r0, [r7, #20]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
	}
#endif /*VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8107bc0:	697b      	ldr	r3, [r7, #20]
 8107bc2:	2b01      	cmp	r3, #1
 8107bc4:	d106      	bne.n	8107bd4 <rpmsg_virtio_return_buffer+0x2a>
		(void)buffer;
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
 8107bc6:	68fb      	ldr	r3, [r7, #12]
 8107bc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8107bca:	8879      	ldrh	r1, [r7, #2]
 8107bcc:	687a      	ldr	r2, [r7, #4]
 8107bce:	4618      	mov	r0, r3
 8107bd0:	f000 fc9c 	bl	810850c <virtqueue_add_consumed_buffer>
	}
#endif /*VIRTIO_MASTER_ONLY*/
}
 8107bd4:	bf00      	nop
 8107bd6:	3718      	adds	r7, #24
 8107bd8:	46bd      	mov	sp, r7
 8107bda:	bd80      	pop	{r7, pc}

08107bdc <rpmsg_virtio_enqueue_buffer>:
 * @return - status of function execution
 */
static int rpmsg_virtio_enqueue_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, unsigned long len,
				       unsigned short idx)
{
 8107bdc:	b580      	push	{r7, lr}
 8107bde:	b086      	sub	sp, #24
 8107be0:	af00      	add	r7, sp, #0
 8107be2:	60f8      	str	r0, [r7, #12]
 8107be4:	60b9      	str	r1, [r7, #8]
 8107be6:	607a      	str	r2, [r7, #4]
 8107be8:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8107bea:	68f8      	ldr	r0, [r7, #12]
 8107bec:	f7ff ff48 	bl	8107a80 <rpmsg_virtio_get_role>
 8107bf0:	6178      	str	r0, [r7, #20]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 0, 1, buffer);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8107bf2:	697b      	ldr	r3, [r7, #20]
 8107bf4:	2b01      	cmp	r3, #1
 8107bf6:	d108      	bne.n	8107c0a <rpmsg_virtio_enqueue_buffer+0x2e>
		(void)buffer;
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
 8107bf8:	68fb      	ldr	r3, [r7, #12]
 8107bfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8107bfc:	8879      	ldrh	r1, [r7, #2]
 8107bfe:	687a      	ldr	r2, [r7, #4]
 8107c00:	4618      	mov	r0, r3
 8107c02:	f000 fc83 	bl	810850c <virtqueue_add_consumed_buffer>
 8107c06:	4603      	mov	r3, r0
 8107c08:	e000      	b.n	8107c0c <rpmsg_virtio_enqueue_buffer+0x30>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	return 0;
 8107c0a:	2300      	movs	r3, #0
}
 8107c0c:	4618      	mov	r0, r3
 8107c0e:	3718      	adds	r7, #24
 8107c10:	46bd      	mov	sp, r7
 8107c12:	bd80      	pop	{r7, pc}

08107c14 <rpmsg_virtio_get_tx_buffer>:
 * return - pointer to buffer.
 */
static void *rpmsg_virtio_get_tx_buffer(struct rpmsg_virtio_device *rvdev,
					unsigned long *len,
					unsigned short *idx)
{
 8107c14:	b580      	push	{r7, lr}
 8107c16:	b086      	sub	sp, #24
 8107c18:	af00      	add	r7, sp, #0
 8107c1a:	60f8      	str	r0, [r7, #12]
 8107c1c:	60b9      	str	r1, [r7, #8]
 8107c1e:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8107c20:	68f8      	ldr	r0, [r7, #12]
 8107c22:	f7ff ff2d 	bl	8107a80 <rpmsg_virtio_get_role>
 8107c26:	6138      	str	r0, [r7, #16]
	void *data = NULL;
 8107c28:	2300      	movs	r3, #0
 8107c2a:	617b      	str	r3, [r7, #20]
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8107c2c:	693b      	ldr	r3, [r7, #16]
 8107c2e:	2b01      	cmp	r3, #1
 8107c30:	d107      	bne.n	8107c42 <rpmsg_virtio_get_tx_buffer+0x2e>
		data = virtqueue_get_available_buffer(rvdev->svq, idx,
 8107c32:	68fb      	ldr	r3, [r7, #12]
 8107c34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8107c36:	68ba      	ldr	r2, [r7, #8]
 8107c38:	6879      	ldr	r1, [r7, #4]
 8107c3a:	4618      	mov	r0, r3
 8107c3c:	f000 fc20 	bl	8108480 <virtqueue_get_available_buffer>
 8107c40:	6178      	str	r0, [r7, #20]
						      (uint32_t *)len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return data;
 8107c42:	697b      	ldr	r3, [r7, #20]
}
 8107c44:	4618      	mov	r0, r3
 8107c46:	3718      	adds	r7, #24
 8107c48:	46bd      	mov	sp, r7
 8107c4a:	bd80      	pop	{r7, pc}

08107c4c <rpmsg_virtio_get_rx_buffer>:
 *
 */
static void *rpmsg_virtio_get_rx_buffer(struct rpmsg_virtio_device *rvdev,
					unsigned long *len,
					unsigned short *idx)
{
 8107c4c:	b580      	push	{r7, lr}
 8107c4e:	b086      	sub	sp, #24
 8107c50:	af00      	add	r7, sp, #0
 8107c52:	60f8      	str	r0, [r7, #12]
 8107c54:	60b9      	str	r1, [r7, #8]
 8107c56:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8107c58:	68f8      	ldr	r0, [r7, #12]
 8107c5a:	f7ff ff11 	bl	8107a80 <rpmsg_virtio_get_role>
 8107c5e:	6138      	str	r0, [r7, #16]
	void *data = NULL;
 8107c60:	2300      	movs	r3, #0
 8107c62:	617b      	str	r3, [r7, #20]
		data = virtqueue_get_buffer(rvdev->rvq, (uint32_t *)len, idx);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8107c64:	693b      	ldr	r3, [r7, #16]
 8107c66:	2b01      	cmp	r3, #1
 8107c68:	d107      	bne.n	8107c7a <rpmsg_virtio_get_rx_buffer+0x2e>
		data =
		    virtqueue_get_available_buffer(rvdev->rvq, idx,
 8107c6a:	68fb      	ldr	r3, [r7, #12]
 8107c6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8107c6e:	68ba      	ldr	r2, [r7, #8]
 8107c70:	6879      	ldr	r1, [r7, #4]
 8107c72:	4618      	mov	r0, r3
 8107c74:	f000 fc04 	bl	8108480 <virtqueue_get_available_buffer>
 8107c78:	6178      	str	r0, [r7, #20]
						   (uint32_t *)len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	if (data) {
 8107c7a:	697b      	ldr	r3, [r7, #20]
 8107c7c:	2b00      	cmp	r3, #0
 8107c7e:	d005      	beq.n	8107c8c <rpmsg_virtio_get_rx_buffer+0x40>
		/* FIX ME: library should not worry about if it needs
		 * to flush/invalidate cache, it is shared memory.
		 * The shared memory should be mapped properly before
		 * using it.
		 */
		metal_cache_invalidate(data, (unsigned int)(*len));
 8107c80:	68bb      	ldr	r3, [r7, #8]
 8107c82:	681b      	ldr	r3, [r3, #0]
 8107c84:	4619      	mov	r1, r3
 8107c86:	6978      	ldr	r0, [r7, #20]
 8107c88:	f7ff fe2b 	bl	81078e2 <metal_cache_invalidate>
	}

	return data;
 8107c8c:	697b      	ldr	r3, [r7, #20]
}
 8107c8e:	4618      	mov	r0, r3
 8107c90:	3718      	adds	r7, #24
 8107c92:	46bd      	mov	sp, r7
 8107c94:	bd80      	pop	{r7, pc}

08107c96 <rpmsg_virtio_wait_remote_ready>:
#ifndef VIRTIO_MASTER_ONLY
/**
 * check if the remote is ready to start RPMsg communication
 */
static int rpmsg_virtio_wait_remote_ready(struct rpmsg_virtio_device *rvdev)
{
 8107c96:	b580      	push	{r7, lr}
 8107c98:	b084      	sub	sp, #16
 8107c9a:	af00      	add	r7, sp, #0
 8107c9c:	6078      	str	r0, [r7, #4]
	uint8_t status;

	while (1) {
		status = rpmsg_virtio_get_status(rvdev);
 8107c9e:	6878      	ldr	r0, [r7, #4]
 8107ca0:	f7ff ff0e 	bl	8107ac0 <rpmsg_virtio_get_status>
 8107ca4:	4603      	mov	r3, r0
 8107ca6:	73fb      	strb	r3, [r7, #15]
		/* Busy wait until the remote is ready */
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
 8107ca8:	7bfb      	ldrb	r3, [r7, #15]
 8107caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107cae:	2b00      	cmp	r3, #0
 8107cb0:	d004      	beq.n	8107cbc <rpmsg_virtio_wait_remote_ready+0x26>
			rpmsg_virtio_set_status(rvdev, 0);
 8107cb2:	2100      	movs	r1, #0
 8107cb4:	6878      	ldr	r0, [r7, #4]
 8107cb6:	f7ff fef0 	bl	8107a9a <rpmsg_virtio_set_status>
 8107cba:	e7f0      	b.n	8107c9e <rpmsg_virtio_wait_remote_ready+0x8>
			/* TODO notify remote processor */
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
 8107cbc:	7bfb      	ldrb	r3, [r7, #15]
 8107cbe:	f003 0304 	and.w	r3, r3, #4
 8107cc2:	2b00      	cmp	r3, #0
 8107cc4:	d0eb      	beq.n	8107c9e <rpmsg_virtio_wait_remote_ready+0x8>
			return true;
 8107cc6:	2301      	movs	r3, #1
		/* TODO: clarify metal_cpu_yield usage*/
		metal_cpu_yield();
	}

	return false;
}
 8107cc8:	4618      	mov	r0, r3
 8107cca:	3710      	adds	r7, #16
 8107ccc:	46bd      	mov	sp, r7
 8107cce:	bd80      	pop	{r7, pc}

08107cd0 <_rpmsg_virtio_get_buffer_size>:
 *
 * @return - buffer size
 *
 */
static int _rpmsg_virtio_get_buffer_size(struct rpmsg_virtio_device *rvdev)
{
 8107cd0:	b580      	push	{r7, lr}
 8107cd2:	b084      	sub	sp, #16
 8107cd4:	af00      	add	r7, sp, #0
 8107cd6:	6078      	str	r0, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8107cd8:	6878      	ldr	r0, [r7, #4]
 8107cda:	f7ff fed1 	bl	8107a80 <rpmsg_virtio_get_role>
 8107cde:	60b8      	str	r0, [r7, #8]
	int length = 0;
 8107ce0:	2300      	movs	r3, #0
 8107ce2:	60fb      	str	r3, [r7, #12]
		length = RPMSG_BUFFER_SIZE - sizeof(struct rpmsg_hdr);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8107ce4:	68bb      	ldr	r3, [r7, #8]
 8107ce6:	2b01      	cmp	r3, #1
 8107ce8:	d107      	bne.n	8107cfa <_rpmsg_virtio_get_buffer_size+0x2a>
		/*
		 * If other core is Master then buffers are provided by it,
		 * so get the buffer size from the virtqueue.
		 */
		length =
		    (int)virtqueue_get_desc_size(rvdev->svq) -
 8107cea:	687b      	ldr	r3, [r7, #4]
 8107cec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8107cee:	4618      	mov	r0, r3
 8107cf0:	f000 fc86 	bl	8108600 <virtqueue_get_desc_size>
 8107cf4:	4603      	mov	r3, r0
 8107cf6:	3b10      	subs	r3, #16
		length =
 8107cf8:	60fb      	str	r3, [r7, #12]
		    sizeof(struct rpmsg_hdr);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return length;
 8107cfa:	68fb      	ldr	r3, [r7, #12]
}
 8107cfc:	4618      	mov	r0, r3
 8107cfe:	3710      	adds	r7, #16
 8107d00:	46bd      	mov	sp, r7
 8107d02:	bd80      	pop	{r7, pc}

08107d04 <rpmsg_virtio_send_offchannel_raw>:
 */
static int rpmsg_virtio_send_offchannel_raw(struct rpmsg_device *rdev,
					    uint32_t src, uint32_t dst,
					    const void *data,
					    int size, int wait)
{
 8107d04:	b580      	push	{r7, lr}
 8107d06:	b090      	sub	sp, #64	; 0x40
 8107d08:	af00      	add	r7, sp, #0
 8107d0a:	60f8      	str	r0, [r7, #12]
 8107d0c:	60b9      	str	r1, [r7, #8]
 8107d0e:	607a      	str	r2, [r7, #4]
 8107d10:	603b      	str	r3, [r7, #0]
	struct rpmsg_virtio_device *rvdev;
	struct rpmsg_hdr rp_hdr;
	void *buffer = NULL;
 8107d12:	2300      	movs	r3, #0
 8107d14:	63fb      	str	r3, [r7, #60]	; 0x3c
	unsigned short idx;
	int tick_count = 0;
 8107d16:	2300      	movs	r3, #0
 8107d18:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned long buff_len;
	int status;
	struct metal_io_region *io;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
 8107d1a:	68fb      	ldr	r3, [r7, #12]
 8107d1c:	637b      	str	r3, [r7, #52]	; 0x34

	status = rpmsg_virtio_get_status(rvdev);
 8107d1e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8107d20:	f7ff fece 	bl	8107ac0 <rpmsg_virtio_get_status>
 8107d24:	4603      	mov	r3, r0
 8107d26:	633b      	str	r3, [r7, #48]	; 0x30
	/* Validate device state */
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK)) {
 8107d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d2a:	f003 0304 	and.w	r3, r3, #4
 8107d2e:	2b00      	cmp	r3, #0
 8107d30:	d101      	bne.n	8107d36 <rpmsg_virtio_send_offchannel_raw+0x32>
		return RPMSG_ERR_DEV_STATE;
 8107d32:	4b45      	ldr	r3, [pc, #276]	; (8107e48 <rpmsg_virtio_send_offchannel_raw+0x144>)
 8107d34:	e083      	b.n	8107e3e <rpmsg_virtio_send_offchannel_raw+0x13a>
	}

	if (wait)
 8107d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8107d38:	2b00      	cmp	r3, #0
 8107d3a:	d003      	beq.n	8107d44 <rpmsg_virtio_send_offchannel_raw+0x40>
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
 8107d3c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8107d40:	63bb      	str	r3, [r7, #56]	; 0x38
 8107d42:	e001      	b.n	8107d48 <rpmsg_virtio_send_offchannel_raw+0x44>
	else
		tick_count = 0;
 8107d44:	2300      	movs	r3, #0
 8107d46:	63bb      	str	r3, [r7, #56]	; 0x38

	while (1) {
		int avail_size;

		/* Lock the device to enable exclusive access to virtqueues */
		metal_mutex_acquire(&rdev->lock);
 8107d48:	68fb      	ldr	r3, [r7, #12]
 8107d4a:	3358      	adds	r3, #88	; 0x58
 8107d4c:	4618      	mov	r0, r3
 8107d4e:	f7ff fe64 	bl	8107a1a <metal_mutex_acquire>
		avail_size = _rpmsg_virtio_get_buffer_size(rvdev);
 8107d52:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8107d54:	f7ff ffbc 	bl	8107cd0 <_rpmsg_virtio_get_buffer_size>
 8107d58:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (size <= avail_size)
 8107d5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8107d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8107d5e:	429a      	cmp	r2, r3
 8107d60:	dc08      	bgt.n	8107d74 <rpmsg_virtio_send_offchannel_raw+0x70>
			buffer = rpmsg_virtio_get_tx_buffer(rvdev, &buff_len,
 8107d62:	f107 0216 	add.w	r2, r7, #22
 8107d66:	f107 0310 	add.w	r3, r7, #16
 8107d6a:	4619      	mov	r1, r3
 8107d6c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8107d6e:	f7ff ff51 	bl	8107c14 <rpmsg_virtio_get_tx_buffer>
 8107d72:	63f8      	str	r0, [r7, #60]	; 0x3c
							    &idx);
		metal_mutex_release(&rdev->lock);
 8107d74:	68fb      	ldr	r3, [r7, #12]
 8107d76:	3358      	adds	r3, #88	; 0x58
 8107d78:	4618      	mov	r0, r3
 8107d7a:	f7ff fe59 	bl	8107a30 <metal_mutex_release>
		if (buffer || !tick_count)
 8107d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107d80:	2b00      	cmp	r3, #0
 8107d82:	d10e      	bne.n	8107da2 <rpmsg_virtio_send_offchannel_raw+0x9e>
 8107d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d86:	2b00      	cmp	r3, #0
 8107d88:	d00b      	beq.n	8107da2 <rpmsg_virtio_send_offchannel_raw+0x9e>
			break;
		if (avail_size != 0)
 8107d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8107d8c:	2b00      	cmp	r3, #0
 8107d8e:	d001      	beq.n	8107d94 <rpmsg_virtio_send_offchannel_raw+0x90>
			return RPMSG_ERR_BUFF_SIZE;
 8107d90:	4b2e      	ldr	r3, [pc, #184]	; (8107e4c <rpmsg_virtio_send_offchannel_raw+0x148>)
 8107d92:	e054      	b.n	8107e3e <rpmsg_virtio_send_offchannel_raw+0x13a>
		metal_sleep_usec(RPMSG_TICKS_PER_INTERVAL);
 8107d94:	200a      	movs	r0, #10
 8107d96:	f7ff fdbc 	bl	8107912 <metal_sleep_usec>
		tick_count--;
 8107d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d9c:	3b01      	subs	r3, #1
 8107d9e:	63bb      	str	r3, [r7, #56]	; 0x38
	while (1) {
 8107da0:	e7d2      	b.n	8107d48 <rpmsg_virtio_send_offchannel_raw+0x44>
	}
	if (!buffer)
 8107da2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107da4:	2b00      	cmp	r3, #0
 8107da6:	d101      	bne.n	8107dac <rpmsg_virtio_send_offchannel_raw+0xa8>
		return RPMSG_ERR_NO_BUFF;
 8107da8:	4b29      	ldr	r3, [pc, #164]	; (8107e50 <rpmsg_virtio_send_offchannel_raw+0x14c>)
 8107daa:	e048      	b.n	8107e3e <rpmsg_virtio_send_offchannel_raw+0x13a>

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
 8107dac:	687b      	ldr	r3, [r7, #4]
 8107dae:	61fb      	str	r3, [r7, #28]
	rp_hdr.src = src;
 8107db0:	68bb      	ldr	r3, [r7, #8]
 8107db2:	61bb      	str	r3, [r7, #24]
	rp_hdr.len = size;
 8107db4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8107db6:	b29b      	uxth	r3, r3
 8107db8:	84bb      	strh	r3, [r7, #36]	; 0x24
	rp_hdr.reserved = 0;
 8107dba:	2300      	movs	r3, #0
 8107dbc:	623b      	str	r3, [r7, #32]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
 8107dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8107dc2:	62bb      	str	r3, [r7, #40]	; 0x28
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
 8107dc4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8107dc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107dc8:	f7ff fdc0 	bl	810794c <metal_io_virt_to_offset>
 8107dcc:	4601      	mov	r1, r0
 8107dce:	f107 0218 	add.w	r2, r7, #24
 8107dd2:	2310      	movs	r3, #16
 8107dd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107dd6:	f7fe ff5a 	bl	8106c8e <metal_io_block_write>
 8107dda:	6338      	str	r0, [r7, #48]	; 0x30
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\n");
 8107ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107dde:	2b10      	cmp	r3, #16
 8107de0:	d000      	beq.n	8107de4 <rpmsg_virtio_send_offchannel_raw+0xe0>
 8107de2:	e7fe      	b.n	8107de2 <rpmsg_virtio_send_offchannel_raw+0xde>

	status = metal_io_block_write(io,
 8107de4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107de6:	3310      	adds	r3, #16
 8107de8:	4619      	mov	r1, r3
 8107dea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107dec:	f7ff fdae 	bl	810794c <metal_io_virt_to_offset>
 8107df0:	4601      	mov	r1, r0
 8107df2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8107df4:	683a      	ldr	r2, [r7, #0]
 8107df6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8107df8:	f7fe ff49 	bl	8106c8e <metal_io_block_write>
 8107dfc:	6338      	str	r0, [r7, #48]	; 0x30
				      metal_io_virt_to_offset(io,
				      RPMSG_LOCATE_DATA(buffer)),
				      data, size);
	RPMSG_ASSERT(status == size, "failed to write buffer\n");
 8107dfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8107e00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8107e02:	429a      	cmp	r2, r3
 8107e04:	d000      	beq.n	8107e08 <rpmsg_virtio_send_offchannel_raw+0x104>
 8107e06:	e7fe      	b.n	8107e06 <rpmsg_virtio_send_offchannel_raw+0x102>
	metal_mutex_acquire(&rdev->lock);
 8107e08:	68fb      	ldr	r3, [r7, #12]
 8107e0a:	3358      	adds	r3, #88	; 0x58
 8107e0c:	4618      	mov	r0, r3
 8107e0e:	f7ff fe04 	bl	8107a1a <metal_mutex_acquire>

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, buffer, buff_len, idx);
 8107e12:	693a      	ldr	r2, [r7, #16]
 8107e14:	8afb      	ldrh	r3, [r7, #22]
 8107e16:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8107e18:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8107e1a:	f7ff fedf 	bl	8107bdc <rpmsg_virtio_enqueue_buffer>
 8107e1e:	6338      	str	r0, [r7, #48]	; 0x30
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\n");
 8107e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107e22:	2b00      	cmp	r3, #0
 8107e24:	d000      	beq.n	8107e28 <rpmsg_virtio_send_offchannel_raw+0x124>
 8107e26:	e7fe      	b.n	8107e26 <rpmsg_virtio_send_offchannel_raw+0x122>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
 8107e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107e2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8107e2c:	4618      	mov	r0, r3
 8107e2e:	f000 fbd1 	bl	81085d4 <virtqueue_kick>

	metal_mutex_release(&rdev->lock);
 8107e32:	68fb      	ldr	r3, [r7, #12]
 8107e34:	3358      	adds	r3, #88	; 0x58
 8107e36:	4618      	mov	r0, r3
 8107e38:	f7ff fdfa 	bl	8107a30 <metal_mutex_release>

	return size;
 8107e3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8107e3e:	4618      	mov	r0, r3
 8107e40:	3740      	adds	r7, #64	; 0x40
 8107e42:	46bd      	mov	sp, r7
 8107e44:	bd80      	pop	{r7, pc}
 8107e46:	bf00      	nop
 8107e48:	fffff82c 	.word	0xfffff82c
 8107e4c:	fffff82b 	.word	0xfffff82b
 8107e50:	fffff82e 	.word	0xfffff82e

08107e54 <rpmsg_virtio_tx_callback>:
 * @param vq - pointer to virtqueue on which Tx is has been
 *             completed.
 *
 */
static void rpmsg_virtio_tx_callback(struct virtqueue *vq)
{
 8107e54:	b480      	push	{r7}
 8107e56:	b083      	sub	sp, #12
 8107e58:	af00      	add	r7, sp, #0
 8107e5a:	6078      	str	r0, [r7, #4]
	(void)vq;
}
 8107e5c:	bf00      	nop
 8107e5e:	370c      	adds	r7, #12
 8107e60:	46bd      	mov	sp, r7
 8107e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e66:	4770      	bx	lr

08107e68 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
 8107e68:	b590      	push	{r4, r7, lr}
 8107e6a:	b08d      	sub	sp, #52	; 0x34
 8107e6c:	af02      	add	r7, sp, #8
 8107e6e:	6078      	str	r0, [r7, #4]
	struct virtio_device *vdev = vq->vq_dev;
 8107e70:	687b      	ldr	r3, [r7, #4]
 8107e72:	681b      	ldr	r3, [r3, #0]
 8107e74:	623b      	str	r3, [r7, #32]
	struct rpmsg_virtio_device *rvdev = vdev->priv;
 8107e76:	6a3b      	ldr	r3, [r7, #32]
 8107e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107e7a:	61fb      	str	r3, [r7, #28]
	struct rpmsg_device *rdev = &rvdev->rdev;
 8107e7c:	69fb      	ldr	r3, [r7, #28]
 8107e7e:	61bb      	str	r3, [r7, #24]
	struct rpmsg_hdr *rp_hdr;
	unsigned long len;
	unsigned short idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
 8107e80:	69bb      	ldr	r3, [r7, #24]
 8107e82:	3358      	adds	r3, #88	; 0x58
 8107e84:	4618      	mov	r0, r3
 8107e86:	f7ff fdc8 	bl	8107a1a <metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = (struct rpmsg_hdr *)rpmsg_virtio_get_rx_buffer(rvdev,
 8107e8a:	f107 020a 	add.w	r2, r7, #10
 8107e8e:	f107 030c 	add.w	r3, r7, #12
 8107e92:	4619      	mov	r1, r3
 8107e94:	69f8      	ldr	r0, [r7, #28]
 8107e96:	f7ff fed9 	bl	8107c4c <rpmsg_virtio_get_rx_buffer>
 8107e9a:	6278      	str	r0, [r7, #36]	; 0x24
								&len, &idx);

	metal_mutex_release(&rdev->lock);
 8107e9c:	69bb      	ldr	r3, [r7, #24]
 8107e9e:	3358      	adds	r3, #88	; 0x58
 8107ea0:	4618      	mov	r0, r3
 8107ea2:	f7ff fdc5 	bl	8107a30 <metal_mutex_release>

	while (rp_hdr) {
 8107ea6:	e04c      	b.n	8107f42 <rpmsg_virtio_rx_callback+0xda>
		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
 8107ea8:	69bb      	ldr	r3, [r7, #24]
 8107eaa:	3358      	adds	r3, #88	; 0x58
 8107eac:	4618      	mov	r0, r3
 8107eae:	f7ff fdb4 	bl	8107a1a <metal_mutex_acquire>
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
 8107eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107eb4:	685b      	ldr	r3, [r3, #4]
 8107eb6:	4619      	mov	r1, r3
 8107eb8:	69b8      	ldr	r0, [r7, #24]
 8107eba:	f7ff fe38 	bl	8107b2e <rpmsg_get_ept_from_addr>
 8107ebe:	6178      	str	r0, [r7, #20]
		metal_mutex_release(&rdev->lock);
 8107ec0:	69bb      	ldr	r3, [r7, #24]
 8107ec2:	3358      	adds	r3, #88	; 0x58
 8107ec4:	4618      	mov	r0, r3
 8107ec6:	f7ff fdb3 	bl	8107a30 <metal_mutex_release>

		if (!ept)
 8107eca:	697b      	ldr	r3, [r7, #20]
 8107ecc:	2b00      	cmp	r3, #0
 8107ece:	d03c      	beq.n	8107f4a <rpmsg_virtio_rx_callback+0xe2>
			/* Fatal error no endpoint for the given dst addr. */
			return;

		if (ept->dest_addr == RPMSG_ADDR_ANY) {
 8107ed0:	697b      	ldr	r3, [r7, #20]
 8107ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107ed8:	d103      	bne.n	8107ee2 <rpmsg_virtio_rx_callback+0x7a>
			/*
			 * First message received from the remote side,
			 * update channel destination address
			 */
			ept->dest_addr = rp_hdr->src;
 8107eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107edc:	681a      	ldr	r2, [r3, #0]
 8107ede:	697b      	ldr	r3, [r7, #20]
 8107ee0:	629a      	str	r2, [r3, #40]	; 0x28
		}
		status = ept->cb(ept, (void *)RPMSG_LOCATE_DATA(rp_hdr),
 8107ee2:	697b      	ldr	r3, [r7, #20]
 8107ee4:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8107ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107ee8:	f103 0110 	add.w	r1, r3, #16
				   rp_hdr->len, ept->addr, ept->priv);
 8107eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107eee:	899b      	ldrh	r3, [r3, #12]
 8107ef0:	b29b      	uxth	r3, r3
		status = ept->cb(ept, (void *)RPMSG_LOCATE_DATA(rp_hdr),
 8107ef2:	4618      	mov	r0, r3
 8107ef4:	697b      	ldr	r3, [r7, #20]
 8107ef6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8107ef8:	697b      	ldr	r3, [r7, #20]
 8107efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8107efc:	9300      	str	r3, [sp, #0]
 8107efe:	4613      	mov	r3, r2
 8107f00:	4602      	mov	r2, r0
 8107f02:	6978      	ldr	r0, [r7, #20]
 8107f04:	47a0      	blx	r4
 8107f06:	6138      	str	r0, [r7, #16]

		RPMSG_ASSERT(status == RPMSG_SUCCESS,
 8107f08:	693b      	ldr	r3, [r7, #16]
 8107f0a:	2b00      	cmp	r3, #0
 8107f0c:	d000      	beq.n	8107f10 <rpmsg_virtio_rx_callback+0xa8>
 8107f0e:	e7fe      	b.n	8107f0e <rpmsg_virtio_rx_callback+0xa6>
			     "unexpected callback status\n");
		metal_mutex_acquire(&rdev->lock);
 8107f10:	69bb      	ldr	r3, [r7, #24]
 8107f12:	3358      	adds	r3, #88	; 0x58
 8107f14:	4618      	mov	r0, r3
 8107f16:	f7ff fd80 	bl	8107a1a <metal_mutex_acquire>

		/* Return used buffers. */
		rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
 8107f1a:	68fa      	ldr	r2, [r7, #12]
 8107f1c:	897b      	ldrh	r3, [r7, #10]
 8107f1e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8107f20:	69f8      	ldr	r0, [r7, #28]
 8107f22:	f7ff fe42 	bl	8107baa <rpmsg_virtio_return_buffer>

		rp_hdr = (struct rpmsg_hdr *)
			 rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
 8107f26:	f107 020a 	add.w	r2, r7, #10
 8107f2a:	f107 030c 	add.w	r3, r7, #12
 8107f2e:	4619      	mov	r1, r3
 8107f30:	69f8      	ldr	r0, [r7, #28]
 8107f32:	f7ff fe8b 	bl	8107c4c <rpmsg_virtio_get_rx_buffer>
 8107f36:	6278      	str	r0, [r7, #36]	; 0x24
		metal_mutex_release(&rdev->lock);
 8107f38:	69bb      	ldr	r3, [r7, #24]
 8107f3a:	3358      	adds	r3, #88	; 0x58
 8107f3c:	4618      	mov	r0, r3
 8107f3e:	f7ff fd77 	bl	8107a30 <metal_mutex_release>
	while (rp_hdr) {
 8107f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107f44:	2b00      	cmp	r3, #0
 8107f46:	d1af      	bne.n	8107ea8 <rpmsg_virtio_rx_callback+0x40>
 8107f48:	e000      	b.n	8107f4c <rpmsg_virtio_rx_callback+0xe4>
			return;
 8107f4a:	bf00      	nop
	}
}
 8107f4c:	372c      	adds	r7, #44	; 0x2c
 8107f4e:	46bd      	mov	sp, r7
 8107f50:	bd90      	pop	{r4, r7, pc}

08107f52 <rpmsg_virtio_ns_callback>:
#pragma push
#pragma O0
#endif
static int rpmsg_virtio_ns_callback(struct rpmsg_endpoint *ept, void *data,
				    size_t len, uint32_t src, void *priv)
{
 8107f52:	b580      	push	{r7, lr}
 8107f54:	b092      	sub	sp, #72	; 0x48
 8107f56:	af00      	add	r7, sp, #0
 8107f58:	60f8      	str	r0, [r7, #12]
 8107f5a:	60b9      	str	r1, [r7, #8]
 8107f5c:	607a      	str	r2, [r7, #4]
 8107f5e:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev = ept->rdev;
 8107f60:	68fb      	ldr	r3, [r7, #12]
 8107f62:	6a1b      	ldr	r3, [r3, #32]
 8107f64:	647b      	str	r3, [r7, #68]	; 0x44
	struct rpmsg_virtio_device *rvdev = (struct rpmsg_virtio_device *)rdev;
 8107f66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8107f68:	643b      	str	r3, [r7, #64]	; 0x40
	struct metal_io_region *io = rvdev->shbuf_io;
 8107f6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8107f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8107f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
	char name[RPMSG_NAME_SIZE];

	(void)priv;
	(void)src;

	ns_msg = (struct rpmsg_ns_msg *)data;
 8107f70:	68bb      	ldr	r3, [r7, #8]
 8107f72:	63bb      	str	r3, [r7, #56]	; 0x38
	if (len != sizeof(*ns_msg))
 8107f74:	687b      	ldr	r3, [r7, #4]
 8107f76:	2b28      	cmp	r3, #40	; 0x28
 8107f78:	d001      	beq.n	8107f7e <rpmsg_virtio_ns_callback+0x2c>
		/* Returns as the message is corrupted */
		return RPMSG_SUCCESS;
 8107f7a:	2300      	movs	r3, #0
 8107f7c:	e057      	b.n	810802e <rpmsg_virtio_ns_callback+0xdc>
	metal_io_block_read(io,
			    metal_io_virt_to_offset(io, ns_msg->name),
 8107f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	metal_io_block_read(io,
 8107f80:	4619      	mov	r1, r3
 8107f82:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8107f84:	f7ff fce2 	bl	810794c <metal_io_virt_to_offset>
 8107f88:	4601      	mov	r1, r0
 8107f8a:	f107 0210 	add.w	r2, r7, #16
 8107f8e:	2320      	movs	r3, #32
 8107f90:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8107f92:	f7fe fe05 	bl	8106ba0 <metal_io_block_read>
			    &name, sizeof(name));
	dest = ns_msg->addr;
 8107f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107f98:	6a1b      	ldr	r3, [r3, #32]
 8107f9a:	637b      	str	r3, [r7, #52]	; 0x34

	/* check if a Ept has been locally registered */
	metal_mutex_acquire(&rdev->lock);
 8107f9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8107f9e:	3358      	adds	r3, #88	; 0x58
 8107fa0:	4618      	mov	r0, r3
 8107fa2:	f7ff fd3a 	bl	8107a1a <metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
 8107fa6:	f107 0110 	add.w	r1, r7, #16
 8107faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107fac:	f04f 32ff 	mov.w	r2, #4294967295
 8107fb0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8107fb2:	f7ff fb75 	bl	81076a0 <rpmsg_get_endpoint>
 8107fb6:	6338      	str	r0, [r7, #48]	; 0x30

	if (ns_msg->flags & RPMSG_NS_DESTROY) {
 8107fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107fbc:	f003 0301 	and.w	r3, r3, #1
 8107fc0:	2b00      	cmp	r3, #0
 8107fc2:	d017      	beq.n	8107ff4 <rpmsg_virtio_ns_callback+0xa2>
		if (_ept)
 8107fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107fc6:	2b00      	cmp	r3, #0
 8107fc8:	d003      	beq.n	8107fd2 <rpmsg_virtio_ns_callback+0x80>
			_ept->dest_addr = RPMSG_ADDR_ANY;
 8107fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8107fd0:	629a      	str	r2, [r3, #40]	; 0x28
		metal_mutex_release(&rdev->lock);
 8107fd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8107fd4:	3358      	adds	r3, #88	; 0x58
 8107fd6:	4618      	mov	r0, r3
 8107fd8:	f7ff fd2a 	bl	8107a30 <metal_mutex_release>
		if (_ept && _ept->ns_unbind_cb)
 8107fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107fde:	2b00      	cmp	r3, #0
 8107fe0:	d024      	beq.n	810802c <rpmsg_virtio_ns_callback+0xda>
 8107fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107fe6:	2b00      	cmp	r3, #0
 8107fe8:	d020      	beq.n	810802c <rpmsg_virtio_ns_callback+0xda>
			_ept->ns_unbind_cb(ept);
 8107fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107fee:	68f8      	ldr	r0, [r7, #12]
 8107ff0:	4798      	blx	r3
 8107ff2:	e01b      	b.n	810802c <rpmsg_virtio_ns_callback+0xda>
	} else {
		if (!_ept) {
 8107ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ff6:	2b00      	cmp	r3, #0
 8107ff8:	d110      	bne.n	810801c <rpmsg_virtio_ns_callback+0xca>
			 * send callback to application, that can
			 * - create the associated endpoints.
			 * - store information for future use.
			 * - just ignore the request as service not supported.
			 */
			metal_mutex_release(&rdev->lock);
 8107ffa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8107ffc:	3358      	adds	r3, #88	; 0x58
 8107ffe:	4618      	mov	r0, r3
 8108000:	f7ff fd16 	bl	8107a30 <metal_mutex_release>
			if (rdev->ns_bind_cb)
 8108004:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8108006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8108008:	2b00      	cmp	r3, #0
 810800a:	d00f      	beq.n	810802c <rpmsg_virtio_ns_callback+0xda>
				rdev->ns_bind_cb(rdev, name, dest);
 810800c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810800e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8108010:	f107 0110 	add.w	r1, r7, #16
 8108014:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8108016:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8108018:	4798      	blx	r3
 810801a:	e007      	b.n	810802c <rpmsg_virtio_ns_callback+0xda>
		} else {
			_ept->dest_addr = dest;
 810801c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810801e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8108020:	629a      	str	r2, [r3, #40]	; 0x28
			metal_mutex_release(&rdev->lock);
 8108022:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8108024:	3358      	adds	r3, #88	; 0x58
 8108026:	4618      	mov	r0, r3
 8108028:	f7ff fd02 	bl	8107a30 <metal_mutex_release>
		}
	}

	return RPMSG_SUCCESS;
 810802c:	2300      	movs	r3, #0
}
 810802e:	4618      	mov	r0, r3
 8108030:	3748      	adds	r7, #72	; 0x48
 8108032:	46bd      	mov	sp, r7
 8108034:	bd80      	pop	{r7, pc}
	...

08108038 <rpmsg_init_vdev>:
int rpmsg_init_vdev(struct rpmsg_virtio_device *rvdev,
		    struct virtio_device *vdev,
		    rpmsg_ns_bind_cb ns_bind_cb,
		    struct metal_io_region *shm_io,
		    struct rpmsg_virtio_shm_pool *shpool)
{
 8108038:	b580      	push	{r7, lr}
 810803a:	b090      	sub	sp, #64	; 0x40
 810803c:	af02      	add	r7, sp, #8
 810803e:	60f8      	str	r0, [r7, #12]
 8108040:	60b9      	str	r1, [r7, #8]
 8108042:	607a      	str	r2, [r7, #4]
 8108044:	603b      	str	r3, [r7, #0]
	vqcallback callback[RPMSG_NUM_VRINGS];
	unsigned long dev_features;
	int status;
	unsigned int i, role;

	rdev = &rvdev->rdev;
 8108046:	68fb      	ldr	r3, [r7, #12]
 8108048:	633b      	str	r3, [r7, #48]	; 0x30
	memset(rdev, 0, sizeof(*rdev));
 810804a:	2264      	movs	r2, #100	; 0x64
 810804c:	2100      	movs	r1, #0
 810804e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8108050:	f000 fef4 	bl	8108e3c <memset>
	metal_mutex_init(&rdev->lock);
 8108054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108056:	3358      	adds	r3, #88	; 0x58
 8108058:	4618      	mov	r0, r3
 810805a:	f7ff fcd3 	bl	8107a04 <metal_mutex_init>
	rvdev->vdev = vdev;
 810805e:	68fb      	ldr	r3, [r7, #12]
 8108060:	68ba      	ldr	r2, [r7, #8]
 8108062:	665a      	str	r2, [r3, #100]	; 0x64
	rdev->ns_bind_cb = ns_bind_cb;
 8108064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108066:	687a      	ldr	r2, [r7, #4]
 8108068:	65da      	str	r2, [r3, #92]	; 0x5c
	vdev->priv = rvdev;
 810806a:	68bb      	ldr	r3, [r7, #8]
 810806c:	68fa      	ldr	r2, [r7, #12]
 810806e:	625a      	str	r2, [r3, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
 8108070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108072:	4a38      	ldr	r2, [pc, #224]	; (8108154 <rpmsg_init_vdev+0x11c>)
 8108074:	661a      	str	r2, [r3, #96]	; 0x60
	role = rpmsg_virtio_get_role(rvdev);
 8108076:	68f8      	ldr	r0, [r7, #12]
 8108078:	f7ff fd02 	bl	8107a80 <rpmsg_virtio_get_role>
 810807c:	62f8      	str	r0, [r7, #44]	; 0x2c
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	(void)shpool;
	if (role == RPMSG_REMOTE) {
 810807e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108080:	2b01      	cmp	r3, #1
 8108082:	d112      	bne.n	81080aa <rpmsg_init_vdev+0x72>
		vq_names[0] = "tx_vq";
 8108084:	4b34      	ldr	r3, [pc, #208]	; (8108158 <rpmsg_init_vdev+0x120>)
 8108086:	61bb      	str	r3, [r7, #24]
		vq_names[1] = "rx_vq";
 8108088:	4b34      	ldr	r3, [pc, #208]	; (810815c <rpmsg_init_vdev+0x124>)
 810808a:	61fb      	str	r3, [r7, #28]
		callback[0] = rpmsg_virtio_tx_callback;
 810808c:	4b34      	ldr	r3, [pc, #208]	; (8108160 <rpmsg_init_vdev+0x128>)
 810808e:	613b      	str	r3, [r7, #16]
		callback[1] = rpmsg_virtio_rx_callback;
 8108090:	4b34      	ldr	r3, [pc, #208]	; (8108164 <rpmsg_init_vdev+0x12c>)
 8108092:	617b      	str	r3, [r7, #20]
		rvdev->rvq  = vdev->vrings_info[1].vq;
 8108094:	68bb      	ldr	r3, [r7, #8]
 8108096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108098:	3318      	adds	r3, #24
 810809a:	681a      	ldr	r2, [r3, #0]
 810809c:	68fb      	ldr	r3, [r7, #12]
 810809e:	669a      	str	r2, [r3, #104]	; 0x68
		rvdev->svq  = vdev->vrings_info[0].vq;
 81080a0:	68bb      	ldr	r3, [r7, #8]
 81080a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81080a4:	681a      	ldr	r2, [r3, #0]
 81080a6:	68fb      	ldr	r3, [r7, #12]
 81080a8:	66da      	str	r2, [r3, #108]	; 0x6c
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	rvdev->shbuf_io = shm_io;
 81080aa:	68fb      	ldr	r3, [r7, #12]
 81080ac:	683a      	ldr	r2, [r7, #0]
 81080ae:	671a      	str	r2, [r3, #112]	; 0x70

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 81080b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81080b2:	2b01      	cmp	r3, #1
 81080b4:	d102      	bne.n	81080bc <rpmsg_init_vdev+0x84>
		/* wait synchro with the master */
		rpmsg_virtio_wait_remote_ready(rvdev);
 81080b6:	68f8      	ldr	r0, [r7, #12]
 81080b8:	f7ff fded 	bl	8107c96 <rpmsg_virtio_wait_remote_ready>
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	/* Create virtqueues for remote device */
	status = rpmsg_virtio_create_virtqueues(rvdev, 0, RPMSG_NUM_VRINGS,
 81080bc:	f107 0218 	add.w	r2, r7, #24
 81080c0:	f107 0310 	add.w	r3, r7, #16
 81080c4:	9300      	str	r3, [sp, #0]
 81080c6:	4613      	mov	r3, r2
 81080c8:	2202      	movs	r2, #2
 81080ca:	2100      	movs	r1, #0
 81080cc:	68f8      	ldr	r0, [r7, #12]
 81080ce:	f7ff fd19 	bl	8107b04 <rpmsg_virtio_create_virtqueues>
 81080d2:	62b8      	str	r0, [r7, #40]	; 0x28
						vq_names, callback);
	if (status != RPMSG_SUCCESS)
 81080d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81080d6:	2b00      	cmp	r3, #0
 81080d8:	d001      	beq.n	81080de <rpmsg_init_vdev+0xa6>
		return status;
 81080da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81080dc:	e035      	b.n	810814a <rpmsg_init_vdev+0x112>

	/* TODO: can have a virtio function to set the shared memory I/O */
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
 81080de:	2300      	movs	r3, #0
 81080e0:	637b      	str	r3, [r7, #52]	; 0x34
 81080e2:	e00f      	b.n	8108104 <rpmsg_init_vdev+0xcc>
		struct virtqueue *vq;

		vq = vdev->vrings_info[i].vq;
 81080e4:	68bb      	ldr	r3, [r7, #8]
 81080e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 81080e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81080ea:	4613      	mov	r3, r2
 81080ec:	005b      	lsls	r3, r3, #1
 81080ee:	4413      	add	r3, r2
 81080f0:	00db      	lsls	r3, r3, #3
 81080f2:	440b      	add	r3, r1
 81080f4:	681b      	ldr	r3, [r3, #0]
 81080f6:	623b      	str	r3, [r7, #32]
		vq->shm_io = shm_io;
 81080f8:	6a3b      	ldr	r3, [r7, #32]
 81080fa:	683a      	ldr	r2, [r7, #0]
 81080fc:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
 81080fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108100:	3301      	adds	r3, #1
 8108102:	637b      	str	r3, [r7, #52]	; 0x34
 8108104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108106:	2b01      	cmp	r3, #1
 8108108:	d9ec      	bls.n	81080e4 <rpmsg_init_vdev+0xac>
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

	/* Initialize channels and endpoints list */
	metal_list_init(&rdev->endpoints);
 810810a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810810c:	4618      	mov	r0, r3
 810810e:	f7ff fc0c 	bl	810792a <metal_list_init>

	dev_features = rpmsg_virtio_get_features(rvdev);
 8108112:	68f8      	ldr	r0, [r7, #12]
 8108114:	f7ff fce5 	bl	8107ae2 <rpmsg_virtio_get_features>
 8108118:	6278      	str	r0, [r7, #36]	; 0x24

	/*
	 * Create name service announcement endpoint if device supports name
	 * service announcement feature.
	 */
	if ((dev_features & (1 << VIRTIO_RPMSG_F_NS))) {
 810811a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810811c:	f003 0301 	and.w	r3, r3, #1
 8108120:	2b00      	cmp	r3, #0
 8108122:	d011      	beq.n	8108148 <rpmsg_init_vdev+0x110>
		rpmsg_init_ept(&rdev->ns_ept, "NS",
 8108124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108126:	f103 0008 	add.w	r0, r3, #8
 810812a:	2300      	movs	r3, #0
 810812c:	9301      	str	r3, [sp, #4]
 810812e:	4b0e      	ldr	r3, [pc, #56]	; (8108168 <rpmsg_init_vdev+0x130>)
 8108130:	9300      	str	r3, [sp, #0]
 8108132:	2335      	movs	r3, #53	; 0x35
 8108134:	2235      	movs	r2, #53	; 0x35
 8108136:	490d      	ldr	r1, [pc, #52]	; (810816c <rpmsg_init_vdev+0x134>)
 8108138:	f7ff fc85 	bl	8107a46 <rpmsg_init_ept>
			       RPMSG_NS_EPT_ADDR, RPMSG_NS_EPT_ADDR,
			       rpmsg_virtio_ns_callback, NULL);
		(void)rpmsg_register_endpoint(rdev, &rdev->ns_ept);
 810813c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810813e:	3308      	adds	r3, #8
 8108140:	4619      	mov	r1, r3
 8108142:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8108144:	f7ff fb2e 	bl	81077a4 <rpmsg_register_endpoint>
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_SLAVE_ONLY*/

	return status;
 8108148:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 810814a:	4618      	mov	r0, r3
 810814c:	3738      	adds	r7, #56	; 0x38
 810814e:	46bd      	mov	sp, r7
 8108150:	bd80      	pop	{r7, pc}
 8108152:	bf00      	nop
 8108154:	08107d05 	.word	0x08107d05
 8108158:	08109e94 	.word	0x08109e94
 810815c:	08109e9c 	.word	0x08109e9c
 8108160:	08107e55 	.word	0x08107e55
 8108164:	08107e69 	.word	0x08107e69
 8108168:	08107f53 	.word	0x08107f53
 810816c:	08109ea4 	.word	0x08109ea4

08108170 <metal_machine_cache_flush>:
{
  return 0;
}

void metal_machine_cache_flush(void *addr, unsigned int len)
{
 8108170:	b480      	push	{r7}
 8108172:	b083      	sub	sp, #12
 8108174:	af00      	add	r7, sp, #0
 8108176:	6078      	str	r0, [r7, #4]
 8108178:	6039      	str	r1, [r7, #0]
	(void)addr;
	(void)len;
}
 810817a:	bf00      	nop
 810817c:	370c      	adds	r7, #12
 810817e:	46bd      	mov	sp, r7
 8108180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108184:	4770      	bx	lr

08108186 <metal_machine_cache_invalidate>:

void metal_machine_cache_invalidate(void *addr, unsigned int len)
{
 8108186:	b480      	push	{r7}
 8108188:	b083      	sub	sp, #12
 810818a:	af00      	add	r7, sp, #0
 810818c:	6078      	str	r0, [r7, #4]
 810818e:	6039      	str	r1, [r7, #0]
	(void)addr;
	(void)len;
}
 8108190:	bf00      	nop
 8108192:	370c      	adds	r7, #12
 8108194:	46bd      	mov	sp, r7
 8108196:	f85d 7b04 	ldr.w	r7, [sp], #4
 810819a:	4770      	bx	lr

0810819c <metal_machine_io_mem_map>:
{
}

void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
			       size_t size, unsigned int flags)
{
 810819c:	b480      	push	{r7}
 810819e:	b085      	sub	sp, #20
 81081a0:	af00      	add	r7, sp, #0
 81081a2:	60f8      	str	r0, [r7, #12]
 81081a4:	60b9      	str	r1, [r7, #8]
 81081a6:	607a      	str	r2, [r7, #4]
 81081a8:	603b      	str	r3, [r7, #0]
	(void)va;
	(void)pa;
	(void)size;
	(void)flags;

	return va;
 81081aa:	68fb      	ldr	r3, [r7, #12]
}
 81081ac:	4618      	mov	r0, r3
 81081ae:	3714      	adds	r7, #20
 81081b0:	46bd      	mov	sp, r7
 81081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81081b6:	4770      	bx	lr

081081b8 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback *callbacks[])
{
 81081b8:	b590      	push	{r4, r7, lr}
 81081ba:	b08f      	sub	sp, #60	; 0x3c
 81081bc:	af04      	add	r7, sp, #16
 81081be:	60f8      	str	r0, [r7, #12]
 81081c0:	60b9      	str	r1, [r7, #8]
 81081c2:	607a      	str	r2, [r7, #4]
 81081c4:	603b      	str	r3, [r7, #0]
	struct vring_alloc_info *vring_alloc;
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
 81081c6:	68fb      	ldr	r3, [r7, #12]
 81081c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81081ca:	623b      	str	r3, [r7, #32]
	if (nvqs > num_vrings)
 81081cc:	687a      	ldr	r2, [r7, #4]
 81081ce:	6a3b      	ldr	r3, [r7, #32]
 81081d0:	429a      	cmp	r2, r3
 81081d2:	d902      	bls.n	81081da <virtio_create_virtqueues+0x22>
		return -ERROR_VQUEUE_INVLD_PARAM;
 81081d4:	f44f 633c 	mov.w	r3, #3008	; 0xbc0
 81081d8:	e036      	b.n	8108248 <virtio_create_virtqueues+0x90>
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
 81081da:	2300      	movs	r3, #0
 81081dc:	627b      	str	r3, [r7, #36]	; 0x24
 81081de:	e02e      	b.n	810823e <virtio_create_virtqueues+0x86>
		vring_info = &vdev->vrings_info[i];
 81081e0:	68fb      	ldr	r3, [r7, #12]
 81081e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 81081e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81081e6:	4613      	mov	r3, r2
 81081e8:	005b      	lsls	r3, r3, #1
 81081ea:	4413      	add	r3, r2
 81081ec:	00db      	lsls	r3, r3, #3
 81081ee:	440b      	add	r3, r1
 81081f0:	61fb      	str	r3, [r7, #28]

		vring_alloc = &vring_info->info;
 81081f2:	69fb      	ldr	r3, [r7, #28]
 81081f4:	3304      	adds	r3, #4
 81081f6:	61bb      	str	r3, [r7, #24]
			metal_io_block_set(io, offset, 0,
					   vring_size(vring_alloc->num_descs,
						      vring_alloc->align));
		}
#endif
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 81081f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81081fa:	b298      	uxth	r0, r3
 81081fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81081fe:	009b      	lsls	r3, r3, #2
 8108200:	683a      	ldr	r2, [r7, #0]
 8108202:	4413      	add	r3, r2
 8108204:	681c      	ldr	r4, [r3, #0]
				       callbacks[i], vdev->func->notify,
 8108206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108208:	009b      	lsls	r3, r3, #2
 810820a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810820c:	4413      	add	r3, r2
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 810820e:	681b      	ldr	r3, [r3, #0]
				       callbacks[i], vdev->func->notify,
 8108210:	68fa      	ldr	r2, [r7, #12]
 8108212:	6a12      	ldr	r2, [r2, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 8108214:	6a12      	ldr	r2, [r2, #32]
 8108216:	69f9      	ldr	r1, [r7, #28]
 8108218:	6809      	ldr	r1, [r1, #0]
 810821a:	9102      	str	r1, [sp, #8]
 810821c:	9201      	str	r2, [sp, #4]
 810821e:	9300      	str	r3, [sp, #0]
 8108220:	69bb      	ldr	r3, [r7, #24]
 8108222:	4622      	mov	r2, r4
 8108224:	4601      	mov	r1, r0
 8108226:	68f8      	ldr	r0, [r7, #12]
 8108228:	f000 f8f6 	bl	8108418 <virtqueue_create>
 810822c:	6178      	str	r0, [r7, #20]
				       vring_info->vq);
		if (ret)
 810822e:	697b      	ldr	r3, [r7, #20]
 8108230:	2b00      	cmp	r3, #0
 8108232:	d001      	beq.n	8108238 <virtio_create_virtqueues+0x80>
			return ret;
 8108234:	697b      	ldr	r3, [r7, #20]
 8108236:	e007      	b.n	8108248 <virtio_create_virtqueues+0x90>
	for (i = 0; i < nvqs; i++) {
 8108238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810823a:	3301      	adds	r3, #1
 810823c:	627b      	str	r3, [r7, #36]	; 0x24
 810823e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8108240:	687b      	ldr	r3, [r7, #4]
 8108242:	429a      	cmp	r2, r3
 8108244:	d3cc      	bcc.n	81081e0 <virtio_create_virtqueues+0x28>
	}
	return 0;
 8108246:	2300      	movs	r3, #0
}
 8108248:	4618      	mov	r0, r3
 810824a:	372c      	adds	r7, #44	; 0x2c
 810824c:	46bd      	mov	sp, r7
 810824e:	bd90      	pop	{r4, r7, pc}

08108250 <vring_init>:
	return size;
}

static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
 8108250:	b480      	push	{r7}
 8108252:	b085      	sub	sp, #20
 8108254:	af00      	add	r7, sp, #0
 8108256:	60f8      	str	r0, [r7, #12]
 8108258:	60b9      	str	r1, [r7, #8]
 810825a:	607a      	str	r2, [r7, #4]
 810825c:	603b      	str	r3, [r7, #0]
	vr->num = num;
 810825e:	68fb      	ldr	r3, [r7, #12]
 8108260:	68ba      	ldr	r2, [r7, #8]
 8108262:	601a      	str	r2, [r3, #0]
	vr->desc = (struct vring_desc *)p;
 8108264:	68fb      	ldr	r3, [r7, #12]
 8108266:	687a      	ldr	r2, [r7, #4]
 8108268:	605a      	str	r2, [r3, #4]
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
 810826a:	68bb      	ldr	r3, [r7, #8]
 810826c:	011b      	lsls	r3, r3, #4
 810826e:	687a      	ldr	r2, [r7, #4]
 8108270:	441a      	add	r2, r3
 8108272:	68fb      	ldr	r3, [r7, #12]
 8108274:	609a      	str	r2, [r3, #8]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
 8108276:	68fb      	ldr	r3, [r7, #12]
 8108278:	689a      	ldr	r2, [r3, #8]
 810827a:	68bb      	ldr	r3, [r7, #8]
 810827c:	005b      	lsls	r3, r3, #1
 810827e:	4413      	add	r3, r2
 8108280:	3304      	adds	r3, #4
 8108282:	461a      	mov	r2, r3
 8108284:	683b      	ldr	r3, [r7, #0]
 8108286:	4413      	add	r3, r2
	      align - 1) & ~(align - 1));
 8108288:	1c5a      	adds	r2, r3, #1
 810828a:	683b      	ldr	r3, [r7, #0]
 810828c:	425b      	negs	r3, r3
 810828e:	4013      	ands	r3, r2
	vr->used = (struct vring_used *)
 8108290:	461a      	mov	r2, r3
 8108292:	68fb      	ldr	r3, [r7, #12]
 8108294:	60da      	str	r2, [r3, #12]
}
 8108296:	bf00      	nop
 8108298:	3714      	adds	r7, #20
 810829a:	46bd      	mov	sp, r7
 810829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81082a0:	4770      	bx	lr

081082a2 <vring_need_event>:
 * just incremented index from old to new_idx, should we trigger an
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
 81082a2:	b480      	push	{r7}
 81082a4:	b083      	sub	sp, #12
 81082a6:	af00      	add	r7, sp, #0
 81082a8:	4603      	mov	r3, r0
 81082aa:	80fb      	strh	r3, [r7, #6]
 81082ac:	460b      	mov	r3, r1
 81082ae:	80bb      	strh	r3, [r7, #4]
 81082b0:	4613      	mov	r3, r2
 81082b2:	807b      	strh	r3, [r7, #2]
	return (uint16_t)(new_idx - event_idx - 1) <
 81082b4:	88ba      	ldrh	r2, [r7, #4]
 81082b6:	88fb      	ldrh	r3, [r7, #6]
 81082b8:	1ad3      	subs	r3, r2, r3
 81082ba:	b29b      	uxth	r3, r3
 81082bc:	3b01      	subs	r3, #1
 81082be:	b29a      	uxth	r2, r3
	    (uint16_t)(new_idx - old);
 81082c0:	88b9      	ldrh	r1, [r7, #4]
 81082c2:	887b      	ldrh	r3, [r7, #2]
 81082c4:	1acb      	subs	r3, r1, r3
 81082c6:	b29b      	uxth	r3, r3
	return (uint16_t)(new_idx - event_idx - 1) <
 81082c8:	429a      	cmp	r2, r3
 81082ca:	bf34      	ite	cc
 81082cc:	2301      	movcc	r3, #1
 81082ce:	2300      	movcs	r3, #0
 81082d0:	b2db      	uxtb	r3, r3
}
 81082d2:	4618      	mov	r0, r3
 81082d4:	370c      	adds	r7, #12
 81082d6:	46bd      	mov	sp, r7
 81082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81082dc:	4770      	bx	lr

081082de <metal_io_virt>:
{
 81082de:	b480      	push	{r7}
 81082e0:	b083      	sub	sp, #12
 81082e2:	af00      	add	r7, sp, #0
 81082e4:	6078      	str	r0, [r7, #4]
 81082e6:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 81082e8:	687b      	ldr	r3, [r7, #4]
 81082ea:	681b      	ldr	r3, [r3, #0]
		: NULL);
 81082ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 81082f0:	d009      	beq.n	8108306 <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 81082f2:	687b      	ldr	r3, [r7, #4]
 81082f4:	689b      	ldr	r3, [r3, #8]
 81082f6:	683a      	ldr	r2, [r7, #0]
 81082f8:	429a      	cmp	r2, r3
 81082fa:	d804      	bhi.n	8108306 <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 81082fc:	687b      	ldr	r3, [r7, #4]
 81082fe:	681a      	ldr	r2, [r3, #0]
		: NULL);
 8108300:	683b      	ldr	r3, [r7, #0]
 8108302:	4413      	add	r3, r2
 8108304:	e000      	b.n	8108308 <metal_io_virt+0x2a>
 8108306:	2300      	movs	r3, #0
}
 8108308:	4618      	mov	r0, r3
 810830a:	370c      	adds	r7, #12
 810830c:	46bd      	mov	sp, r7
 810830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108312:	4770      	bx	lr

08108314 <metal_io_phys>:
{
 8108314:	b480      	push	{r7}
 8108316:	b085      	sub	sp, #20
 8108318:	af00      	add	r7, sp, #0
 810831a:	6078      	str	r0, [r7, #4]
 810831c:	6039      	str	r1, [r7, #0]
	unsigned long page = (io->page_shift >=
 810831e:	687b      	ldr	r3, [r7, #4]
 8108320:	68db      	ldr	r3, [r3, #12]
			     0 : offset >> io->page_shift);
 8108322:	2b1f      	cmp	r3, #31
 8108324:	d805      	bhi.n	8108332 <metal_io_phys+0x1e>
 8108326:	687b      	ldr	r3, [r7, #4]
 8108328:	68db      	ldr	r3, [r3, #12]
 810832a:	683a      	ldr	r2, [r7, #0]
 810832c:	fa22 f303 	lsr.w	r3, r2, r3
 8108330:	e000      	b.n	8108334 <metal_io_phys+0x20>
 8108332:	2300      	movs	r3, #0
	unsigned long page = (io->page_shift >=
 8108334:	60fb      	str	r3, [r7, #12]
	return (io->physmap != NULL && offset <= io->size
 8108336:	687b      	ldr	r3, [r7, #4]
 8108338:	685b      	ldr	r3, [r3, #4]
		: METAL_BAD_PHYS);
 810833a:	2b00      	cmp	r3, #0
 810833c:	d010      	beq.n	8108360 <metal_io_phys+0x4c>
	return (io->physmap != NULL && offset <= io->size
 810833e:	687b      	ldr	r3, [r7, #4]
 8108340:	689b      	ldr	r3, [r3, #8]
 8108342:	683a      	ldr	r2, [r7, #0]
 8108344:	429a      	cmp	r2, r3
 8108346:	d80b      	bhi.n	8108360 <metal_io_phys+0x4c>
		? io->physmap[page] + (offset & io->page_mask)
 8108348:	687b      	ldr	r3, [r7, #4]
 810834a:	685a      	ldr	r2, [r3, #4]
 810834c:	68fb      	ldr	r3, [r7, #12]
 810834e:	009b      	lsls	r3, r3, #2
 8108350:	4413      	add	r3, r2
 8108352:	681a      	ldr	r2, [r3, #0]
 8108354:	687b      	ldr	r3, [r7, #4]
 8108356:	6919      	ldr	r1, [r3, #16]
 8108358:	683b      	ldr	r3, [r7, #0]
 810835a:	400b      	ands	r3, r1
		: METAL_BAD_PHYS);
 810835c:	4413      	add	r3, r2
 810835e:	e001      	b.n	8108364 <metal_io_phys+0x50>
 8108360:	f04f 33ff 	mov.w	r3, #4294967295
}
 8108364:	4618      	mov	r0, r3
 8108366:	3714      	adds	r7, #20
 8108368:	46bd      	mov	sp, r7
 810836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810836e:	4770      	bx	lr

08108370 <metal_io_phys_to_offset>:
{
 8108370:	b580      	push	{r7, lr}
 8108372:	b084      	sub	sp, #16
 8108374:	af00      	add	r7, sp, #0
 8108376:	6078      	str	r0, [r7, #4]
 8108378:	6039      	str	r1, [r7, #0]
		(io->page_mask == (metal_phys_addr_t)(-1) ?
 810837a:	687b      	ldr	r3, [r7, #4]
 810837c:	691b      	ldr	r3, [r3, #16]
		phys - io->physmap[0] :  phys & io->page_mask);
 810837e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108382:	d105      	bne.n	8108390 <metal_io_phys_to_offset+0x20>
 8108384:	687b      	ldr	r3, [r7, #4]
 8108386:	685b      	ldr	r3, [r3, #4]
 8108388:	681b      	ldr	r3, [r3, #0]
 810838a:	683a      	ldr	r2, [r7, #0]
 810838c:	1ad3      	subs	r3, r2, r3
 810838e:	e003      	b.n	8108398 <metal_io_phys_to_offset+0x28>
 8108390:	687b      	ldr	r3, [r7, #4]
 8108392:	691a      	ldr	r2, [r3, #16]
 8108394:	683b      	ldr	r3, [r7, #0]
 8108396:	4013      	ands	r3, r2
	unsigned long offset =
 8108398:	60fb      	str	r3, [r7, #12]
		if (metal_io_phys(io, offset) == phys)
 810839a:	68f9      	ldr	r1, [r7, #12]
 810839c:	6878      	ldr	r0, [r7, #4]
 810839e:	f7ff ffb9 	bl	8108314 <metal_io_phys>
 81083a2:	4602      	mov	r2, r0
 81083a4:	683b      	ldr	r3, [r7, #0]
 81083a6:	4293      	cmp	r3, r2
 81083a8:	d101      	bne.n	81083ae <metal_io_phys_to_offset+0x3e>
			return offset;
 81083aa:	68fb      	ldr	r3, [r7, #12]
 81083ac:	e00c      	b.n	81083c8 <metal_io_phys_to_offset+0x58>
		offset += io->page_mask + 1;
 81083ae:	687b      	ldr	r3, [r7, #4]
 81083b0:	691a      	ldr	r2, [r3, #16]
 81083b2:	68fb      	ldr	r3, [r7, #12]
 81083b4:	4413      	add	r3, r2
 81083b6:	3301      	adds	r3, #1
 81083b8:	60fb      	str	r3, [r7, #12]
	} while (offset < io->size);
 81083ba:	687b      	ldr	r3, [r7, #4]
 81083bc:	689b      	ldr	r3, [r3, #8]
 81083be:	68fa      	ldr	r2, [r7, #12]
 81083c0:	429a      	cmp	r2, r3
 81083c2:	d3ea      	bcc.n	810839a <metal_io_phys_to_offset+0x2a>
	return METAL_BAD_OFFSET;
 81083c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 81083c8:	4618      	mov	r0, r3
 81083ca:	3710      	adds	r7, #16
 81083cc:	46bd      	mov	sp, r7
 81083ce:	bd80      	pop	{r7, pc}

081083d0 <metal_io_phys_to_virt>:
{
 81083d0:	b580      	push	{r7, lr}
 81083d2:	b082      	sub	sp, #8
 81083d4:	af00      	add	r7, sp, #0
 81083d6:	6078      	str	r0, [r7, #4]
 81083d8:	6039      	str	r1, [r7, #0]
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
 81083da:	6839      	ldr	r1, [r7, #0]
 81083dc:	6878      	ldr	r0, [r7, #4]
 81083de:	f7ff ffc7 	bl	8108370 <metal_io_phys_to_offset>
 81083e2:	4603      	mov	r3, r0
 81083e4:	4619      	mov	r1, r3
 81083e6:	6878      	ldr	r0, [r7, #4]
 81083e8:	f7ff ff79 	bl	81082de <metal_io_virt>
 81083ec:	4603      	mov	r3, r0
}
 81083ee:	4618      	mov	r0, r3
 81083f0:	3708      	adds	r7, #8
 81083f2:	46bd      	mov	sp, r7
 81083f4:	bd80      	pop	{r7, pc}

081083f6 <virtqueue_phys_to_virt>:
static int virtqueue_nused(struct virtqueue *vq);

/* Default implementation of P2V based on libmetal */
static inline void *virtqueue_phys_to_virt(struct virtqueue *vq,
					   metal_phys_addr_t phys)
{
 81083f6:	b580      	push	{r7, lr}
 81083f8:	b084      	sub	sp, #16
 81083fa:	af00      	add	r7, sp, #0
 81083fc:	6078      	str	r0, [r7, #4]
 81083fe:	6039      	str	r1, [r7, #0]
	struct metal_io_region *io = vq->shm_io;
 8108400:	687b      	ldr	r3, [r7, #4]
 8108402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108404:	60fb      	str	r3, [r7, #12]

	return metal_io_phys_to_virt(io, phys);
 8108406:	6839      	ldr	r1, [r7, #0]
 8108408:	68f8      	ldr	r0, [r7, #12]
 810840a:	f7ff ffe1 	bl	81083d0 <metal_io_phys_to_virt>
 810840e:	4603      	mov	r3, r0
}
 8108410:	4618      	mov	r0, r3
 8108412:	3710      	adds	r7, #16
 8108414:	46bd      	mov	sp, r7
 8108416:	bd80      	pop	{r7, pc}

08108418 <virtqueue_create>:
int virtqueue_create(struct virtio_device *virt_dev, unsigned short id,
		     const char *name, struct vring_alloc_info *ring,
		     void (*callback)(struct virtqueue *vq),
		     void (*notify)(struct virtqueue *vq),
		     struct virtqueue *vq)
{
 8108418:	b580      	push	{r7, lr}
 810841a:	b086      	sub	sp, #24
 810841c:	af00      	add	r7, sp, #0
 810841e:	60f8      	str	r0, [r7, #12]
 8108420:	607a      	str	r2, [r7, #4]
 8108422:	603b      	str	r3, [r7, #0]
 8108424:	460b      	mov	r3, r1
 8108426:	817b      	strh	r3, [r7, #10]
	int status = VQUEUE_SUCCESS;
 8108428:	2300      	movs	r3, #0
 810842a:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(ring->num_descs == 0, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(ring->num_descs & (ring->num_descs - 1), status,
		     ERROR_VRING_ALIGN);
	VQ_PARAM_CHK(vq == NULL, status, ERROR_NO_MEM);

	if (status == VQUEUE_SUCCESS) {
 810842c:	697b      	ldr	r3, [r7, #20]
 810842e:	2b00      	cmp	r3, #0
 8108430:	d121      	bne.n	8108476 <virtqueue_create+0x5e>
		vq->vq_dev = virt_dev;
 8108432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108434:	68fa      	ldr	r2, [r7, #12]
 8108436:	601a      	str	r2, [r3, #0]
		vq->vq_name =  name;
 8108438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810843a:	687a      	ldr	r2, [r7, #4]
 810843c:	605a      	str	r2, [r3, #4]
		vq->vq_queue_index = id;
 810843e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108440:	897a      	ldrh	r2, [r7, #10]
 8108442:	811a      	strh	r2, [r3, #8]
		vq->vq_nentries = ring->num_descs;
 8108444:	683b      	ldr	r3, [r7, #0]
 8108446:	891a      	ldrh	r2, [r3, #8]
 8108448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810844a:	815a      	strh	r2, [r3, #10]
		vq->vq_free_cnt = vq->vq_nentries;
 810844c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810844e:	895a      	ldrh	r2, [r3, #10]
 8108450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108452:	851a      	strh	r2, [r3, #40]	; 0x28
		vq->callback = callback;
 8108454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108456:	6a3a      	ldr	r2, [r7, #32]
 8108458:	611a      	str	r2, [r3, #16]
		vq->notify = notify;
 810845a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810845c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810845e:	615a      	str	r2, [r3, #20]

		/* Initialize vring control block in virtqueue. */
		vq_ring_init(vq, (void *)ring->vaddr, ring->align);
 8108460:	683b      	ldr	r3, [r7, #0]
 8108462:	6819      	ldr	r1, [r3, #0]
 8108464:	683b      	ldr	r3, [r7, #0]
 8108466:	685b      	ldr	r3, [r3, #4]
 8108468:	461a      	mov	r2, r3
 810846a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810846c:	f000 f8fb 	bl	8108666 <vq_ring_init>

		/* Disable callbacks - will be enabled by the application
		 * once initialization is completed.
		 */
		virtqueue_disable_cb(vq);
 8108470:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8108472:	f000 f885 	bl	8108580 <virtqueue_disable_cb>
	}

	return (status);
 8108476:	697b      	ldr	r3, [r7, #20]
}
 8108478:	4618      	mov	r0, r3
 810847a:	3718      	adds	r7, #24
 810847c:	46bd      	mov	sp, r7
 810847e:	bd80      	pop	{r7, pc}

08108480 <virtqueue_get_available_buffer>:
 *
 * @return                          - Pointer to available buffer
 */
void *virtqueue_get_available_buffer(struct virtqueue *vq, uint16_t *avail_idx,
				     uint32_t *len)
{
 8108480:	b580      	push	{r7, lr}
 8108482:	b086      	sub	sp, #24
 8108484:	af00      	add	r7, sp, #0
 8108486:	60f8      	str	r0, [r7, #12]
 8108488:	60b9      	str	r1, [r7, #8]
 810848a:	607a      	str	r2, [r7, #4]
	uint16_t head_idx = 0;
 810848c:	2300      	movs	r3, #0
 810848e:	82fb      	strh	r3, [r7, #22]
	void *buffer;

	atomic_thread_fence(memory_order_seq_cst);
 8108490:	f3bf 8f5b 	dmb	ish
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
 8108494:	68fb      	ldr	r3, [r7, #12]
 8108496:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8108498:	68fb      	ldr	r3, [r7, #12]
 810849a:	6a1b      	ldr	r3, [r3, #32]
 810849c:	885b      	ldrh	r3, [r3, #2]
 810849e:	429a      	cmp	r2, r3
 81084a0:	d101      	bne.n	81084a6 <virtqueue_get_available_buffer+0x26>
		return NULL;
 81084a2:	2300      	movs	r3, #0
 81084a4:	e02e      	b.n	8108504 <virtqueue_get_available_buffer+0x84>
	}

	VQUEUE_BUSY(vq);

	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
 81084a6:	68fb      	ldr	r3, [r7, #12]
 81084a8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 81084aa:	1c5a      	adds	r2, r3, #1
 81084ac:	b291      	uxth	r1, r2
 81084ae:	68fa      	ldr	r2, [r7, #12]
 81084b0:	8691      	strh	r1, [r2, #52]	; 0x34
 81084b2:	b21a      	sxth	r2, r3
 81084b4:	68fb      	ldr	r3, [r7, #12]
 81084b6:	895b      	ldrh	r3, [r3, #10]
 81084b8:	3b01      	subs	r3, #1
 81084ba:	b29b      	uxth	r3, r3
 81084bc:	b21b      	sxth	r3, r3
 81084be:	4013      	ands	r3, r2
 81084c0:	b21b      	sxth	r3, r3
 81084c2:	82fb      	strh	r3, [r7, #22]
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
 81084c4:	68fb      	ldr	r3, [r7, #12]
 81084c6:	6a1a      	ldr	r2, [r3, #32]
 81084c8:	8afb      	ldrh	r3, [r7, #22]
 81084ca:	005b      	lsls	r3, r3, #1
 81084cc:	4413      	add	r3, r2
 81084ce:	889a      	ldrh	r2, [r3, #4]
 81084d0:	68bb      	ldr	r3, [r7, #8]
 81084d2:	801a      	strh	r2, [r3, #0]

	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
 81084d4:	68fb      	ldr	r3, [r7, #12]
 81084d6:	69da      	ldr	r2, [r3, #28]
 81084d8:	68bb      	ldr	r3, [r7, #8]
 81084da:	881b      	ldrh	r3, [r3, #0]
 81084dc:	011b      	lsls	r3, r3, #4
 81084de:	4413      	add	r3, r2
 81084e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81084e4:	4613      	mov	r3, r2
 81084e6:	4619      	mov	r1, r3
 81084e8:	68f8      	ldr	r0, [r7, #12]
 81084ea:	f7ff ff84 	bl	81083f6 <virtqueue_phys_to_virt>
 81084ee:	6138      	str	r0, [r7, #16]
	*len = vq->vq_ring.desc[*avail_idx].len;
 81084f0:	68fb      	ldr	r3, [r7, #12]
 81084f2:	69da      	ldr	r2, [r3, #28]
 81084f4:	68bb      	ldr	r3, [r7, #8]
 81084f6:	881b      	ldrh	r3, [r3, #0]
 81084f8:	011b      	lsls	r3, r3, #4
 81084fa:	4413      	add	r3, r2
 81084fc:	689a      	ldr	r2, [r3, #8]
 81084fe:	687b      	ldr	r3, [r7, #4]
 8108500:	601a      	str	r2, [r3, #0]

	VQUEUE_IDLE(vq);

	return buffer;
 8108502:	693b      	ldr	r3, [r7, #16]
}
 8108504:	4618      	mov	r0, r3
 8108506:	3718      	adds	r7, #24
 8108508:	46bd      	mov	sp, r7
 810850a:	bd80      	pop	{r7, pc}

0810850c <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
 810850c:	b480      	push	{r7}
 810850e:	b087      	sub	sp, #28
 8108510:	af00      	add	r7, sp, #0
 8108512:	60f8      	str	r0, [r7, #12]
 8108514:	460b      	mov	r3, r1
 8108516:	607a      	str	r2, [r7, #4]
 8108518:	817b      	strh	r3, [r7, #10]
	struct vring_used_elem *used_desc = NULL;
 810851a:	2300      	movs	r3, #0
 810851c:	617b      	str	r3, [r7, #20]
	uint16_t used_idx;

	if (head_idx > vq->vq_nentries) {
 810851e:	68fb      	ldr	r3, [r7, #12]
 8108520:	895b      	ldrh	r3, [r3, #10]
 8108522:	897a      	ldrh	r2, [r7, #10]
 8108524:	429a      	cmp	r2, r3
 8108526:	d901      	bls.n	810852c <virtqueue_add_consumed_buffer+0x20>
		return ERROR_VRING_NO_BUFF;
 8108528:	4b14      	ldr	r3, [pc, #80]	; (810857c <virtqueue_add_consumed_buffer+0x70>)
 810852a:	e021      	b.n	8108570 <virtqueue_add_consumed_buffer+0x64>
	}

	VQUEUE_BUSY(vq);

	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
 810852c:	68fb      	ldr	r3, [r7, #12]
 810852e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108530:	885b      	ldrh	r3, [r3, #2]
 8108532:	b21a      	sxth	r2, r3
 8108534:	68fb      	ldr	r3, [r7, #12]
 8108536:	895b      	ldrh	r3, [r3, #10]
 8108538:	3b01      	subs	r3, #1
 810853a:	b29b      	uxth	r3, r3
 810853c:	b21b      	sxth	r3, r3
 810853e:	4013      	ands	r3, r2
 8108540:	b21b      	sxth	r3, r3
 8108542:	827b      	strh	r3, [r7, #18]
	used_desc = &vq->vq_ring.used->ring[used_idx];
 8108544:	68fb      	ldr	r3, [r7, #12]
 8108546:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8108548:	8a7b      	ldrh	r3, [r7, #18]
 810854a:	00db      	lsls	r3, r3, #3
 810854c:	4413      	add	r3, r2
 810854e:	3304      	adds	r3, #4
 8108550:	617b      	str	r3, [r7, #20]
	used_desc->id = head_idx;
 8108552:	897a      	ldrh	r2, [r7, #10]
 8108554:	697b      	ldr	r3, [r7, #20]
 8108556:	601a      	str	r2, [r3, #0]
	used_desc->len = len;
 8108558:	697b      	ldr	r3, [r7, #20]
 810855a:	687a      	ldr	r2, [r7, #4]
 810855c:	605a      	str	r2, [r3, #4]

	atomic_thread_fence(memory_order_seq_cst);
 810855e:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
 8108562:	68fb      	ldr	r3, [r7, #12]
 8108564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108566:	885a      	ldrh	r2, [r3, #2]
 8108568:	3201      	adds	r2, #1
 810856a:	b292      	uxth	r2, r2
 810856c:	805a      	strh	r2, [r3, #2]

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
 810856e:	2300      	movs	r3, #0
}
 8108570:	4618      	mov	r0, r3
 8108572:	371c      	adds	r7, #28
 8108574:	46bd      	mov	sp, r7
 8108576:	f85d 7b04 	ldr.w	r7, [sp], #4
 810857a:	4770      	bx	lr
 810857c:	fffff441 	.word	0xfffff441

08108580 <virtqueue_disable_cb>:
 *
 * @param vq           - Pointer to VirtIO queue control block
 *
 */
void virtqueue_disable_cb(struct virtqueue *vq)
{
 8108580:	b480      	push	{r7}
 8108582:	b083      	sub	sp, #12
 8108584:	af00      	add	r7, sp, #0
 8108586:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	if (vq->vq_flags & VIRTQUEUE_FLAG_EVENT_IDX) {
 8108588:	687b      	ldr	r3, [r7, #4]
 810858a:	68db      	ldr	r3, [r3, #12]
 810858c:	f003 0302 	and.w	r3, r3, #2
 8108590:	2b00      	cmp	r3, #0
 8108592:	d010      	beq.n	81085b6 <virtqueue_disable_cb+0x36>
		vring_used_event(&vq->vq_ring) =
		    vq->vq_used_cons_idx - vq->vq_nentries - 1;
 8108594:	687b      	ldr	r3, [r7, #4]
 8108596:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8108598:	687b      	ldr	r3, [r7, #4]
 810859a:	895b      	ldrh	r3, [r3, #10]
 810859c:	1ad3      	subs	r3, r2, r3
 810859e:	b299      	uxth	r1, r3
		vring_used_event(&vq->vq_ring) =
 81085a0:	687b      	ldr	r3, [r7, #4]
 81085a2:	6a1a      	ldr	r2, [r3, #32]
 81085a4:	687b      	ldr	r3, [r7, #4]
 81085a6:	699b      	ldr	r3, [r3, #24]
		    vq->vq_used_cons_idx - vq->vq_nentries - 1;
 81085a8:	3901      	subs	r1, #1
 81085aa:	b289      	uxth	r1, r1
		vring_used_event(&vq->vq_ring) =
 81085ac:	005b      	lsls	r3, r3, #1
 81085ae:	4413      	add	r3, r2
 81085b0:	460a      	mov	r2, r1
 81085b2:	809a      	strh	r2, [r3, #4]
	} else {
		vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
	}

	VQUEUE_IDLE(vq);
}
 81085b4:	e008      	b.n	81085c8 <virtqueue_disable_cb+0x48>
		vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
 81085b6:	687b      	ldr	r3, [r7, #4]
 81085b8:	6a1b      	ldr	r3, [r3, #32]
 81085ba:	881a      	ldrh	r2, [r3, #0]
 81085bc:	687b      	ldr	r3, [r7, #4]
 81085be:	6a1b      	ldr	r3, [r3, #32]
 81085c0:	f042 0201 	orr.w	r2, r2, #1
 81085c4:	b292      	uxth	r2, r2
 81085c6:	801a      	strh	r2, [r3, #0]
}
 81085c8:	bf00      	nop
 81085ca:	370c      	adds	r7, #12
 81085cc:	46bd      	mov	sp, r7
 81085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81085d2:	4770      	bx	lr

081085d4 <virtqueue_kick>:
 * virtqueue_kick - Notifies other side that there is buffer available for it.
 *
 * @param vq      - Pointer to VirtIO queue control block
 */
void virtqueue_kick(struct virtqueue *vq)
{
 81085d4:	b580      	push	{r7, lr}
 81085d6:	b082      	sub	sp, #8
 81085d8:	af00      	add	r7, sp, #0
 81085da:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	/* Ensure updated avail->idx is visible to host. */
	atomic_thread_fence(memory_order_seq_cst);
 81085dc:	f3bf 8f5b 	dmb	ish

	if (vq_ring_must_notify_host(vq))
 81085e0:	6878      	ldr	r0, [r7, #4]
 81085e2:	f000 f885 	bl	81086f0 <vq_ring_must_notify_host>
 81085e6:	4603      	mov	r3, r0
 81085e8:	2b00      	cmp	r3, #0
 81085ea:	d002      	beq.n	81085f2 <virtqueue_kick+0x1e>
		vq_ring_notify_host(vq);
 81085ec:	6878      	ldr	r0, [r7, #4]
 81085ee:	f000 f8b5 	bl	810875c <vq_ring_notify_host>

	vq->vq_queued_cnt = 0;
 81085f2:	687b      	ldr	r3, [r7, #4]
 81085f4:	2200      	movs	r2, #0
 81085f6:	855a      	strh	r2, [r3, #42]	; 0x2a

	VQUEUE_IDLE(vq);
}
 81085f8:	bf00      	nop
 81085fa:	3708      	adds	r7, #8
 81085fc:	46bd      	mov	sp, r7
 81085fe:	bd80      	pop	{r7, pc}

08108600 <virtqueue_get_desc_size>:
 * @param vq            - Pointer to VirtIO queue control block
 *
 * @return              - Descriptor length
 */
uint32_t virtqueue_get_desc_size(struct virtqueue *vq)
{
 8108600:	b480      	push	{r7}
 8108602:	b085      	sub	sp, #20
 8108604:	af00      	add	r7, sp, #0
 8108606:	6078      	str	r0, [r7, #4]
	uint16_t head_idx = 0;
 8108608:	2300      	movs	r3, #0
 810860a:	81fb      	strh	r3, [r7, #14]
	uint16_t avail_idx = 0;
 810860c:	2300      	movs	r3, #0
 810860e:	81bb      	strh	r3, [r7, #12]
	uint32_t len = 0;
 8108610:	2300      	movs	r3, #0
 8108612:	60bb      	str	r3, [r7, #8]

	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
 8108614:	687b      	ldr	r3, [r7, #4]
 8108616:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8108618:	687b      	ldr	r3, [r7, #4]
 810861a:	6a1b      	ldr	r3, [r3, #32]
 810861c:	885b      	ldrh	r3, [r3, #2]
 810861e:	429a      	cmp	r2, r3
 8108620:	d101      	bne.n	8108626 <virtqueue_get_desc_size+0x26>
		return 0;
 8108622:	2300      	movs	r3, #0
 8108624:	e019      	b.n	810865a <virtqueue_get_desc_size+0x5a>
	}

	VQUEUE_BUSY(vq);

	head_idx = vq->vq_available_idx & (vq->vq_nentries - 1);
 8108626:	687b      	ldr	r3, [r7, #4]
 8108628:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 810862a:	b21a      	sxth	r2, r3
 810862c:	687b      	ldr	r3, [r7, #4]
 810862e:	895b      	ldrh	r3, [r3, #10]
 8108630:	3b01      	subs	r3, #1
 8108632:	b29b      	uxth	r3, r3
 8108634:	b21b      	sxth	r3, r3
 8108636:	4013      	ands	r3, r2
 8108638:	b21b      	sxth	r3, r3
 810863a:	81fb      	strh	r3, [r7, #14]
	avail_idx = vq->vq_ring.avail->ring[head_idx];
 810863c:	687b      	ldr	r3, [r7, #4]
 810863e:	6a1a      	ldr	r2, [r3, #32]
 8108640:	89fb      	ldrh	r3, [r7, #14]
 8108642:	005b      	lsls	r3, r3, #1
 8108644:	4413      	add	r3, r2
 8108646:	889b      	ldrh	r3, [r3, #4]
 8108648:	81bb      	strh	r3, [r7, #12]
	len = vq->vq_ring.desc[avail_idx].len;
 810864a:	687b      	ldr	r3, [r7, #4]
 810864c:	69da      	ldr	r2, [r3, #28]
 810864e:	89bb      	ldrh	r3, [r7, #12]
 8108650:	011b      	lsls	r3, r3, #4
 8108652:	4413      	add	r3, r2
 8108654:	689b      	ldr	r3, [r3, #8]
 8108656:	60bb      	str	r3, [r7, #8]

	VQUEUE_IDLE(vq);

	return len;
 8108658:	68bb      	ldr	r3, [r7, #8]
}
 810865a:	4618      	mov	r0, r3
 810865c:	3714      	adds	r7, #20
 810865e:	46bd      	mov	sp, r7
 8108660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108664:	4770      	bx	lr

08108666 <vq_ring_init>:
 *
 * vq_ring_init
 *
 */
static void vq_ring_init(struct virtqueue *vq, void *ring_mem, int alignment)
{
 8108666:	b580      	push	{r7, lr}
 8108668:	b088      	sub	sp, #32
 810866a:	af00      	add	r7, sp, #0
 810866c:	60f8      	str	r0, [r7, #12]
 810866e:	60b9      	str	r1, [r7, #8]
 8108670:	607a      	str	r2, [r7, #4]
	struct vring *vr;
	int i, size;

	size = vq->vq_nentries;
 8108672:	68fb      	ldr	r3, [r7, #12]
 8108674:	895b      	ldrh	r3, [r3, #10]
 8108676:	61bb      	str	r3, [r7, #24]
	vr = &vq->vq_ring;
 8108678:	68fb      	ldr	r3, [r7, #12]
 810867a:	3318      	adds	r3, #24
 810867c:	617b      	str	r3, [r7, #20]

	vring_init(vr, size, (unsigned char *)ring_mem, alignment);
 810867e:	69b9      	ldr	r1, [r7, #24]
 8108680:	687b      	ldr	r3, [r7, #4]
 8108682:	68ba      	ldr	r2, [r7, #8]
 8108684:	6978      	ldr	r0, [r7, #20]
 8108686:	f7ff fde3 	bl	8108250 <vring_init>

	for (i = 0; i < size - 1; i++)
 810868a:	2300      	movs	r3, #0
 810868c:	61fb      	str	r3, [r7, #28]
 810868e:	e00c      	b.n	81086aa <vq_ring_init+0x44>
		vr->desc[i].next = i + 1;
 8108690:	69fb      	ldr	r3, [r7, #28]
 8108692:	b29a      	uxth	r2, r3
 8108694:	697b      	ldr	r3, [r7, #20]
 8108696:	6859      	ldr	r1, [r3, #4]
 8108698:	69fb      	ldr	r3, [r7, #28]
 810869a:	011b      	lsls	r3, r3, #4
 810869c:	440b      	add	r3, r1
 810869e:	3201      	adds	r2, #1
 81086a0:	b292      	uxth	r2, r2
 81086a2:	81da      	strh	r2, [r3, #14]
	for (i = 0; i < size - 1; i++)
 81086a4:	69fb      	ldr	r3, [r7, #28]
 81086a6:	3301      	adds	r3, #1
 81086a8:	61fb      	str	r3, [r7, #28]
 81086aa:	69bb      	ldr	r3, [r7, #24]
 81086ac:	3b01      	subs	r3, #1
 81086ae:	69fa      	ldr	r2, [r7, #28]
 81086b0:	429a      	cmp	r2, r3
 81086b2:	dbed      	blt.n	8108690 <vq_ring_init+0x2a>
	vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
 81086b4:	697b      	ldr	r3, [r7, #20]
 81086b6:	685a      	ldr	r2, [r3, #4]
 81086b8:	69fb      	ldr	r3, [r7, #28]
 81086ba:	011b      	lsls	r3, r3, #4
 81086bc:	4413      	add	r3, r2
 81086be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 81086c2:	81da      	strh	r2, [r3, #14]
}
 81086c4:	bf00      	nop
 81086c6:	3720      	adds	r7, #32
 81086c8:	46bd      	mov	sp, r7
 81086ca:	bd80      	pop	{r7, pc}

081086cc <virtqueue_notification>:
 *
 * virtqueue_interrupt
 *
 */
void virtqueue_notification(struct virtqueue *vq)
{
 81086cc:	b580      	push	{r7, lr}
 81086ce:	b082      	sub	sp, #8
 81086d0:	af00      	add	r7, sp, #0
 81086d2:	6078      	str	r0, [r7, #4]
	atomic_thread_fence(memory_order_seq_cst);
 81086d4:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
 81086d8:	687b      	ldr	r3, [r7, #4]
 81086da:	691b      	ldr	r3, [r3, #16]
 81086dc:	2b00      	cmp	r3, #0
 81086de:	d003      	beq.n	81086e8 <virtqueue_notification+0x1c>
		vq->callback(vq);
 81086e0:	687b      	ldr	r3, [r7, #4]
 81086e2:	691b      	ldr	r3, [r3, #16]
 81086e4:	6878      	ldr	r0, [r7, #4]
 81086e6:	4798      	blx	r3
}
 81086e8:	bf00      	nop
 81086ea:	3708      	adds	r7, #8
 81086ec:	46bd      	mov	sp, r7
 81086ee:	bd80      	pop	{r7, pc}

081086f0 <vq_ring_must_notify_host>:
 *
 * vq_ring_must_notify_host
 *
 */
static int vq_ring_must_notify_host(struct virtqueue *vq)
{
 81086f0:	b580      	push	{r7, lr}
 81086f2:	b084      	sub	sp, #16
 81086f4:	af00      	add	r7, sp, #0
 81086f6:	6078      	str	r0, [r7, #4]
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_flags & VIRTQUEUE_FLAG_EVENT_IDX) {
 81086f8:	687b      	ldr	r3, [r7, #4]
 81086fa:	68db      	ldr	r3, [r3, #12]
 81086fc:	f003 0302 	and.w	r3, r3, #2
 8108700:	2b00      	cmp	r3, #0
 8108702:	d01d      	beq.n	8108740 <vq_ring_must_notify_host+0x50>
		new_idx = vq->vq_ring.avail->idx;
 8108704:	687b      	ldr	r3, [r7, #4]
 8108706:	6a1b      	ldr	r3, [r3, #32]
 8108708:	885b      	ldrh	r3, [r3, #2]
 810870a:	81fb      	strh	r3, [r7, #14]
		prev_idx = new_idx - vq->vq_queued_cnt;
 810870c:	687b      	ldr	r3, [r7, #4]
 810870e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8108710:	89fa      	ldrh	r2, [r7, #14]
 8108712:	1ad3      	subs	r3, r2, r3
 8108714:	81bb      	strh	r3, [r7, #12]
		event_idx = vring_avail_event(&vq->vq_ring);
 8108716:	687b      	ldr	r3, [r7, #4]
 8108718:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810871a:	687b      	ldr	r3, [r7, #4]
 810871c:	699b      	ldr	r3, [r3, #24]
 810871e:	00db      	lsls	r3, r3, #3
 8108720:	4413      	add	r3, r2
 8108722:	685b      	ldr	r3, [r3, #4]
 8108724:	817b      	strh	r3, [r7, #10]

		return (vring_need_event(event_idx, new_idx, prev_idx) != 0);
 8108726:	89ba      	ldrh	r2, [r7, #12]
 8108728:	89f9      	ldrh	r1, [r7, #14]
 810872a:	897b      	ldrh	r3, [r7, #10]
 810872c:	4618      	mov	r0, r3
 810872e:	f7ff fdb8 	bl	81082a2 <vring_need_event>
 8108732:	4603      	mov	r3, r0
 8108734:	2b00      	cmp	r3, #0
 8108736:	bf14      	ite	ne
 8108738:	2301      	movne	r3, #1
 810873a:	2300      	moveq	r3, #0
 810873c:	b2db      	uxtb	r3, r3
 810873e:	e009      	b.n	8108754 <vq_ring_must_notify_host+0x64>
	}

	return ((vq->vq_ring.used->flags & VRING_USED_F_NO_NOTIFY) == 0);
 8108740:	687b      	ldr	r3, [r7, #4]
 8108742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108744:	881b      	ldrh	r3, [r3, #0]
 8108746:	f003 0301 	and.w	r3, r3, #1
 810874a:	2b00      	cmp	r3, #0
 810874c:	bf0c      	ite	eq
 810874e:	2301      	moveq	r3, #1
 8108750:	2300      	movne	r3, #0
 8108752:	b2db      	uxtb	r3, r3
}
 8108754:	4618      	mov	r0, r3
 8108756:	3710      	adds	r7, #16
 8108758:	46bd      	mov	sp, r7
 810875a:	bd80      	pop	{r7, pc}

0810875c <vq_ring_notify_host>:
 *
 * vq_ring_notify_host
 *
 */
static void vq_ring_notify_host(struct virtqueue *vq)
{
 810875c:	b580      	push	{r7, lr}
 810875e:	b082      	sub	sp, #8
 8108760:	af00      	add	r7, sp, #0
 8108762:	6078      	str	r0, [r7, #4]
	if (vq->notify)
 8108764:	687b      	ldr	r3, [r7, #4]
 8108766:	695b      	ldr	r3, [r3, #20]
 8108768:	2b00      	cmp	r3, #0
 810876a:	d003      	beq.n	8108774 <vq_ring_notify_host+0x18>
		vq->notify(vq);
 810876c:	687b      	ldr	r3, [r7, #4]
 810876e:	695b      	ldr	r3, [r3, #20]
 8108770:	6878      	ldr	r0, [r7, #4]
 8108772:	4798      	blx	r3
}
 8108774:	bf00      	nop
 8108776:	3708      	adds	r7, #8
 8108778:	46bd      	mov	sp, r7
 810877a:	bd80      	pop	{r7, pc}

0810877c <HAL_HSEM_FreeCallback>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 810877c:	b580      	push	{r7, lr}
 810877e:	b082      	sub	sp, #8
 8108780:	af00      	add	r7, sp, #0
 8108782:	6078      	str	r0, [r7, #4]

  /* USER CODE END HSEM_FREE_CALLBACK */

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SemMask);
  msg_received = RX_NEW_MSG;
 8108784:	4b04      	ldr	r3, [pc, #16]	; (8108798 <HAL_HSEM_FreeCallback+0x1c>)
 8108786:	2201      	movs	r2, #1
 8108788:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN PRE_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END PRE_HSEM_FREE_CALLBACK_CM4 */

  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810878a:	2001      	movs	r0, #1
 810878c:	f7f8 fe9a 	bl	81014c4 <HAL_HSEM_ActivateNotification>

  /* USER CODE BEGIN POST_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END POST_HSEM_FREE_CALLBACK_CM4 */
#endif
}
 8108790:	bf00      	nop
 8108792:	3708      	adds	r7, #8
 8108794:	46bd      	mov	sp, r7
 8108796:	bd80      	pop	{r7, pc}
 8108798:	10004afc 	.word	0x10004afc

0810879c <MAILBOX_Init>:
  * @brief  Initialize MAILBOX with HSEM peripheral
  * @param  None
  * @retval : Operation result
  */
int MAILBOX_Init(void)
{
 810879c:	b580      	push	{r7, lr}
 810879e:	b082      	sub	sp, #8
 81087a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MAILBOX_INIT */

  /* USER CODE END MAILBOX_INIT */
  __HAL_RCC_HSEM_CLK_ENABLE();
 81087a2:	4b0b      	ldr	r3, [pc, #44]	; (81087d0 <MAILBOX_Init+0x34>)
 81087a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81087a8:	4a09      	ldr	r2, [pc, #36]	; (81087d0 <MAILBOX_Init+0x34>)
 81087aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81087ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81087b2:	4b07      	ldr	r3, [pc, #28]	; (81087d0 <MAILBOX_Init+0x34>)
 81087b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81087b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81087bc:	607b      	str	r3, [r7, #4]
 81087be:	687b      	ldr	r3, [r7, #4]

    /* USER CODE BEGIN MAILBOX_INIT_CM4 */

    /* USER CODE END MAILBOX_INIT_CM4 */

  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81087c0:	2001      	movs	r0, #1
 81087c2:	f7f8 fe7f 	bl	81014c4 <HAL_HSEM_ActivateNotification>
  /* USER CODE BEGIN POST_MAILBOX_INIT_CM4 */

  /* USER CODE END POST_MAILBOX_INIT_CM4 */
#endif

  return 0;
 81087c6:	2300      	movs	r3, #0
}
 81087c8:	4618      	mov	r0, r3
 81087ca:	3708      	adds	r7, #8
 81087cc:	46bd      	mov	sp, r7
 81087ce:	bd80      	pop	{r7, pc}
 81087d0:	58024400 	.word	0x58024400

081087d4 <MAILBOX_Poll>:
  * @brief  Initialize MAILBOX with HSEM peripheral
  * @param  virtio device
  * @retval : Operation result
  */
int MAILBOX_Poll(struct virtio_device *vdev)
{
 81087d4:	b580      	push	{r7, lr}
 81087d6:	b082      	sub	sp, #8
 81087d8:	af00      	add	r7, sp, #0
 81087da:	6078      	str	r0, [r7, #4]
  /* If we got an interrupt, ask for the corresponding virtqueue processing */

  if (msg_received == RX_NEW_MSG)
 81087dc:	4b09      	ldr	r3, [pc, #36]	; (8108804 <MAILBOX_Poll+0x30>)
 81087de:	681b      	ldr	r3, [r3, #0]
 81087e0:	2b01      	cmp	r3, #1
 81087e2:	d108      	bne.n	81087f6 <MAILBOX_Poll+0x22>

    /* USER CODE BEGIN PRE_NEW_MSG_CM4 */

    /* USER CODE END PRE_NEW_MSG_CM4 */

    rproc_virtio_notified(vdev, VRING1_ID);
 81087e4:	2101      	movs	r1, #1
 81087e6:	6878      	ldr	r0, [r7, #4]
 81087e8:	f7fe fd27 	bl	810723a <rproc_virtio_notified>

    /* USER CODE BEGIN POST_NEW_MSG_CM4 */

    /* USER CODE END POST_NEW_MSG_CM4 */
#endif
    msg_received = RX_NO_MSG;
 81087ec:	4b05      	ldr	r3, [pc, #20]	; (8108804 <MAILBOX_Poll+0x30>)
 81087ee:	2200      	movs	r2, #0
 81087f0:	601a      	str	r2, [r3, #0]
    return 0;
 81087f2:	2300      	movs	r3, #0
 81087f4:	e001      	b.n	81087fa <MAILBOX_Poll+0x26>
  }

    /* USER CODE BEGIN NO_MSG */

    /* USER CODE END NO_MSG */
  return -EAGAIN;
 81087f6:	f06f 030a 	mvn.w	r3, #10
}
 81087fa:	4618      	mov	r0, r3
 81087fc:	3708      	adds	r7, #8
 81087fe:	46bd      	mov	sp, r7
 8108800:	bd80      	pop	{r7, pc}
 8108802:	bf00      	nop
 8108804:	10004afc 	.word	0x10004afc

08108808 <MAILBOX_Notify>:
  * @brief  Callback function called by OpenAMP MW to notify message processing
  * @param  VRING id
  * @retval Operation result
  */
int MAILBOX_Notify(void *priv, uint32_t id)
{
 8108808:	b580      	push	{r7, lr}
 810880a:	b082      	sub	sp, #8
 810880c:	af00      	add	r7, sp, #0
 810880e:	6078      	str	r0, [r7, #4]
 8108810:	6039      	str	r1, [r7, #0]

  /* USER CODE BEGIN  PRE_MAILBOX_NOTIFY_CM4 */

  /* USER CODE END PRE_MAILBOX_NOTIFY_CM4 */

  HAL_HSEM_FastTake(HSEM_ID_1);
 8108812:	2001      	movs	r0, #1
 8108814:	f7f8 fe28 	bl	8101468 <HAL_HSEM_FastTake>
  HAL_HSEM_Release(HSEM_ID_1,0);
 8108818:	2100      	movs	r1, #0
 810881a:	2001      	movs	r0, #1
 810881c:	f7f8 fe3e 	bl	810149c <HAL_HSEM_Release>
  /* USER CODE BEGIN  POST_MAILBOX_NOTIFY_CM4 */

  /* USER CODE END POST_MAILBOX_NOTIFY_CM4 */
#endif

  return 0;
 8108820:	2300      	movs	r3, #0
}
 8108822:	4618      	mov	r0, r3
 8108824:	3708      	adds	r7, #8
 8108826:	46bd      	mov	sp, r7
 8108828:	bd80      	pop	{r7, pc}

0810882a <metal_device_io_region>:
 * @param[in]	index		Region index.
 * @return I/O accessor handle, or NULL on failure.
 */
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned index)
{
 810882a:	b480      	push	{r7}
 810882c:	b083      	sub	sp, #12
 810882e:	af00      	add	r7, sp, #0
 8108830:	6078      	str	r0, [r7, #4]
 8108832:	6039      	str	r1, [r7, #0]
	return (index < device->num_regions
 8108834:	687b      	ldr	r3, [r7, #4]
 8108836:	689b      	ldr	r3, [r3, #8]
		? &device->regions[index]
		: NULL);
 8108838:	683a      	ldr	r2, [r7, #0]
 810883a:	429a      	cmp	r2, r3
 810883c:	d209      	bcs.n	8108852 <metal_device_io_region+0x28>
 810883e:	683a      	ldr	r2, [r7, #0]
 8108840:	4613      	mov	r3, r2
 8108842:	005b      	lsls	r3, r3, #1
 8108844:	4413      	add	r3, r2
 8108846:	011b      	lsls	r3, r3, #4
 8108848:	3308      	adds	r3, #8
 810884a:	687a      	ldr	r2, [r7, #4]
 810884c:	4413      	add	r3, r2
 810884e:	3304      	adds	r3, #4
 8108850:	e000      	b.n	8108854 <metal_device_io_region+0x2a>
 8108852:	2300      	movs	r3, #0
}
 8108854:	4618      	mov	r0, r3
 8108856:	370c      	adds	r7, #12
 8108858:	46bd      	mov	sp, r7
 810885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810885e:	4770      	bx	lr

08108860 <OPENAMP_shmem_init>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

static int OPENAMP_shmem_init(int RPMsgRole)
{
 8108860:	b590      	push	{r4, r7, lr}
 8108862:	b08d      	sub	sp, #52	; 0x34
 8108864:	af04      	add	r7, sp, #16
 8108866:	6078      	str	r0, [r7, #4]
  int status = 0;
 8108868:	2300      	movs	r3, #0
 810886a:	61fb      	str	r3, [r7, #28]
  struct metal_device *device = NULL;
 810886c:	2300      	movs	r3, #0
 810886e:	61bb      	str	r3, [r7, #24]
  struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
 8108870:	4a41      	ldr	r2, [pc, #260]	; (8108978 <OPENAMP_shmem_init+0x118>)
 8108872:	f107 0310 	add.w	r3, r7, #16
 8108876:	e892 0003 	ldmia.w	r2, {r0, r1}
 810887a:	e883 0003 	stmia.w	r3, {r0, r1}
  void* rsc_tab_addr = NULL;
 810887e:	2300      	movs	r3, #0
 8108880:	60fb      	str	r3, [r7, #12]
  int rsc_size = 0;
 8108882:	2300      	movs	r3, #0
 8108884:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN PRE_LIB_METAL_INIT */

  /* USER CODE END  PRE_LIB_METAL_INIT */
  metal_init(&metal_params);
 8108886:	f107 0310 	add.w	r3, r7, #16
 810888a:	4618      	mov	r0, r3
 810888c:	f7fe f8ec 	bl	8106a68 <metal_init>

  status = metal_register_generic_device(&shm_device);
 8108890:	483a      	ldr	r0, [pc, #232]	; (810897c <OPENAMP_shmem_init+0x11c>)
 8108892:	f7fd ff91 	bl	81067b8 <metal_register_generic_device>
 8108896:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
 8108898:	69fb      	ldr	r3, [r7, #28]
 810889a:	2b00      	cmp	r3, #0
 810889c:	d001      	beq.n	81088a2 <OPENAMP_shmem_init+0x42>
    return status;
 810889e:	69fb      	ldr	r3, [r7, #28]
 81088a0:	e066      	b.n	8108970 <OPENAMP_shmem_init+0x110>
  }

  status = metal_device_open("generic", SHM_DEVICE_NAME, &device);
 81088a2:	f107 0318 	add.w	r3, r7, #24
 81088a6:	461a      	mov	r2, r3
 81088a8:	4935      	ldr	r1, [pc, #212]	; (8108980 <OPENAMP_shmem_init+0x120>)
 81088aa:	4836      	ldr	r0, [pc, #216]	; (8108984 <OPENAMP_shmem_init+0x124>)
 81088ac:	f7fd ff46 	bl	810673c <metal_device_open>
 81088b0:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
 81088b2:	69fb      	ldr	r3, [r7, #28]
 81088b4:	2b00      	cmp	r3, #0
 81088b6:	d001      	beq.n	81088bc <OPENAMP_shmem_init+0x5c>
    return status;
 81088b8:	69fb      	ldr	r3, [r7, #28]
 81088ba:	e059      	b.n	8108970 <OPENAMP_shmem_init+0x110>
  }

  shm_physmap = SHM_START_ADDRESS;
 81088bc:	4a32      	ldr	r2, [pc, #200]	; (8108988 <OPENAMP_shmem_init+0x128>)
 81088be:	4b33      	ldr	r3, [pc, #204]	; (810898c <OPENAMP_shmem_init+0x12c>)
 81088c0:	601a      	str	r2, [r3, #0]
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
 81088c2:	69bb      	ldr	r3, [r7, #24]
 81088c4:	f103 000c 	add.w	r0, r3, #12
                SHM_SIZE, -1, 0, NULL);
 81088c8:	4a31      	ldr	r2, [pc, #196]	; (8108990 <OPENAMP_shmem_init+0x130>)
 81088ca:	4b2f      	ldr	r3, [pc, #188]	; (8108988 <OPENAMP_shmem_init+0x128>)
 81088cc:	1ad3      	subs	r3, r2, r3
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
 81088ce:	461a      	mov	r2, r3
 81088d0:	2300      	movs	r3, #0
 81088d2:	9302      	str	r3, [sp, #8]
 81088d4:	2300      	movs	r3, #0
 81088d6:	9301      	str	r3, [sp, #4]
 81088d8:	f04f 33ff 	mov.w	r3, #4294967295
 81088dc:	9300      	str	r3, [sp, #0]
 81088de:	4613      	mov	r3, r2
 81088e0:	4a2a      	ldr	r2, [pc, #168]	; (810898c <OPENAMP_shmem_init+0x12c>)
 81088e2:	4929      	ldr	r1, [pc, #164]	; (8108988 <OPENAMP_shmem_init+0x128>)
 81088e4:	f7fe f90d 	bl	8106b02 <metal_io_init>

  /* USER CODE BEGIN PRE_SHM_IO_INIT */

  /* USER CODE END PRE_SHM_IO_INIT */
  shm_io = metal_device_io_region(device, 0);
 81088e8:	69bb      	ldr	r3, [r7, #24]
 81088ea:	2100      	movs	r1, #0
 81088ec:	4618      	mov	r0, r3
 81088ee:	f7ff ff9c 	bl	810882a <metal_device_io_region>
 81088f2:	4603      	mov	r3, r0
 81088f4:	4a27      	ldr	r2, [pc, #156]	; (8108994 <OPENAMP_shmem_init+0x134>)
 81088f6:	6013      	str	r3, [r2, #0]
  if (shm_io == NULL) {
 81088f8:	4b26      	ldr	r3, [pc, #152]	; (8108994 <OPENAMP_shmem_init+0x134>)
 81088fa:	681b      	ldr	r3, [r3, #0]
 81088fc:	2b00      	cmp	r3, #0
 81088fe:	d102      	bne.n	8108906 <OPENAMP_shmem_init+0xa6>
    return -1;
 8108900:	f04f 33ff 	mov.w	r3, #4294967295
 8108904:	e034      	b.n	8108970 <OPENAMP_shmem_init+0x110>
  /* USER CODE BEGIN POST_SHM_IO_INIT */

  /* USER CODE END POST_SHM_IO_INIT */

  /* Initialize resources table variables */
  resource_table_init(RPMsgRole, &rsc_tab_addr, &rsc_size);
 8108906:	f107 0208 	add.w	r2, r7, #8
 810890a:	f107 030c 	add.w	r3, r7, #12
 810890e:	4619      	mov	r1, r3
 8108910:	6878      	ldr	r0, [r7, #4]
 8108912:	f000 f905 	bl	8108b20 <resource_table_init>
  rsc_table = (struct shared_resource_table *)rsc_tab_addr;
 8108916:	68fb      	ldr	r3, [r7, #12]
 8108918:	4a1f      	ldr	r2, [pc, #124]	; (8108998 <OPENAMP_shmem_init+0x138>)
 810891a:	6013      	str	r3, [r2, #0]
  if (!rsc_table)
 810891c:	4b1e      	ldr	r3, [pc, #120]	; (8108998 <OPENAMP_shmem_init+0x138>)
 810891e:	681b      	ldr	r3, [r3, #0]
 8108920:	2b00      	cmp	r3, #0
 8108922:	d102      	bne.n	810892a <OPENAMP_shmem_init+0xca>
  {
    return -1;
 8108924:	f04f 33ff 	mov.w	r3, #4294967295
 8108928:	e022      	b.n	8108970 <OPENAMP_shmem_init+0x110>

  /* USER CODE BEGIN POST_RSC_TABLE_INIT */

  /* USER CODE END  POST_RSC_TABLE_INIT */

  metal_io_init(&device->regions[1], rsc_table,
 810892a:	69bb      	ldr	r3, [r7, #24]
 810892c:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8108930:	4b19      	ldr	r3, [pc, #100]	; (8108998 <OPENAMP_shmem_init+0x138>)
 8108932:	6819      	ldr	r1, [r3, #0]
 8108934:	4b18      	ldr	r3, [pc, #96]	; (8108998 <OPENAMP_shmem_init+0x138>)
 8108936:	681a      	ldr	r2, [r3, #0]
 8108938:	68bb      	ldr	r3, [r7, #8]
 810893a:	461c      	mov	r4, r3
 810893c:	2300      	movs	r3, #0
 810893e:	9302      	str	r3, [sp, #8]
 8108940:	2300      	movs	r3, #0
 8108942:	9301      	str	r3, [sp, #4]
 8108944:	f04f 33ff 	mov.w	r3, #4294967295
 8108948:	9300      	str	r3, [sp, #0]
 810894a:	4623      	mov	r3, r4
 810894c:	f7fe f8d9 	bl	8106b02 <metal_io_init>
               (metal_phys_addr_t *)rsc_table, rsc_size, -1U, 0, NULL);

  /* USER CODE BEGIN POST_METAL_IO_INIT */

  /* USER CODE END  POST_METAL_IO_INIT */
  rsc_io = metal_device_io_region(device, 1);
 8108950:	69bb      	ldr	r3, [r7, #24]
 8108952:	2101      	movs	r1, #1
 8108954:	4618      	mov	r0, r3
 8108956:	f7ff ff68 	bl	810882a <metal_device_io_region>
 810895a:	4603      	mov	r3, r0
 810895c:	4a0f      	ldr	r2, [pc, #60]	; (810899c <OPENAMP_shmem_init+0x13c>)
 810895e:	6013      	str	r3, [r2, #0]
  if (rsc_io == NULL) {
 8108960:	4b0e      	ldr	r3, [pc, #56]	; (810899c <OPENAMP_shmem_init+0x13c>)
 8108962:	681b      	ldr	r3, [r3, #0]
 8108964:	2b00      	cmp	r3, #0
 8108966:	d102      	bne.n	810896e <OPENAMP_shmem_init+0x10e>
    return -1;
 8108968:	f04f 33ff 	mov.w	r3, #4294967295
 810896c:	e000      	b.n	8108970 <OPENAMP_shmem_init+0x110>
  }

  /* USER CODE BEGIN POST_RSC_IO_INIT */

  /* USER CODE END  POST_RSC_IO_INIT */
  return 0;
 810896e:	2300      	movs	r3, #0
}
 8108970:	4618      	mov	r0, r3
 8108972:	3724      	adds	r7, #36	; 0x24
 8108974:	46bd      	mov	sp, r7
 8108976:	bd90      	pop	{r4, r7, pc}
 8108978:	08109ebc 	.word	0x08109ebc
 810897c:	10000040 	.word	0x10000040
 8108980:	08109ea8 	.word	0x08109ea8
 8108984:	08109eb4 	.word	0x08109eb4
 8108988:	38000400 	.word	0x38000400
 810898c:	10004b90 	.word	0x10004b90
 8108990:	38010000 	.word	0x38010000
 8108994:	10004b00 	.word	0x10004b00
 8108998:	10004b08 	.word	0x10004b08
 810899c:	10004b04 	.word	0x10004b04

081089a0 <MX_OPENAMP_Init>:

int MX_OPENAMP_Init(int RPMsgRole, rpmsg_ns_bind_cb ns_bind_cb)
{
 81089a0:	b590      	push	{r4, r7, lr}
 81089a2:	b08b      	sub	sp, #44	; 0x2c
 81089a4:	af04      	add	r7, sp, #16
 81089a6:	6078      	str	r0, [r7, #4]
 81089a8:	6039      	str	r1, [r7, #0]
  struct fw_rsc_vdev_vring *vring_rsc = NULL;
 81089aa:	2300      	movs	r3, #0
 81089ac:	617b      	str	r3, [r7, #20]
  struct virtio_device *vdev = NULL;
 81089ae:	2300      	movs	r3, #0
 81089b0:	613b      	str	r3, [r7, #16]
  int status = 0;
 81089b2:	2300      	movs	r3, #0
 81089b4:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MAILBOX_Init */

  /* USER CODE END MAIL_BOX_Init */

  MAILBOX_Init();
 81089b6:	f7ff fef1 	bl	810879c <MAILBOX_Init>

  /* Libmetal Initilalization */
  status = OPENAMP_shmem_init(RPMsgRole);
 81089ba:	6878      	ldr	r0, [r7, #4]
 81089bc:	f7ff ff50 	bl	8108860 <OPENAMP_shmem_init>
 81089c0:	60f8      	str	r0, [r7, #12]
  if(status)
 81089c2:	68fb      	ldr	r3, [r7, #12]
 81089c4:	2b00      	cmp	r3, #0
 81089c6:	d001      	beq.n	81089cc <MX_OPENAMP_Init+0x2c>
  {
    return status;
 81089c8:	68fb      	ldr	r3, [r7, #12]
 81089ca:	e06a      	b.n	8108aa2 <MX_OPENAMP_Init+0x102>
  }

  /* USER CODE BEGIN  PRE_VIRTIO_INIT */

  /* USER CODE END PRE_VIRTIO_INIT */
  vdev = rproc_virtio_create_vdev(RPMsgRole, VDEV_ID, &rsc_table->vdev,
 81089cc:	6878      	ldr	r0, [r7, #4]
 81089ce:	4b37      	ldr	r3, [pc, #220]	; (8108aac <MX_OPENAMP_Init+0x10c>)
 81089d0:	681b      	ldr	r3, [r3, #0]
 81089d2:	f103 0218 	add.w	r2, r3, #24
 81089d6:	4b36      	ldr	r3, [pc, #216]	; (8108ab0 <MX_OPENAMP_Init+0x110>)
 81089d8:	681b      	ldr	r3, [r3, #0]
 81089da:	2100      	movs	r1, #0
 81089dc:	9102      	str	r1, [sp, #8]
 81089de:	4935      	ldr	r1, [pc, #212]	; (8108ab4 <MX_OPENAMP_Init+0x114>)
 81089e0:	9101      	str	r1, [sp, #4]
 81089e2:	2100      	movs	r1, #0
 81089e4:	9100      	str	r1, [sp, #0]
 81089e6:	21ff      	movs	r1, #255	; 0xff
 81089e8:	f7fe fb48 	bl	810707c <rproc_virtio_create_vdev>
 81089ec:	6138      	str	r0, [r7, #16]
                                  rsc_io, NULL, MAILBOX_Notify, NULL);
  if (vdev == NULL)
 81089ee:	693b      	ldr	r3, [r7, #16]
 81089f0:	2b00      	cmp	r3, #0
 81089f2:	d102      	bne.n	81089fa <MX_OPENAMP_Init+0x5a>
  {
    return -1;
 81089f4:	f04f 33ff 	mov.w	r3, #4294967295
 81089f8:	e053      	b.n	8108aa2 <MX_OPENAMP_Init+0x102>
  }

  rproc_virtio_wait_remote_ready(vdev);
 81089fa:	6938      	ldr	r0, [r7, #16]
 81089fc:	f7fe fc59 	bl	81072b2 <rproc_virtio_wait_remote_ready>

  /* USER CODE BEGIN  POST_VIRTIO_INIT */

  /* USER CODE END POST_VIRTIO_INIT */
  vring_rsc = &rsc_table->vring0;
 8108a00:	4b2a      	ldr	r3, [pc, #168]	; (8108aac <MX_OPENAMP_Init+0x10c>)
 8108a02:	681b      	ldr	r3, [r3, #0]
 8108a04:	3334      	adds	r3, #52	; 0x34
 8108a06:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 8108a08:	697b      	ldr	r3, [r7, #20]
 8108a0a:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
 8108a0c:	697b      	ldr	r3, [r7, #20]
 8108a0e:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 8108a10:	461c      	mov	r4, r3
 8108a12:	4b29      	ldr	r3, [pc, #164]	; (8108ab8 <MX_OPENAMP_Init+0x118>)
 8108a14:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
 8108a16:	697a      	ldr	r2, [r7, #20]
 8108a18:	6892      	ldr	r2, [r2, #8]
 8108a1a:	6979      	ldr	r1, [r7, #20]
 8108a1c:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 8108a1e:	9102      	str	r1, [sp, #8]
 8108a20:	9201      	str	r2, [sp, #4]
 8108a22:	9300      	str	r3, [sp, #0]
 8108a24:	4623      	mov	r3, r4
 8108a26:	4602      	mov	r2, r0
 8108a28:	2100      	movs	r1, #0
 8108a2a:	6938      	ldr	r0, [r7, #16]
 8108a2c:	f7fe fbd4 	bl	81071d8 <rproc_virtio_init_vring>
 8108a30:	60f8      	str	r0, [r7, #12]
  if (status != 0)
 8108a32:	68fb      	ldr	r3, [r7, #12]
 8108a34:	2b00      	cmp	r3, #0
 8108a36:	d001      	beq.n	8108a3c <MX_OPENAMP_Init+0x9c>
  {
    return status;
 8108a38:	68fb      	ldr	r3, [r7, #12]
 8108a3a:	e032      	b.n	8108aa2 <MX_OPENAMP_Init+0x102>
  }

  /* USER CODE BEGIN  POST_VRING0_INIT */

  /* USER CODE END POST_VRING0_INIT */
  vring_rsc = &rsc_table->vring1;
 8108a3c:	4b1b      	ldr	r3, [pc, #108]	; (8108aac <MX_OPENAMP_Init+0x10c>)
 8108a3e:	681b      	ldr	r3, [r3, #0]
 8108a40:	3348      	adds	r3, #72	; 0x48
 8108a42:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 8108a44:	697b      	ldr	r3, [r7, #20]
 8108a46:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
 8108a48:	697b      	ldr	r3, [r7, #20]
 8108a4a:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 8108a4c:	461c      	mov	r4, r3
 8108a4e:	4b1a      	ldr	r3, [pc, #104]	; (8108ab8 <MX_OPENAMP_Init+0x118>)
 8108a50:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
 8108a52:	697a      	ldr	r2, [r7, #20]
 8108a54:	6892      	ldr	r2, [r2, #8]
 8108a56:	6979      	ldr	r1, [r7, #20]
 8108a58:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 8108a5a:	9102      	str	r1, [sp, #8]
 8108a5c:	9201      	str	r2, [sp, #4]
 8108a5e:	9300      	str	r3, [sp, #0]
 8108a60:	4623      	mov	r3, r4
 8108a62:	4602      	mov	r2, r0
 8108a64:	2101      	movs	r1, #1
 8108a66:	6938      	ldr	r0, [r7, #16]
 8108a68:	f7fe fbb6 	bl	81071d8 <rproc_virtio_init_vring>
 8108a6c:	60f8      	str	r0, [r7, #12]
  if (status != 0)
 8108a6e:	68fb      	ldr	r3, [r7, #12]
 8108a70:	2b00      	cmp	r3, #0
 8108a72:	d001      	beq.n	8108a78 <MX_OPENAMP_Init+0xd8>
  {
    return status;
 8108a74:	68fb      	ldr	r3, [r7, #12]
 8108a76:	e014      	b.n	8108aa2 <MX_OPENAMP_Init+0x102>

  /* USER CODE BEGIN  POST_VRING1_INIT */

  /* USER CODE END POST_VRING1_INIT */

  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
 8108a78:	4b10      	ldr	r3, [pc, #64]	; (8108abc <MX_OPENAMP_Init+0x11c>)
 8108a7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8108a7e:	4619      	mov	r1, r3
                             (size_t)SHM_SIZE);
 8108a80:	4a0f      	ldr	r2, [pc, #60]	; (8108ac0 <MX_OPENAMP_Init+0x120>)
 8108a82:	4b0e      	ldr	r3, [pc, #56]	; (8108abc <MX_OPENAMP_Init+0x11c>)
 8108a84:	1ad3      	subs	r3, r2, r3
  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
 8108a86:	461a      	mov	r2, r3
 8108a88:	480e      	ldr	r0, [pc, #56]	; (8108ac4 <MX_OPENAMP_Init+0x124>)
 8108a8a:	f7ff f861 	bl	8107b50 <rpmsg_virtio_init_shm_pool>
  rpmsg_init_vdev(&rvdev, vdev, ns_bind_cb, shm_io, &shpool);
 8108a8e:	4b0a      	ldr	r3, [pc, #40]	; (8108ab8 <MX_OPENAMP_Init+0x118>)
 8108a90:	681b      	ldr	r3, [r3, #0]
 8108a92:	4a0c      	ldr	r2, [pc, #48]	; (8108ac4 <MX_OPENAMP_Init+0x124>)
 8108a94:	9200      	str	r2, [sp, #0]
 8108a96:	683a      	ldr	r2, [r7, #0]
 8108a98:	6939      	ldr	r1, [r7, #16]
 8108a9a:	480b      	ldr	r0, [pc, #44]	; (8108ac8 <MX_OPENAMP_Init+0x128>)
 8108a9c:	f7ff facc 	bl	8108038 <rpmsg_init_vdev>

  /* USER CODE BEGIN POST_RPMSG_INIT */

  /* USER CODE END POST_RPMSG_INIT */

  return 0;
 8108aa0:	2300      	movs	r3, #0
}
 8108aa2:	4618      	mov	r0, r3
 8108aa4:	371c      	adds	r7, #28
 8108aa6:	46bd      	mov	sp, r7
 8108aa8:	bd90      	pop	{r4, r7, pc}
 8108aaa:	bf00      	nop
 8108aac:	10004b08 	.word	0x10004b08
 8108ab0:	10004b04 	.word	0x10004b04
 8108ab4:	08108809 	.word	0x08108809
 8108ab8:	10004b00 	.word	0x10004b00
 8108abc:	38000400 	.word	0x38000400
 8108ac0:	38010000 	.word	0x38010000
 8108ac4:	10004b0c 	.word	0x10004b0c
 8108ac8:	10004b18 	.word	0x10004b18

08108acc <OPENAMP_create_endpoint>:
}

int OPENAMP_create_endpoint(struct rpmsg_endpoint *ept, const char *name,
                            uint32_t dest, rpmsg_ept_cb cb,
                            rpmsg_ns_unbind_cb unbind_cb)
{
 8108acc:	b580      	push	{r7, lr}
 8108ace:	b08a      	sub	sp, #40	; 0x28
 8108ad0:	af04      	add	r7, sp, #16
 8108ad2:	60f8      	str	r0, [r7, #12]
 8108ad4:	60b9      	str	r1, [r7, #8]
 8108ad6:	607a      	str	r2, [r7, #4]
 8108ad8:	603b      	str	r3, [r7, #0]
  int ret = 0;
 8108ada:	2300      	movs	r3, #0
 8108adc:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN PRE_EP_CREATE */

  /* USER CODE END PRE_EP_CREATE */

  ret = rpmsg_create_ept(ept, &rvdev.rdev, name, RPMSG_ADDR_ANY, dest, cb,
 8108ade:	6a3b      	ldr	r3, [r7, #32]
 8108ae0:	9302      	str	r3, [sp, #8]
 8108ae2:	683b      	ldr	r3, [r7, #0]
 8108ae4:	9301      	str	r3, [sp, #4]
 8108ae6:	687b      	ldr	r3, [r7, #4]
 8108ae8:	9300      	str	r3, [sp, #0]
 8108aea:	f04f 33ff 	mov.w	r3, #4294967295
 8108aee:	68ba      	ldr	r2, [r7, #8]
 8108af0:	4904      	ldr	r1, [pc, #16]	; (8108b04 <OPENAMP_create_endpoint+0x38>)
 8108af2:	68f8      	ldr	r0, [r7, #12]
 8108af4:	f7fe fe6a 	bl	81077cc <rpmsg_create_ept>
 8108af8:	6178      	str	r0, [r7, #20]
		          unbind_cb);

  /* USER CODE BEGIN POST_EP_CREATE */

  /* USER CODE END POST_EP_CREATE */
  return ret;
 8108afa:	697b      	ldr	r3, [r7, #20]
}
 8108afc:	4618      	mov	r0, r3
 8108afe:	3718      	adds	r7, #24
 8108b00:	46bd      	mov	sp, r7
 8108b02:	bd80      	pop	{r7, pc}
 8108b04:	10004b18 	.word	0x10004b18

08108b08 <OPENAMP_check_for_message>:

void OPENAMP_check_for_message(void)
{
 8108b08:	b580      	push	{r7, lr}
 8108b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MSG_CHECK */

  /* USER CODE END MSG_CHECK */
  MAILBOX_Poll(rvdev.vdev);
 8108b0c:	4b03      	ldr	r3, [pc, #12]	; (8108b1c <OPENAMP_check_for_message+0x14>)
 8108b0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108b10:	4618      	mov	r0, r3
 8108b12:	f7ff fe5f 	bl	81087d4 <MAILBOX_Poll>
}
 8108b16:	bf00      	nop
 8108b18:	bd80      	pop	{r7, pc}
 8108b1a:	bf00      	nop
 8108b1c:	10004b18 	.word	0x10004b18

08108b20 <resource_table_init>:
#endif
} ;
#endif

void resource_table_init(int RPMsgRole, void **table_ptr, int *length)
{
 8108b20:	b480      	push	{r7}
 8108b22:	b085      	sub	sp, #20
 8108b24:	af00      	add	r7, sp, #0
 8108b26:	60f8      	str	r0, [r7, #12]
 8108b28:	60b9      	str	r1, [r7, #8]
 8108b2a:	607a      	str	r2, [r7, #4]
	resource_table.vdev.num_of_vrings=VRING_COUNT;
	resource_table.vdev.dfeatures = RPMSG_IPU_C0_FEATURES;
#else

	/* For the slave application let's wait until the resource_table is correctly initialized */
	while(resource_table.vring1.da != VRING_RX_ADDRESS)
 8108b2c:	bf00      	nop
 8108b2e:	4b08      	ldr	r3, [pc, #32]	; (8108b50 <resource_table_init+0x30>)
 8108b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8108b32:	4a08      	ldr	r2, [pc, #32]	; (8108b54 <resource_table_init+0x34>)
 8108b34:	4293      	cmp	r3, r2
 8108b36:	d1fa      	bne.n	8108b2e <resource_table_init+0xe>
#endif
#endif
#endif

  (void)RPMsgRole;
  *length = sizeof(resource_table);
 8108b38:	687b      	ldr	r3, [r7, #4]
 8108b3a:	228c      	movs	r2, #140	; 0x8c
 8108b3c:	601a      	str	r2, [r3, #0]
  *table_ptr = (void *)&resource_table;
 8108b3e:	68bb      	ldr	r3, [r7, #8]
 8108b40:	4a03      	ldr	r2, [pc, #12]	; (8108b50 <resource_table_init+0x30>)
 8108b42:	601a      	str	r2, [r3, #0]
}
 8108b44:	bf00      	nop
 8108b46:	3714      	adds	r7, #20
 8108b48:	46bd      	mov	sp, r7
 8108b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108b4e:	4770      	bx	lr
 8108b50:	38000000 	.word	0x38000000
 8108b54:	38000400 	.word	0x38000400

08108b58 <__assert_func>:
 8108b58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8108b5a:	4614      	mov	r4, r2
 8108b5c:	461a      	mov	r2, r3
 8108b5e:	4b09      	ldr	r3, [pc, #36]	; (8108b84 <__assert_func+0x2c>)
 8108b60:	681b      	ldr	r3, [r3, #0]
 8108b62:	4605      	mov	r5, r0
 8108b64:	68d8      	ldr	r0, [r3, #12]
 8108b66:	b14c      	cbz	r4, 8108b7c <__assert_func+0x24>
 8108b68:	4b07      	ldr	r3, [pc, #28]	; (8108b88 <__assert_func+0x30>)
 8108b6a:	9100      	str	r1, [sp, #0]
 8108b6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8108b70:	4906      	ldr	r1, [pc, #24]	; (8108b8c <__assert_func+0x34>)
 8108b72:	462b      	mov	r3, r5
 8108b74:	f000 f8ea 	bl	8108d4c <fiprintf>
 8108b78:	f000 feb4 	bl	81098e4 <abort>
 8108b7c:	4b04      	ldr	r3, [pc, #16]	; (8108b90 <__assert_func+0x38>)
 8108b7e:	461c      	mov	r4, r3
 8108b80:	e7f3      	b.n	8108b6a <__assert_func+0x12>
 8108b82:	bf00      	nop
 8108b84:	100000bc 	.word	0x100000bc
 8108b88:	08109f4e 	.word	0x08109f4e
 8108b8c:	08109f5b 	.word	0x08109f5b
 8108b90:	08109f89 	.word	0x08109f89

08108b94 <__errno>:
 8108b94:	4b01      	ldr	r3, [pc, #4]	; (8108b9c <__errno+0x8>)
 8108b96:	6818      	ldr	r0, [r3, #0]
 8108b98:	4770      	bx	lr
 8108b9a:	bf00      	nop
 8108b9c:	100000bc 	.word	0x100000bc

08108ba0 <std>:
 8108ba0:	2300      	movs	r3, #0
 8108ba2:	b510      	push	{r4, lr}
 8108ba4:	4604      	mov	r4, r0
 8108ba6:	e9c0 3300 	strd	r3, r3, [r0]
 8108baa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8108bae:	6083      	str	r3, [r0, #8]
 8108bb0:	8181      	strh	r1, [r0, #12]
 8108bb2:	6643      	str	r3, [r0, #100]	; 0x64
 8108bb4:	81c2      	strh	r2, [r0, #14]
 8108bb6:	6183      	str	r3, [r0, #24]
 8108bb8:	4619      	mov	r1, r3
 8108bba:	2208      	movs	r2, #8
 8108bbc:	305c      	adds	r0, #92	; 0x5c
 8108bbe:	f000 f93d 	bl	8108e3c <memset>
 8108bc2:	4b05      	ldr	r3, [pc, #20]	; (8108bd8 <std+0x38>)
 8108bc4:	6263      	str	r3, [r4, #36]	; 0x24
 8108bc6:	4b05      	ldr	r3, [pc, #20]	; (8108bdc <std+0x3c>)
 8108bc8:	62a3      	str	r3, [r4, #40]	; 0x28
 8108bca:	4b05      	ldr	r3, [pc, #20]	; (8108be0 <std+0x40>)
 8108bcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8108bce:	4b05      	ldr	r3, [pc, #20]	; (8108be4 <std+0x44>)
 8108bd0:	6224      	str	r4, [r4, #32]
 8108bd2:	6323      	str	r3, [r4, #48]	; 0x30
 8108bd4:	bd10      	pop	{r4, pc}
 8108bd6:	bf00      	nop
 8108bd8:	08109671 	.word	0x08109671
 8108bdc:	08109693 	.word	0x08109693
 8108be0:	081096cb 	.word	0x081096cb
 8108be4:	081096ef 	.word	0x081096ef

08108be8 <_cleanup_r>:
 8108be8:	4901      	ldr	r1, [pc, #4]	; (8108bf0 <_cleanup_r+0x8>)
 8108bea:	f000 b8c1 	b.w	8108d70 <_fwalk_reent>
 8108bee:	bf00      	nop
 8108bf0:	08109a21 	.word	0x08109a21

08108bf4 <__sfmoreglue>:
 8108bf4:	b570      	push	{r4, r5, r6, lr}
 8108bf6:	1e4a      	subs	r2, r1, #1
 8108bf8:	2568      	movs	r5, #104	; 0x68
 8108bfa:	4355      	muls	r5, r2
 8108bfc:	460e      	mov	r6, r1
 8108bfe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8108c02:	f000 f973 	bl	8108eec <_malloc_r>
 8108c06:	4604      	mov	r4, r0
 8108c08:	b140      	cbz	r0, 8108c1c <__sfmoreglue+0x28>
 8108c0a:	2100      	movs	r1, #0
 8108c0c:	e9c0 1600 	strd	r1, r6, [r0]
 8108c10:	300c      	adds	r0, #12
 8108c12:	60a0      	str	r0, [r4, #8]
 8108c14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8108c18:	f000 f910 	bl	8108e3c <memset>
 8108c1c:	4620      	mov	r0, r4
 8108c1e:	bd70      	pop	{r4, r5, r6, pc}

08108c20 <__sfp_lock_acquire>:
 8108c20:	4801      	ldr	r0, [pc, #4]	; (8108c28 <__sfp_lock_acquire+0x8>)
 8108c22:	f000 b8ea 	b.w	8108dfa <__retarget_lock_acquire_recursive>
 8108c26:	bf00      	nop
 8108c28:	10004d3c 	.word	0x10004d3c

08108c2c <__sfp_lock_release>:
 8108c2c:	4801      	ldr	r0, [pc, #4]	; (8108c34 <__sfp_lock_release+0x8>)
 8108c2e:	f000 b8e5 	b.w	8108dfc <__retarget_lock_release_recursive>
 8108c32:	bf00      	nop
 8108c34:	10004d3c 	.word	0x10004d3c

08108c38 <__sinit_lock_acquire>:
 8108c38:	4801      	ldr	r0, [pc, #4]	; (8108c40 <__sinit_lock_acquire+0x8>)
 8108c3a:	f000 b8de 	b.w	8108dfa <__retarget_lock_acquire_recursive>
 8108c3e:	bf00      	nop
 8108c40:	10004d37 	.word	0x10004d37

08108c44 <__sinit_lock_release>:
 8108c44:	4801      	ldr	r0, [pc, #4]	; (8108c4c <__sinit_lock_release+0x8>)
 8108c46:	f000 b8d9 	b.w	8108dfc <__retarget_lock_release_recursive>
 8108c4a:	bf00      	nop
 8108c4c:	10004d37 	.word	0x10004d37

08108c50 <__sinit>:
 8108c50:	b510      	push	{r4, lr}
 8108c52:	4604      	mov	r4, r0
 8108c54:	f7ff fff0 	bl	8108c38 <__sinit_lock_acquire>
 8108c58:	69a3      	ldr	r3, [r4, #24]
 8108c5a:	b11b      	cbz	r3, 8108c64 <__sinit+0x14>
 8108c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8108c60:	f7ff bff0 	b.w	8108c44 <__sinit_lock_release>
 8108c64:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8108c68:	6523      	str	r3, [r4, #80]	; 0x50
 8108c6a:	4b13      	ldr	r3, [pc, #76]	; (8108cb8 <__sinit+0x68>)
 8108c6c:	4a13      	ldr	r2, [pc, #76]	; (8108cbc <__sinit+0x6c>)
 8108c6e:	681b      	ldr	r3, [r3, #0]
 8108c70:	62a2      	str	r2, [r4, #40]	; 0x28
 8108c72:	42a3      	cmp	r3, r4
 8108c74:	bf04      	itt	eq
 8108c76:	2301      	moveq	r3, #1
 8108c78:	61a3      	streq	r3, [r4, #24]
 8108c7a:	4620      	mov	r0, r4
 8108c7c:	f000 f820 	bl	8108cc0 <__sfp>
 8108c80:	6060      	str	r0, [r4, #4]
 8108c82:	4620      	mov	r0, r4
 8108c84:	f000 f81c 	bl	8108cc0 <__sfp>
 8108c88:	60a0      	str	r0, [r4, #8]
 8108c8a:	4620      	mov	r0, r4
 8108c8c:	f000 f818 	bl	8108cc0 <__sfp>
 8108c90:	2200      	movs	r2, #0
 8108c92:	60e0      	str	r0, [r4, #12]
 8108c94:	2104      	movs	r1, #4
 8108c96:	6860      	ldr	r0, [r4, #4]
 8108c98:	f7ff ff82 	bl	8108ba0 <std>
 8108c9c:	68a0      	ldr	r0, [r4, #8]
 8108c9e:	2201      	movs	r2, #1
 8108ca0:	2109      	movs	r1, #9
 8108ca2:	f7ff ff7d 	bl	8108ba0 <std>
 8108ca6:	68e0      	ldr	r0, [r4, #12]
 8108ca8:	2202      	movs	r2, #2
 8108caa:	2112      	movs	r1, #18
 8108cac:	f7ff ff78 	bl	8108ba0 <std>
 8108cb0:	2301      	movs	r3, #1
 8108cb2:	61a3      	str	r3, [r4, #24]
 8108cb4:	e7d2      	b.n	8108c5c <__sinit+0xc>
 8108cb6:	bf00      	nop
 8108cb8:	08109fec 	.word	0x08109fec
 8108cbc:	08108be9 	.word	0x08108be9

08108cc0 <__sfp>:
 8108cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108cc2:	4607      	mov	r7, r0
 8108cc4:	f7ff ffac 	bl	8108c20 <__sfp_lock_acquire>
 8108cc8:	4b1e      	ldr	r3, [pc, #120]	; (8108d44 <__sfp+0x84>)
 8108cca:	681e      	ldr	r6, [r3, #0]
 8108ccc:	69b3      	ldr	r3, [r6, #24]
 8108cce:	b913      	cbnz	r3, 8108cd6 <__sfp+0x16>
 8108cd0:	4630      	mov	r0, r6
 8108cd2:	f7ff ffbd 	bl	8108c50 <__sinit>
 8108cd6:	3648      	adds	r6, #72	; 0x48
 8108cd8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8108cdc:	3b01      	subs	r3, #1
 8108cde:	d503      	bpl.n	8108ce8 <__sfp+0x28>
 8108ce0:	6833      	ldr	r3, [r6, #0]
 8108ce2:	b30b      	cbz	r3, 8108d28 <__sfp+0x68>
 8108ce4:	6836      	ldr	r6, [r6, #0]
 8108ce6:	e7f7      	b.n	8108cd8 <__sfp+0x18>
 8108ce8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8108cec:	b9d5      	cbnz	r5, 8108d24 <__sfp+0x64>
 8108cee:	4b16      	ldr	r3, [pc, #88]	; (8108d48 <__sfp+0x88>)
 8108cf0:	60e3      	str	r3, [r4, #12]
 8108cf2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8108cf6:	6665      	str	r5, [r4, #100]	; 0x64
 8108cf8:	f000 f87e 	bl	8108df8 <__retarget_lock_init_recursive>
 8108cfc:	f7ff ff96 	bl	8108c2c <__sfp_lock_release>
 8108d00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8108d04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8108d08:	6025      	str	r5, [r4, #0]
 8108d0a:	61a5      	str	r5, [r4, #24]
 8108d0c:	2208      	movs	r2, #8
 8108d0e:	4629      	mov	r1, r5
 8108d10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8108d14:	f000 f892 	bl	8108e3c <memset>
 8108d18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8108d1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8108d20:	4620      	mov	r0, r4
 8108d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108d24:	3468      	adds	r4, #104	; 0x68
 8108d26:	e7d9      	b.n	8108cdc <__sfp+0x1c>
 8108d28:	2104      	movs	r1, #4
 8108d2a:	4638      	mov	r0, r7
 8108d2c:	f7ff ff62 	bl	8108bf4 <__sfmoreglue>
 8108d30:	4604      	mov	r4, r0
 8108d32:	6030      	str	r0, [r6, #0]
 8108d34:	2800      	cmp	r0, #0
 8108d36:	d1d5      	bne.n	8108ce4 <__sfp+0x24>
 8108d38:	f7ff ff78 	bl	8108c2c <__sfp_lock_release>
 8108d3c:	230c      	movs	r3, #12
 8108d3e:	603b      	str	r3, [r7, #0]
 8108d40:	e7ee      	b.n	8108d20 <__sfp+0x60>
 8108d42:	bf00      	nop
 8108d44:	08109fec 	.word	0x08109fec
 8108d48:	ffff0001 	.word	0xffff0001

08108d4c <fiprintf>:
 8108d4c:	b40e      	push	{r1, r2, r3}
 8108d4e:	b503      	push	{r0, r1, lr}
 8108d50:	4601      	mov	r1, r0
 8108d52:	ab03      	add	r3, sp, #12
 8108d54:	4805      	ldr	r0, [pc, #20]	; (8108d6c <fiprintf+0x20>)
 8108d56:	f853 2b04 	ldr.w	r2, [r3], #4
 8108d5a:	6800      	ldr	r0, [r0, #0]
 8108d5c:	9301      	str	r3, [sp, #4]
 8108d5e:	f000 f949 	bl	8108ff4 <_vfiprintf_r>
 8108d62:	b002      	add	sp, #8
 8108d64:	f85d eb04 	ldr.w	lr, [sp], #4
 8108d68:	b003      	add	sp, #12
 8108d6a:	4770      	bx	lr
 8108d6c:	100000bc 	.word	0x100000bc

08108d70 <_fwalk_reent>:
 8108d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8108d74:	4606      	mov	r6, r0
 8108d76:	4688      	mov	r8, r1
 8108d78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8108d7c:	2700      	movs	r7, #0
 8108d7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8108d82:	f1b9 0901 	subs.w	r9, r9, #1
 8108d86:	d505      	bpl.n	8108d94 <_fwalk_reent+0x24>
 8108d88:	6824      	ldr	r4, [r4, #0]
 8108d8a:	2c00      	cmp	r4, #0
 8108d8c:	d1f7      	bne.n	8108d7e <_fwalk_reent+0xe>
 8108d8e:	4638      	mov	r0, r7
 8108d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108d94:	89ab      	ldrh	r3, [r5, #12]
 8108d96:	2b01      	cmp	r3, #1
 8108d98:	d907      	bls.n	8108daa <_fwalk_reent+0x3a>
 8108d9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8108d9e:	3301      	adds	r3, #1
 8108da0:	d003      	beq.n	8108daa <_fwalk_reent+0x3a>
 8108da2:	4629      	mov	r1, r5
 8108da4:	4630      	mov	r0, r6
 8108da6:	47c0      	blx	r8
 8108da8:	4307      	orrs	r7, r0
 8108daa:	3568      	adds	r5, #104	; 0x68
 8108dac:	e7e9      	b.n	8108d82 <_fwalk_reent+0x12>
	...

08108db0 <__libc_init_array>:
 8108db0:	b570      	push	{r4, r5, r6, lr}
 8108db2:	4d0d      	ldr	r5, [pc, #52]	; (8108de8 <__libc_init_array+0x38>)
 8108db4:	4c0d      	ldr	r4, [pc, #52]	; (8108dec <__libc_init_array+0x3c>)
 8108db6:	1b64      	subs	r4, r4, r5
 8108db8:	10a4      	asrs	r4, r4, #2
 8108dba:	2600      	movs	r6, #0
 8108dbc:	42a6      	cmp	r6, r4
 8108dbe:	d109      	bne.n	8108dd4 <__libc_init_array+0x24>
 8108dc0:	4d0b      	ldr	r5, [pc, #44]	; (8108df0 <__libc_init_array+0x40>)
 8108dc2:	4c0c      	ldr	r4, [pc, #48]	; (8108df4 <__libc_init_array+0x44>)
 8108dc4:	f000 ff62 	bl	8109c8c <_init>
 8108dc8:	1b64      	subs	r4, r4, r5
 8108dca:	10a4      	asrs	r4, r4, #2
 8108dcc:	2600      	movs	r6, #0
 8108dce:	42a6      	cmp	r6, r4
 8108dd0:	d105      	bne.n	8108dde <__libc_init_array+0x2e>
 8108dd2:	bd70      	pop	{r4, r5, r6, pc}
 8108dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8108dd8:	4798      	blx	r3
 8108dda:	3601      	adds	r6, #1
 8108ddc:	e7ee      	b.n	8108dbc <__libc_init_array+0xc>
 8108dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8108de2:	4798      	blx	r3
 8108de4:	3601      	adds	r6, #1
 8108de6:	e7f2      	b.n	8108dce <__libc_init_array+0x1e>
 8108de8:	0810a024 	.word	0x0810a024
 8108dec:	0810a024 	.word	0x0810a024
 8108df0:	0810a024 	.word	0x0810a024
 8108df4:	0810a028 	.word	0x0810a028

08108df8 <__retarget_lock_init_recursive>:
 8108df8:	4770      	bx	lr

08108dfa <__retarget_lock_acquire_recursive>:
 8108dfa:	4770      	bx	lr

08108dfc <__retarget_lock_release_recursive>:
 8108dfc:	4770      	bx	lr
	...

08108e00 <malloc>:
 8108e00:	4b02      	ldr	r3, [pc, #8]	; (8108e0c <malloc+0xc>)
 8108e02:	4601      	mov	r1, r0
 8108e04:	6818      	ldr	r0, [r3, #0]
 8108e06:	f000 b871 	b.w	8108eec <_malloc_r>
 8108e0a:	bf00      	nop
 8108e0c:	100000bc 	.word	0x100000bc

08108e10 <free>:
 8108e10:	4b02      	ldr	r3, [pc, #8]	; (8108e1c <free+0xc>)
 8108e12:	4601      	mov	r1, r0
 8108e14:	6818      	ldr	r0, [r3, #0]
 8108e16:	f000 b819 	b.w	8108e4c <_free_r>
 8108e1a:	bf00      	nop
 8108e1c:	100000bc 	.word	0x100000bc

08108e20 <memcpy>:
 8108e20:	440a      	add	r2, r1
 8108e22:	4291      	cmp	r1, r2
 8108e24:	f100 33ff 	add.w	r3, r0, #4294967295
 8108e28:	d100      	bne.n	8108e2c <memcpy+0xc>
 8108e2a:	4770      	bx	lr
 8108e2c:	b510      	push	{r4, lr}
 8108e2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8108e32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8108e36:	4291      	cmp	r1, r2
 8108e38:	d1f9      	bne.n	8108e2e <memcpy+0xe>
 8108e3a:	bd10      	pop	{r4, pc}

08108e3c <memset>:
 8108e3c:	4402      	add	r2, r0
 8108e3e:	4603      	mov	r3, r0
 8108e40:	4293      	cmp	r3, r2
 8108e42:	d100      	bne.n	8108e46 <memset+0xa>
 8108e44:	4770      	bx	lr
 8108e46:	f803 1b01 	strb.w	r1, [r3], #1
 8108e4a:	e7f9      	b.n	8108e40 <memset+0x4>

08108e4c <_free_r>:
 8108e4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8108e4e:	2900      	cmp	r1, #0
 8108e50:	d048      	beq.n	8108ee4 <_free_r+0x98>
 8108e52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8108e56:	9001      	str	r0, [sp, #4]
 8108e58:	2b00      	cmp	r3, #0
 8108e5a:	f1a1 0404 	sub.w	r4, r1, #4
 8108e5e:	bfb8      	it	lt
 8108e60:	18e4      	addlt	r4, r4, r3
 8108e62:	f000 fe8f 	bl	8109b84 <__malloc_lock>
 8108e66:	4a20      	ldr	r2, [pc, #128]	; (8108ee8 <_free_r+0x9c>)
 8108e68:	9801      	ldr	r0, [sp, #4]
 8108e6a:	6813      	ldr	r3, [r2, #0]
 8108e6c:	4615      	mov	r5, r2
 8108e6e:	b933      	cbnz	r3, 8108e7e <_free_r+0x32>
 8108e70:	6063      	str	r3, [r4, #4]
 8108e72:	6014      	str	r4, [r2, #0]
 8108e74:	b003      	add	sp, #12
 8108e76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8108e7a:	f000 be89 	b.w	8109b90 <__malloc_unlock>
 8108e7e:	42a3      	cmp	r3, r4
 8108e80:	d90b      	bls.n	8108e9a <_free_r+0x4e>
 8108e82:	6821      	ldr	r1, [r4, #0]
 8108e84:	1862      	adds	r2, r4, r1
 8108e86:	4293      	cmp	r3, r2
 8108e88:	bf04      	itt	eq
 8108e8a:	681a      	ldreq	r2, [r3, #0]
 8108e8c:	685b      	ldreq	r3, [r3, #4]
 8108e8e:	6063      	str	r3, [r4, #4]
 8108e90:	bf04      	itt	eq
 8108e92:	1852      	addeq	r2, r2, r1
 8108e94:	6022      	streq	r2, [r4, #0]
 8108e96:	602c      	str	r4, [r5, #0]
 8108e98:	e7ec      	b.n	8108e74 <_free_r+0x28>
 8108e9a:	461a      	mov	r2, r3
 8108e9c:	685b      	ldr	r3, [r3, #4]
 8108e9e:	b10b      	cbz	r3, 8108ea4 <_free_r+0x58>
 8108ea0:	42a3      	cmp	r3, r4
 8108ea2:	d9fa      	bls.n	8108e9a <_free_r+0x4e>
 8108ea4:	6811      	ldr	r1, [r2, #0]
 8108ea6:	1855      	adds	r5, r2, r1
 8108ea8:	42a5      	cmp	r5, r4
 8108eaa:	d10b      	bne.n	8108ec4 <_free_r+0x78>
 8108eac:	6824      	ldr	r4, [r4, #0]
 8108eae:	4421      	add	r1, r4
 8108eb0:	1854      	adds	r4, r2, r1
 8108eb2:	42a3      	cmp	r3, r4
 8108eb4:	6011      	str	r1, [r2, #0]
 8108eb6:	d1dd      	bne.n	8108e74 <_free_r+0x28>
 8108eb8:	681c      	ldr	r4, [r3, #0]
 8108eba:	685b      	ldr	r3, [r3, #4]
 8108ebc:	6053      	str	r3, [r2, #4]
 8108ebe:	4421      	add	r1, r4
 8108ec0:	6011      	str	r1, [r2, #0]
 8108ec2:	e7d7      	b.n	8108e74 <_free_r+0x28>
 8108ec4:	d902      	bls.n	8108ecc <_free_r+0x80>
 8108ec6:	230c      	movs	r3, #12
 8108ec8:	6003      	str	r3, [r0, #0]
 8108eca:	e7d3      	b.n	8108e74 <_free_r+0x28>
 8108ecc:	6825      	ldr	r5, [r4, #0]
 8108ece:	1961      	adds	r1, r4, r5
 8108ed0:	428b      	cmp	r3, r1
 8108ed2:	bf04      	itt	eq
 8108ed4:	6819      	ldreq	r1, [r3, #0]
 8108ed6:	685b      	ldreq	r3, [r3, #4]
 8108ed8:	6063      	str	r3, [r4, #4]
 8108eda:	bf04      	itt	eq
 8108edc:	1949      	addeq	r1, r1, r5
 8108ede:	6021      	streq	r1, [r4, #0]
 8108ee0:	6054      	str	r4, [r2, #4]
 8108ee2:	e7c7      	b.n	8108e74 <_free_r+0x28>
 8108ee4:	b003      	add	sp, #12
 8108ee6:	bd30      	pop	{r4, r5, pc}
 8108ee8:	10004b94 	.word	0x10004b94

08108eec <_malloc_r>:
 8108eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108eee:	1ccd      	adds	r5, r1, #3
 8108ef0:	f025 0503 	bic.w	r5, r5, #3
 8108ef4:	3508      	adds	r5, #8
 8108ef6:	2d0c      	cmp	r5, #12
 8108ef8:	bf38      	it	cc
 8108efa:	250c      	movcc	r5, #12
 8108efc:	2d00      	cmp	r5, #0
 8108efe:	4606      	mov	r6, r0
 8108f00:	db01      	blt.n	8108f06 <_malloc_r+0x1a>
 8108f02:	42a9      	cmp	r1, r5
 8108f04:	d903      	bls.n	8108f0e <_malloc_r+0x22>
 8108f06:	230c      	movs	r3, #12
 8108f08:	6033      	str	r3, [r6, #0]
 8108f0a:	2000      	movs	r0, #0
 8108f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108f0e:	f000 fe39 	bl	8109b84 <__malloc_lock>
 8108f12:	4921      	ldr	r1, [pc, #132]	; (8108f98 <_malloc_r+0xac>)
 8108f14:	680a      	ldr	r2, [r1, #0]
 8108f16:	4614      	mov	r4, r2
 8108f18:	b99c      	cbnz	r4, 8108f42 <_malloc_r+0x56>
 8108f1a:	4f20      	ldr	r7, [pc, #128]	; (8108f9c <_malloc_r+0xb0>)
 8108f1c:	683b      	ldr	r3, [r7, #0]
 8108f1e:	b923      	cbnz	r3, 8108f2a <_malloc_r+0x3e>
 8108f20:	4621      	mov	r1, r4
 8108f22:	4630      	mov	r0, r6
 8108f24:	f000 fb94 	bl	8109650 <_sbrk_r>
 8108f28:	6038      	str	r0, [r7, #0]
 8108f2a:	4629      	mov	r1, r5
 8108f2c:	4630      	mov	r0, r6
 8108f2e:	f000 fb8f 	bl	8109650 <_sbrk_r>
 8108f32:	1c43      	adds	r3, r0, #1
 8108f34:	d123      	bne.n	8108f7e <_malloc_r+0x92>
 8108f36:	230c      	movs	r3, #12
 8108f38:	6033      	str	r3, [r6, #0]
 8108f3a:	4630      	mov	r0, r6
 8108f3c:	f000 fe28 	bl	8109b90 <__malloc_unlock>
 8108f40:	e7e3      	b.n	8108f0a <_malloc_r+0x1e>
 8108f42:	6823      	ldr	r3, [r4, #0]
 8108f44:	1b5b      	subs	r3, r3, r5
 8108f46:	d417      	bmi.n	8108f78 <_malloc_r+0x8c>
 8108f48:	2b0b      	cmp	r3, #11
 8108f4a:	d903      	bls.n	8108f54 <_malloc_r+0x68>
 8108f4c:	6023      	str	r3, [r4, #0]
 8108f4e:	441c      	add	r4, r3
 8108f50:	6025      	str	r5, [r4, #0]
 8108f52:	e004      	b.n	8108f5e <_malloc_r+0x72>
 8108f54:	6863      	ldr	r3, [r4, #4]
 8108f56:	42a2      	cmp	r2, r4
 8108f58:	bf0c      	ite	eq
 8108f5a:	600b      	streq	r3, [r1, #0]
 8108f5c:	6053      	strne	r3, [r2, #4]
 8108f5e:	4630      	mov	r0, r6
 8108f60:	f000 fe16 	bl	8109b90 <__malloc_unlock>
 8108f64:	f104 000b 	add.w	r0, r4, #11
 8108f68:	1d23      	adds	r3, r4, #4
 8108f6a:	f020 0007 	bic.w	r0, r0, #7
 8108f6e:	1ac2      	subs	r2, r0, r3
 8108f70:	d0cc      	beq.n	8108f0c <_malloc_r+0x20>
 8108f72:	1a1b      	subs	r3, r3, r0
 8108f74:	50a3      	str	r3, [r4, r2]
 8108f76:	e7c9      	b.n	8108f0c <_malloc_r+0x20>
 8108f78:	4622      	mov	r2, r4
 8108f7a:	6864      	ldr	r4, [r4, #4]
 8108f7c:	e7cc      	b.n	8108f18 <_malloc_r+0x2c>
 8108f7e:	1cc4      	adds	r4, r0, #3
 8108f80:	f024 0403 	bic.w	r4, r4, #3
 8108f84:	42a0      	cmp	r0, r4
 8108f86:	d0e3      	beq.n	8108f50 <_malloc_r+0x64>
 8108f88:	1a21      	subs	r1, r4, r0
 8108f8a:	4630      	mov	r0, r6
 8108f8c:	f000 fb60 	bl	8109650 <_sbrk_r>
 8108f90:	3001      	adds	r0, #1
 8108f92:	d1dd      	bne.n	8108f50 <_malloc_r+0x64>
 8108f94:	e7cf      	b.n	8108f36 <_malloc_r+0x4a>
 8108f96:	bf00      	nop
 8108f98:	10004b94 	.word	0x10004b94
 8108f9c:	10004b98 	.word	0x10004b98

08108fa0 <__sfputc_r>:
 8108fa0:	6893      	ldr	r3, [r2, #8]
 8108fa2:	3b01      	subs	r3, #1
 8108fa4:	2b00      	cmp	r3, #0
 8108fa6:	b410      	push	{r4}
 8108fa8:	6093      	str	r3, [r2, #8]
 8108faa:	da08      	bge.n	8108fbe <__sfputc_r+0x1e>
 8108fac:	6994      	ldr	r4, [r2, #24]
 8108fae:	42a3      	cmp	r3, r4
 8108fb0:	db01      	blt.n	8108fb6 <__sfputc_r+0x16>
 8108fb2:	290a      	cmp	r1, #10
 8108fb4:	d103      	bne.n	8108fbe <__sfputc_r+0x1e>
 8108fb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8108fba:	f000 bbc1 	b.w	8109740 <__swbuf_r>
 8108fbe:	6813      	ldr	r3, [r2, #0]
 8108fc0:	1c58      	adds	r0, r3, #1
 8108fc2:	6010      	str	r0, [r2, #0]
 8108fc4:	7019      	strb	r1, [r3, #0]
 8108fc6:	4608      	mov	r0, r1
 8108fc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8108fcc:	4770      	bx	lr

08108fce <__sfputs_r>:
 8108fce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108fd0:	4606      	mov	r6, r0
 8108fd2:	460f      	mov	r7, r1
 8108fd4:	4614      	mov	r4, r2
 8108fd6:	18d5      	adds	r5, r2, r3
 8108fd8:	42ac      	cmp	r4, r5
 8108fda:	d101      	bne.n	8108fe0 <__sfputs_r+0x12>
 8108fdc:	2000      	movs	r0, #0
 8108fde:	e007      	b.n	8108ff0 <__sfputs_r+0x22>
 8108fe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8108fe4:	463a      	mov	r2, r7
 8108fe6:	4630      	mov	r0, r6
 8108fe8:	f7ff ffda 	bl	8108fa0 <__sfputc_r>
 8108fec:	1c43      	adds	r3, r0, #1
 8108fee:	d1f3      	bne.n	8108fd8 <__sfputs_r+0xa>
 8108ff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08108ff4 <_vfiprintf_r>:
 8108ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108ff8:	460d      	mov	r5, r1
 8108ffa:	b09d      	sub	sp, #116	; 0x74
 8108ffc:	4614      	mov	r4, r2
 8108ffe:	4698      	mov	r8, r3
 8109000:	4606      	mov	r6, r0
 8109002:	b118      	cbz	r0, 810900c <_vfiprintf_r+0x18>
 8109004:	6983      	ldr	r3, [r0, #24]
 8109006:	b90b      	cbnz	r3, 810900c <_vfiprintf_r+0x18>
 8109008:	f7ff fe22 	bl	8108c50 <__sinit>
 810900c:	4b89      	ldr	r3, [pc, #548]	; (8109234 <_vfiprintf_r+0x240>)
 810900e:	429d      	cmp	r5, r3
 8109010:	d11b      	bne.n	810904a <_vfiprintf_r+0x56>
 8109012:	6875      	ldr	r5, [r6, #4]
 8109014:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8109016:	07d9      	lsls	r1, r3, #31
 8109018:	d405      	bmi.n	8109026 <_vfiprintf_r+0x32>
 810901a:	89ab      	ldrh	r3, [r5, #12]
 810901c:	059a      	lsls	r2, r3, #22
 810901e:	d402      	bmi.n	8109026 <_vfiprintf_r+0x32>
 8109020:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8109022:	f7ff feea 	bl	8108dfa <__retarget_lock_acquire_recursive>
 8109026:	89ab      	ldrh	r3, [r5, #12]
 8109028:	071b      	lsls	r3, r3, #28
 810902a:	d501      	bpl.n	8109030 <_vfiprintf_r+0x3c>
 810902c:	692b      	ldr	r3, [r5, #16]
 810902e:	b9eb      	cbnz	r3, 810906c <_vfiprintf_r+0x78>
 8109030:	4629      	mov	r1, r5
 8109032:	4630      	mov	r0, r6
 8109034:	f000 fbe8 	bl	8109808 <__swsetup_r>
 8109038:	b1c0      	cbz	r0, 810906c <_vfiprintf_r+0x78>
 810903a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810903c:	07dc      	lsls	r4, r3, #31
 810903e:	d50e      	bpl.n	810905e <_vfiprintf_r+0x6a>
 8109040:	f04f 30ff 	mov.w	r0, #4294967295
 8109044:	b01d      	add	sp, #116	; 0x74
 8109046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810904a:	4b7b      	ldr	r3, [pc, #492]	; (8109238 <_vfiprintf_r+0x244>)
 810904c:	429d      	cmp	r5, r3
 810904e:	d101      	bne.n	8109054 <_vfiprintf_r+0x60>
 8109050:	68b5      	ldr	r5, [r6, #8]
 8109052:	e7df      	b.n	8109014 <_vfiprintf_r+0x20>
 8109054:	4b79      	ldr	r3, [pc, #484]	; (810923c <_vfiprintf_r+0x248>)
 8109056:	429d      	cmp	r5, r3
 8109058:	bf08      	it	eq
 810905a:	68f5      	ldreq	r5, [r6, #12]
 810905c:	e7da      	b.n	8109014 <_vfiprintf_r+0x20>
 810905e:	89ab      	ldrh	r3, [r5, #12]
 8109060:	0598      	lsls	r0, r3, #22
 8109062:	d4ed      	bmi.n	8109040 <_vfiprintf_r+0x4c>
 8109064:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8109066:	f7ff fec9 	bl	8108dfc <__retarget_lock_release_recursive>
 810906a:	e7e9      	b.n	8109040 <_vfiprintf_r+0x4c>
 810906c:	2300      	movs	r3, #0
 810906e:	9309      	str	r3, [sp, #36]	; 0x24
 8109070:	2320      	movs	r3, #32
 8109072:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8109076:	f8cd 800c 	str.w	r8, [sp, #12]
 810907a:	2330      	movs	r3, #48	; 0x30
 810907c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8109240 <_vfiprintf_r+0x24c>
 8109080:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8109084:	f04f 0901 	mov.w	r9, #1
 8109088:	4623      	mov	r3, r4
 810908a:	469a      	mov	sl, r3
 810908c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8109090:	b10a      	cbz	r2, 8109096 <_vfiprintf_r+0xa2>
 8109092:	2a25      	cmp	r2, #37	; 0x25
 8109094:	d1f9      	bne.n	810908a <_vfiprintf_r+0x96>
 8109096:	ebba 0b04 	subs.w	fp, sl, r4
 810909a:	d00b      	beq.n	81090b4 <_vfiprintf_r+0xc0>
 810909c:	465b      	mov	r3, fp
 810909e:	4622      	mov	r2, r4
 81090a0:	4629      	mov	r1, r5
 81090a2:	4630      	mov	r0, r6
 81090a4:	f7ff ff93 	bl	8108fce <__sfputs_r>
 81090a8:	3001      	adds	r0, #1
 81090aa:	f000 80aa 	beq.w	8109202 <_vfiprintf_r+0x20e>
 81090ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 81090b0:	445a      	add	r2, fp
 81090b2:	9209      	str	r2, [sp, #36]	; 0x24
 81090b4:	f89a 3000 	ldrb.w	r3, [sl]
 81090b8:	2b00      	cmp	r3, #0
 81090ba:	f000 80a2 	beq.w	8109202 <_vfiprintf_r+0x20e>
 81090be:	2300      	movs	r3, #0
 81090c0:	f04f 32ff 	mov.w	r2, #4294967295
 81090c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 81090c8:	f10a 0a01 	add.w	sl, sl, #1
 81090cc:	9304      	str	r3, [sp, #16]
 81090ce:	9307      	str	r3, [sp, #28]
 81090d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 81090d4:	931a      	str	r3, [sp, #104]	; 0x68
 81090d6:	4654      	mov	r4, sl
 81090d8:	2205      	movs	r2, #5
 81090da:	f814 1b01 	ldrb.w	r1, [r4], #1
 81090de:	4858      	ldr	r0, [pc, #352]	; (8109240 <_vfiprintf_r+0x24c>)
 81090e0:	f7f7 f90e 	bl	8100300 <memchr>
 81090e4:	9a04      	ldr	r2, [sp, #16]
 81090e6:	b9d8      	cbnz	r0, 8109120 <_vfiprintf_r+0x12c>
 81090e8:	06d1      	lsls	r1, r2, #27
 81090ea:	bf44      	itt	mi
 81090ec:	2320      	movmi	r3, #32
 81090ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 81090f2:	0713      	lsls	r3, r2, #28
 81090f4:	bf44      	itt	mi
 81090f6:	232b      	movmi	r3, #43	; 0x2b
 81090f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 81090fc:	f89a 3000 	ldrb.w	r3, [sl]
 8109100:	2b2a      	cmp	r3, #42	; 0x2a
 8109102:	d015      	beq.n	8109130 <_vfiprintf_r+0x13c>
 8109104:	9a07      	ldr	r2, [sp, #28]
 8109106:	4654      	mov	r4, sl
 8109108:	2000      	movs	r0, #0
 810910a:	f04f 0c0a 	mov.w	ip, #10
 810910e:	4621      	mov	r1, r4
 8109110:	f811 3b01 	ldrb.w	r3, [r1], #1
 8109114:	3b30      	subs	r3, #48	; 0x30
 8109116:	2b09      	cmp	r3, #9
 8109118:	d94e      	bls.n	81091b8 <_vfiprintf_r+0x1c4>
 810911a:	b1b0      	cbz	r0, 810914a <_vfiprintf_r+0x156>
 810911c:	9207      	str	r2, [sp, #28]
 810911e:	e014      	b.n	810914a <_vfiprintf_r+0x156>
 8109120:	eba0 0308 	sub.w	r3, r0, r8
 8109124:	fa09 f303 	lsl.w	r3, r9, r3
 8109128:	4313      	orrs	r3, r2
 810912a:	9304      	str	r3, [sp, #16]
 810912c:	46a2      	mov	sl, r4
 810912e:	e7d2      	b.n	81090d6 <_vfiprintf_r+0xe2>
 8109130:	9b03      	ldr	r3, [sp, #12]
 8109132:	1d19      	adds	r1, r3, #4
 8109134:	681b      	ldr	r3, [r3, #0]
 8109136:	9103      	str	r1, [sp, #12]
 8109138:	2b00      	cmp	r3, #0
 810913a:	bfbb      	ittet	lt
 810913c:	425b      	neglt	r3, r3
 810913e:	f042 0202 	orrlt.w	r2, r2, #2
 8109142:	9307      	strge	r3, [sp, #28]
 8109144:	9307      	strlt	r3, [sp, #28]
 8109146:	bfb8      	it	lt
 8109148:	9204      	strlt	r2, [sp, #16]
 810914a:	7823      	ldrb	r3, [r4, #0]
 810914c:	2b2e      	cmp	r3, #46	; 0x2e
 810914e:	d10c      	bne.n	810916a <_vfiprintf_r+0x176>
 8109150:	7863      	ldrb	r3, [r4, #1]
 8109152:	2b2a      	cmp	r3, #42	; 0x2a
 8109154:	d135      	bne.n	81091c2 <_vfiprintf_r+0x1ce>
 8109156:	9b03      	ldr	r3, [sp, #12]
 8109158:	1d1a      	adds	r2, r3, #4
 810915a:	681b      	ldr	r3, [r3, #0]
 810915c:	9203      	str	r2, [sp, #12]
 810915e:	2b00      	cmp	r3, #0
 8109160:	bfb8      	it	lt
 8109162:	f04f 33ff 	movlt.w	r3, #4294967295
 8109166:	3402      	adds	r4, #2
 8109168:	9305      	str	r3, [sp, #20]
 810916a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8109250 <_vfiprintf_r+0x25c>
 810916e:	7821      	ldrb	r1, [r4, #0]
 8109170:	2203      	movs	r2, #3
 8109172:	4650      	mov	r0, sl
 8109174:	f7f7 f8c4 	bl	8100300 <memchr>
 8109178:	b140      	cbz	r0, 810918c <_vfiprintf_r+0x198>
 810917a:	2340      	movs	r3, #64	; 0x40
 810917c:	eba0 000a 	sub.w	r0, r0, sl
 8109180:	fa03 f000 	lsl.w	r0, r3, r0
 8109184:	9b04      	ldr	r3, [sp, #16]
 8109186:	4303      	orrs	r3, r0
 8109188:	3401      	adds	r4, #1
 810918a:	9304      	str	r3, [sp, #16]
 810918c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109190:	482c      	ldr	r0, [pc, #176]	; (8109244 <_vfiprintf_r+0x250>)
 8109192:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8109196:	2206      	movs	r2, #6
 8109198:	f7f7 f8b2 	bl	8100300 <memchr>
 810919c:	2800      	cmp	r0, #0
 810919e:	d03f      	beq.n	8109220 <_vfiprintf_r+0x22c>
 81091a0:	4b29      	ldr	r3, [pc, #164]	; (8109248 <_vfiprintf_r+0x254>)
 81091a2:	bb1b      	cbnz	r3, 81091ec <_vfiprintf_r+0x1f8>
 81091a4:	9b03      	ldr	r3, [sp, #12]
 81091a6:	3307      	adds	r3, #7
 81091a8:	f023 0307 	bic.w	r3, r3, #7
 81091ac:	3308      	adds	r3, #8
 81091ae:	9303      	str	r3, [sp, #12]
 81091b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81091b2:	443b      	add	r3, r7
 81091b4:	9309      	str	r3, [sp, #36]	; 0x24
 81091b6:	e767      	b.n	8109088 <_vfiprintf_r+0x94>
 81091b8:	fb0c 3202 	mla	r2, ip, r2, r3
 81091bc:	460c      	mov	r4, r1
 81091be:	2001      	movs	r0, #1
 81091c0:	e7a5      	b.n	810910e <_vfiprintf_r+0x11a>
 81091c2:	2300      	movs	r3, #0
 81091c4:	3401      	adds	r4, #1
 81091c6:	9305      	str	r3, [sp, #20]
 81091c8:	4619      	mov	r1, r3
 81091ca:	f04f 0c0a 	mov.w	ip, #10
 81091ce:	4620      	mov	r0, r4
 81091d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 81091d4:	3a30      	subs	r2, #48	; 0x30
 81091d6:	2a09      	cmp	r2, #9
 81091d8:	d903      	bls.n	81091e2 <_vfiprintf_r+0x1ee>
 81091da:	2b00      	cmp	r3, #0
 81091dc:	d0c5      	beq.n	810916a <_vfiprintf_r+0x176>
 81091de:	9105      	str	r1, [sp, #20]
 81091e0:	e7c3      	b.n	810916a <_vfiprintf_r+0x176>
 81091e2:	fb0c 2101 	mla	r1, ip, r1, r2
 81091e6:	4604      	mov	r4, r0
 81091e8:	2301      	movs	r3, #1
 81091ea:	e7f0      	b.n	81091ce <_vfiprintf_r+0x1da>
 81091ec:	ab03      	add	r3, sp, #12
 81091ee:	9300      	str	r3, [sp, #0]
 81091f0:	462a      	mov	r2, r5
 81091f2:	4b16      	ldr	r3, [pc, #88]	; (810924c <_vfiprintf_r+0x258>)
 81091f4:	a904      	add	r1, sp, #16
 81091f6:	4630      	mov	r0, r6
 81091f8:	f3af 8000 	nop.w
 81091fc:	4607      	mov	r7, r0
 81091fe:	1c78      	adds	r0, r7, #1
 8109200:	d1d6      	bne.n	81091b0 <_vfiprintf_r+0x1bc>
 8109202:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8109204:	07d9      	lsls	r1, r3, #31
 8109206:	d405      	bmi.n	8109214 <_vfiprintf_r+0x220>
 8109208:	89ab      	ldrh	r3, [r5, #12]
 810920a:	059a      	lsls	r2, r3, #22
 810920c:	d402      	bmi.n	8109214 <_vfiprintf_r+0x220>
 810920e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8109210:	f7ff fdf4 	bl	8108dfc <__retarget_lock_release_recursive>
 8109214:	89ab      	ldrh	r3, [r5, #12]
 8109216:	065b      	lsls	r3, r3, #25
 8109218:	f53f af12 	bmi.w	8109040 <_vfiprintf_r+0x4c>
 810921c:	9809      	ldr	r0, [sp, #36]	; 0x24
 810921e:	e711      	b.n	8109044 <_vfiprintf_r+0x50>
 8109220:	ab03      	add	r3, sp, #12
 8109222:	9300      	str	r3, [sp, #0]
 8109224:	462a      	mov	r2, r5
 8109226:	4b09      	ldr	r3, [pc, #36]	; (810924c <_vfiprintf_r+0x258>)
 8109228:	a904      	add	r1, sp, #16
 810922a:	4630      	mov	r0, r6
 810922c:	f000 f880 	bl	8109330 <_printf_i>
 8109230:	e7e4      	b.n	81091fc <_vfiprintf_r+0x208>
 8109232:	bf00      	nop
 8109234:	08109fac 	.word	0x08109fac
 8109238:	08109fcc 	.word	0x08109fcc
 810923c:	08109f8c 	.word	0x08109f8c
 8109240:	08109ff0 	.word	0x08109ff0
 8109244:	08109ffa 	.word	0x08109ffa
 8109248:	00000000 	.word	0x00000000
 810924c:	08108fcf 	.word	0x08108fcf
 8109250:	08109ff6 	.word	0x08109ff6

08109254 <_printf_common>:
 8109254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109258:	4616      	mov	r6, r2
 810925a:	4699      	mov	r9, r3
 810925c:	688a      	ldr	r2, [r1, #8]
 810925e:	690b      	ldr	r3, [r1, #16]
 8109260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8109264:	4293      	cmp	r3, r2
 8109266:	bfb8      	it	lt
 8109268:	4613      	movlt	r3, r2
 810926a:	6033      	str	r3, [r6, #0]
 810926c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8109270:	4607      	mov	r7, r0
 8109272:	460c      	mov	r4, r1
 8109274:	b10a      	cbz	r2, 810927a <_printf_common+0x26>
 8109276:	3301      	adds	r3, #1
 8109278:	6033      	str	r3, [r6, #0]
 810927a:	6823      	ldr	r3, [r4, #0]
 810927c:	0699      	lsls	r1, r3, #26
 810927e:	bf42      	ittt	mi
 8109280:	6833      	ldrmi	r3, [r6, #0]
 8109282:	3302      	addmi	r3, #2
 8109284:	6033      	strmi	r3, [r6, #0]
 8109286:	6825      	ldr	r5, [r4, #0]
 8109288:	f015 0506 	ands.w	r5, r5, #6
 810928c:	d106      	bne.n	810929c <_printf_common+0x48>
 810928e:	f104 0a19 	add.w	sl, r4, #25
 8109292:	68e3      	ldr	r3, [r4, #12]
 8109294:	6832      	ldr	r2, [r6, #0]
 8109296:	1a9b      	subs	r3, r3, r2
 8109298:	42ab      	cmp	r3, r5
 810929a:	dc26      	bgt.n	81092ea <_printf_common+0x96>
 810929c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 81092a0:	1e13      	subs	r3, r2, #0
 81092a2:	6822      	ldr	r2, [r4, #0]
 81092a4:	bf18      	it	ne
 81092a6:	2301      	movne	r3, #1
 81092a8:	0692      	lsls	r2, r2, #26
 81092aa:	d42b      	bmi.n	8109304 <_printf_common+0xb0>
 81092ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 81092b0:	4649      	mov	r1, r9
 81092b2:	4638      	mov	r0, r7
 81092b4:	47c0      	blx	r8
 81092b6:	3001      	adds	r0, #1
 81092b8:	d01e      	beq.n	81092f8 <_printf_common+0xa4>
 81092ba:	6823      	ldr	r3, [r4, #0]
 81092bc:	68e5      	ldr	r5, [r4, #12]
 81092be:	6832      	ldr	r2, [r6, #0]
 81092c0:	f003 0306 	and.w	r3, r3, #6
 81092c4:	2b04      	cmp	r3, #4
 81092c6:	bf08      	it	eq
 81092c8:	1aad      	subeq	r5, r5, r2
 81092ca:	68a3      	ldr	r3, [r4, #8]
 81092cc:	6922      	ldr	r2, [r4, #16]
 81092ce:	bf0c      	ite	eq
 81092d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 81092d4:	2500      	movne	r5, #0
 81092d6:	4293      	cmp	r3, r2
 81092d8:	bfc4      	itt	gt
 81092da:	1a9b      	subgt	r3, r3, r2
 81092dc:	18ed      	addgt	r5, r5, r3
 81092de:	2600      	movs	r6, #0
 81092e0:	341a      	adds	r4, #26
 81092e2:	42b5      	cmp	r5, r6
 81092e4:	d11a      	bne.n	810931c <_printf_common+0xc8>
 81092e6:	2000      	movs	r0, #0
 81092e8:	e008      	b.n	81092fc <_printf_common+0xa8>
 81092ea:	2301      	movs	r3, #1
 81092ec:	4652      	mov	r2, sl
 81092ee:	4649      	mov	r1, r9
 81092f0:	4638      	mov	r0, r7
 81092f2:	47c0      	blx	r8
 81092f4:	3001      	adds	r0, #1
 81092f6:	d103      	bne.n	8109300 <_printf_common+0xac>
 81092f8:	f04f 30ff 	mov.w	r0, #4294967295
 81092fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109300:	3501      	adds	r5, #1
 8109302:	e7c6      	b.n	8109292 <_printf_common+0x3e>
 8109304:	18e1      	adds	r1, r4, r3
 8109306:	1c5a      	adds	r2, r3, #1
 8109308:	2030      	movs	r0, #48	; 0x30
 810930a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 810930e:	4422      	add	r2, r4
 8109310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8109314:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8109318:	3302      	adds	r3, #2
 810931a:	e7c7      	b.n	81092ac <_printf_common+0x58>
 810931c:	2301      	movs	r3, #1
 810931e:	4622      	mov	r2, r4
 8109320:	4649      	mov	r1, r9
 8109322:	4638      	mov	r0, r7
 8109324:	47c0      	blx	r8
 8109326:	3001      	adds	r0, #1
 8109328:	d0e6      	beq.n	81092f8 <_printf_common+0xa4>
 810932a:	3601      	adds	r6, #1
 810932c:	e7d9      	b.n	81092e2 <_printf_common+0x8e>
	...

08109330 <_printf_i>:
 8109330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8109334:	460c      	mov	r4, r1
 8109336:	4691      	mov	r9, r2
 8109338:	7e27      	ldrb	r7, [r4, #24]
 810933a:	990c      	ldr	r1, [sp, #48]	; 0x30
 810933c:	2f78      	cmp	r7, #120	; 0x78
 810933e:	4680      	mov	r8, r0
 8109340:	469a      	mov	sl, r3
 8109342:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8109346:	d807      	bhi.n	8109358 <_printf_i+0x28>
 8109348:	2f62      	cmp	r7, #98	; 0x62
 810934a:	d80a      	bhi.n	8109362 <_printf_i+0x32>
 810934c:	2f00      	cmp	r7, #0
 810934e:	f000 80d8 	beq.w	8109502 <_printf_i+0x1d2>
 8109352:	2f58      	cmp	r7, #88	; 0x58
 8109354:	f000 80a3 	beq.w	810949e <_printf_i+0x16e>
 8109358:	f104 0642 	add.w	r6, r4, #66	; 0x42
 810935c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8109360:	e03a      	b.n	81093d8 <_printf_i+0xa8>
 8109362:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8109366:	2b15      	cmp	r3, #21
 8109368:	d8f6      	bhi.n	8109358 <_printf_i+0x28>
 810936a:	a001      	add	r0, pc, #4	; (adr r0, 8109370 <_printf_i+0x40>)
 810936c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8109370:	081093c9 	.word	0x081093c9
 8109374:	081093dd 	.word	0x081093dd
 8109378:	08109359 	.word	0x08109359
 810937c:	08109359 	.word	0x08109359
 8109380:	08109359 	.word	0x08109359
 8109384:	08109359 	.word	0x08109359
 8109388:	081093dd 	.word	0x081093dd
 810938c:	08109359 	.word	0x08109359
 8109390:	08109359 	.word	0x08109359
 8109394:	08109359 	.word	0x08109359
 8109398:	08109359 	.word	0x08109359
 810939c:	081094e9 	.word	0x081094e9
 81093a0:	0810940d 	.word	0x0810940d
 81093a4:	081094cb 	.word	0x081094cb
 81093a8:	08109359 	.word	0x08109359
 81093ac:	08109359 	.word	0x08109359
 81093b0:	0810950b 	.word	0x0810950b
 81093b4:	08109359 	.word	0x08109359
 81093b8:	0810940d 	.word	0x0810940d
 81093bc:	08109359 	.word	0x08109359
 81093c0:	08109359 	.word	0x08109359
 81093c4:	081094d3 	.word	0x081094d3
 81093c8:	680b      	ldr	r3, [r1, #0]
 81093ca:	1d1a      	adds	r2, r3, #4
 81093cc:	681b      	ldr	r3, [r3, #0]
 81093ce:	600a      	str	r2, [r1, #0]
 81093d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 81093d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 81093d8:	2301      	movs	r3, #1
 81093da:	e0a3      	b.n	8109524 <_printf_i+0x1f4>
 81093dc:	6825      	ldr	r5, [r4, #0]
 81093de:	6808      	ldr	r0, [r1, #0]
 81093e0:	062e      	lsls	r6, r5, #24
 81093e2:	f100 0304 	add.w	r3, r0, #4
 81093e6:	d50a      	bpl.n	81093fe <_printf_i+0xce>
 81093e8:	6805      	ldr	r5, [r0, #0]
 81093ea:	600b      	str	r3, [r1, #0]
 81093ec:	2d00      	cmp	r5, #0
 81093ee:	da03      	bge.n	81093f8 <_printf_i+0xc8>
 81093f0:	232d      	movs	r3, #45	; 0x2d
 81093f2:	426d      	negs	r5, r5
 81093f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81093f8:	485e      	ldr	r0, [pc, #376]	; (8109574 <_printf_i+0x244>)
 81093fa:	230a      	movs	r3, #10
 81093fc:	e019      	b.n	8109432 <_printf_i+0x102>
 81093fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8109402:	6805      	ldr	r5, [r0, #0]
 8109404:	600b      	str	r3, [r1, #0]
 8109406:	bf18      	it	ne
 8109408:	b22d      	sxthne	r5, r5
 810940a:	e7ef      	b.n	81093ec <_printf_i+0xbc>
 810940c:	680b      	ldr	r3, [r1, #0]
 810940e:	6825      	ldr	r5, [r4, #0]
 8109410:	1d18      	adds	r0, r3, #4
 8109412:	6008      	str	r0, [r1, #0]
 8109414:	0628      	lsls	r0, r5, #24
 8109416:	d501      	bpl.n	810941c <_printf_i+0xec>
 8109418:	681d      	ldr	r5, [r3, #0]
 810941a:	e002      	b.n	8109422 <_printf_i+0xf2>
 810941c:	0669      	lsls	r1, r5, #25
 810941e:	d5fb      	bpl.n	8109418 <_printf_i+0xe8>
 8109420:	881d      	ldrh	r5, [r3, #0]
 8109422:	4854      	ldr	r0, [pc, #336]	; (8109574 <_printf_i+0x244>)
 8109424:	2f6f      	cmp	r7, #111	; 0x6f
 8109426:	bf0c      	ite	eq
 8109428:	2308      	moveq	r3, #8
 810942a:	230a      	movne	r3, #10
 810942c:	2100      	movs	r1, #0
 810942e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8109432:	6866      	ldr	r6, [r4, #4]
 8109434:	60a6      	str	r6, [r4, #8]
 8109436:	2e00      	cmp	r6, #0
 8109438:	bfa2      	ittt	ge
 810943a:	6821      	ldrge	r1, [r4, #0]
 810943c:	f021 0104 	bicge.w	r1, r1, #4
 8109440:	6021      	strge	r1, [r4, #0]
 8109442:	b90d      	cbnz	r5, 8109448 <_printf_i+0x118>
 8109444:	2e00      	cmp	r6, #0
 8109446:	d04d      	beq.n	81094e4 <_printf_i+0x1b4>
 8109448:	4616      	mov	r6, r2
 810944a:	fbb5 f1f3 	udiv	r1, r5, r3
 810944e:	fb03 5711 	mls	r7, r3, r1, r5
 8109452:	5dc7      	ldrb	r7, [r0, r7]
 8109454:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8109458:	462f      	mov	r7, r5
 810945a:	42bb      	cmp	r3, r7
 810945c:	460d      	mov	r5, r1
 810945e:	d9f4      	bls.n	810944a <_printf_i+0x11a>
 8109460:	2b08      	cmp	r3, #8
 8109462:	d10b      	bne.n	810947c <_printf_i+0x14c>
 8109464:	6823      	ldr	r3, [r4, #0]
 8109466:	07df      	lsls	r7, r3, #31
 8109468:	d508      	bpl.n	810947c <_printf_i+0x14c>
 810946a:	6923      	ldr	r3, [r4, #16]
 810946c:	6861      	ldr	r1, [r4, #4]
 810946e:	4299      	cmp	r1, r3
 8109470:	bfde      	ittt	le
 8109472:	2330      	movle	r3, #48	; 0x30
 8109474:	f806 3c01 	strble.w	r3, [r6, #-1]
 8109478:	f106 36ff 	addle.w	r6, r6, #4294967295
 810947c:	1b92      	subs	r2, r2, r6
 810947e:	6122      	str	r2, [r4, #16]
 8109480:	f8cd a000 	str.w	sl, [sp]
 8109484:	464b      	mov	r3, r9
 8109486:	aa03      	add	r2, sp, #12
 8109488:	4621      	mov	r1, r4
 810948a:	4640      	mov	r0, r8
 810948c:	f7ff fee2 	bl	8109254 <_printf_common>
 8109490:	3001      	adds	r0, #1
 8109492:	d14c      	bne.n	810952e <_printf_i+0x1fe>
 8109494:	f04f 30ff 	mov.w	r0, #4294967295
 8109498:	b004      	add	sp, #16
 810949a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810949e:	4835      	ldr	r0, [pc, #212]	; (8109574 <_printf_i+0x244>)
 81094a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 81094a4:	6823      	ldr	r3, [r4, #0]
 81094a6:	680e      	ldr	r6, [r1, #0]
 81094a8:	061f      	lsls	r7, r3, #24
 81094aa:	f856 5b04 	ldr.w	r5, [r6], #4
 81094ae:	600e      	str	r6, [r1, #0]
 81094b0:	d514      	bpl.n	81094dc <_printf_i+0x1ac>
 81094b2:	07d9      	lsls	r1, r3, #31
 81094b4:	bf44      	itt	mi
 81094b6:	f043 0320 	orrmi.w	r3, r3, #32
 81094ba:	6023      	strmi	r3, [r4, #0]
 81094bc:	b91d      	cbnz	r5, 81094c6 <_printf_i+0x196>
 81094be:	6823      	ldr	r3, [r4, #0]
 81094c0:	f023 0320 	bic.w	r3, r3, #32
 81094c4:	6023      	str	r3, [r4, #0]
 81094c6:	2310      	movs	r3, #16
 81094c8:	e7b0      	b.n	810942c <_printf_i+0xfc>
 81094ca:	6823      	ldr	r3, [r4, #0]
 81094cc:	f043 0320 	orr.w	r3, r3, #32
 81094d0:	6023      	str	r3, [r4, #0]
 81094d2:	2378      	movs	r3, #120	; 0x78
 81094d4:	4828      	ldr	r0, [pc, #160]	; (8109578 <_printf_i+0x248>)
 81094d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 81094da:	e7e3      	b.n	81094a4 <_printf_i+0x174>
 81094dc:	065e      	lsls	r6, r3, #25
 81094de:	bf48      	it	mi
 81094e0:	b2ad      	uxthmi	r5, r5
 81094e2:	e7e6      	b.n	81094b2 <_printf_i+0x182>
 81094e4:	4616      	mov	r6, r2
 81094e6:	e7bb      	b.n	8109460 <_printf_i+0x130>
 81094e8:	680b      	ldr	r3, [r1, #0]
 81094ea:	6826      	ldr	r6, [r4, #0]
 81094ec:	6960      	ldr	r0, [r4, #20]
 81094ee:	1d1d      	adds	r5, r3, #4
 81094f0:	600d      	str	r5, [r1, #0]
 81094f2:	0635      	lsls	r5, r6, #24
 81094f4:	681b      	ldr	r3, [r3, #0]
 81094f6:	d501      	bpl.n	81094fc <_printf_i+0x1cc>
 81094f8:	6018      	str	r0, [r3, #0]
 81094fa:	e002      	b.n	8109502 <_printf_i+0x1d2>
 81094fc:	0671      	lsls	r1, r6, #25
 81094fe:	d5fb      	bpl.n	81094f8 <_printf_i+0x1c8>
 8109500:	8018      	strh	r0, [r3, #0]
 8109502:	2300      	movs	r3, #0
 8109504:	6123      	str	r3, [r4, #16]
 8109506:	4616      	mov	r6, r2
 8109508:	e7ba      	b.n	8109480 <_printf_i+0x150>
 810950a:	680b      	ldr	r3, [r1, #0]
 810950c:	1d1a      	adds	r2, r3, #4
 810950e:	600a      	str	r2, [r1, #0]
 8109510:	681e      	ldr	r6, [r3, #0]
 8109512:	6862      	ldr	r2, [r4, #4]
 8109514:	2100      	movs	r1, #0
 8109516:	4630      	mov	r0, r6
 8109518:	f7f6 fef2 	bl	8100300 <memchr>
 810951c:	b108      	cbz	r0, 8109522 <_printf_i+0x1f2>
 810951e:	1b80      	subs	r0, r0, r6
 8109520:	6060      	str	r0, [r4, #4]
 8109522:	6863      	ldr	r3, [r4, #4]
 8109524:	6123      	str	r3, [r4, #16]
 8109526:	2300      	movs	r3, #0
 8109528:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810952c:	e7a8      	b.n	8109480 <_printf_i+0x150>
 810952e:	6923      	ldr	r3, [r4, #16]
 8109530:	4632      	mov	r2, r6
 8109532:	4649      	mov	r1, r9
 8109534:	4640      	mov	r0, r8
 8109536:	47d0      	blx	sl
 8109538:	3001      	adds	r0, #1
 810953a:	d0ab      	beq.n	8109494 <_printf_i+0x164>
 810953c:	6823      	ldr	r3, [r4, #0]
 810953e:	079b      	lsls	r3, r3, #30
 8109540:	d413      	bmi.n	810956a <_printf_i+0x23a>
 8109542:	68e0      	ldr	r0, [r4, #12]
 8109544:	9b03      	ldr	r3, [sp, #12]
 8109546:	4298      	cmp	r0, r3
 8109548:	bfb8      	it	lt
 810954a:	4618      	movlt	r0, r3
 810954c:	e7a4      	b.n	8109498 <_printf_i+0x168>
 810954e:	2301      	movs	r3, #1
 8109550:	4632      	mov	r2, r6
 8109552:	4649      	mov	r1, r9
 8109554:	4640      	mov	r0, r8
 8109556:	47d0      	blx	sl
 8109558:	3001      	adds	r0, #1
 810955a:	d09b      	beq.n	8109494 <_printf_i+0x164>
 810955c:	3501      	adds	r5, #1
 810955e:	68e3      	ldr	r3, [r4, #12]
 8109560:	9903      	ldr	r1, [sp, #12]
 8109562:	1a5b      	subs	r3, r3, r1
 8109564:	42ab      	cmp	r3, r5
 8109566:	dcf2      	bgt.n	810954e <_printf_i+0x21e>
 8109568:	e7eb      	b.n	8109542 <_printf_i+0x212>
 810956a:	2500      	movs	r5, #0
 810956c:	f104 0619 	add.w	r6, r4, #25
 8109570:	e7f5      	b.n	810955e <_printf_i+0x22e>
 8109572:	bf00      	nop
 8109574:	0810a001 	.word	0x0810a001
 8109578:	0810a012 	.word	0x0810a012

0810957c <cleanup_glue>:
 810957c:	b538      	push	{r3, r4, r5, lr}
 810957e:	460c      	mov	r4, r1
 8109580:	6809      	ldr	r1, [r1, #0]
 8109582:	4605      	mov	r5, r0
 8109584:	b109      	cbz	r1, 810958a <cleanup_glue+0xe>
 8109586:	f7ff fff9 	bl	810957c <cleanup_glue>
 810958a:	4621      	mov	r1, r4
 810958c:	4628      	mov	r0, r5
 810958e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8109592:	f7ff bc5b 	b.w	8108e4c <_free_r>
	...

08109598 <_reclaim_reent>:
 8109598:	4b2c      	ldr	r3, [pc, #176]	; (810964c <_reclaim_reent+0xb4>)
 810959a:	681b      	ldr	r3, [r3, #0]
 810959c:	4283      	cmp	r3, r0
 810959e:	b570      	push	{r4, r5, r6, lr}
 81095a0:	4604      	mov	r4, r0
 81095a2:	d051      	beq.n	8109648 <_reclaim_reent+0xb0>
 81095a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 81095a6:	b143      	cbz	r3, 81095ba <_reclaim_reent+0x22>
 81095a8:	68db      	ldr	r3, [r3, #12]
 81095aa:	2b00      	cmp	r3, #0
 81095ac:	d14a      	bne.n	8109644 <_reclaim_reent+0xac>
 81095ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81095b0:	6819      	ldr	r1, [r3, #0]
 81095b2:	b111      	cbz	r1, 81095ba <_reclaim_reent+0x22>
 81095b4:	4620      	mov	r0, r4
 81095b6:	f7ff fc49 	bl	8108e4c <_free_r>
 81095ba:	6961      	ldr	r1, [r4, #20]
 81095bc:	b111      	cbz	r1, 81095c4 <_reclaim_reent+0x2c>
 81095be:	4620      	mov	r0, r4
 81095c0:	f7ff fc44 	bl	8108e4c <_free_r>
 81095c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 81095c6:	b111      	cbz	r1, 81095ce <_reclaim_reent+0x36>
 81095c8:	4620      	mov	r0, r4
 81095ca:	f7ff fc3f 	bl	8108e4c <_free_r>
 81095ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 81095d0:	b111      	cbz	r1, 81095d8 <_reclaim_reent+0x40>
 81095d2:	4620      	mov	r0, r4
 81095d4:	f7ff fc3a 	bl	8108e4c <_free_r>
 81095d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 81095da:	b111      	cbz	r1, 81095e2 <_reclaim_reent+0x4a>
 81095dc:	4620      	mov	r0, r4
 81095de:	f7ff fc35 	bl	8108e4c <_free_r>
 81095e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 81095e4:	b111      	cbz	r1, 81095ec <_reclaim_reent+0x54>
 81095e6:	4620      	mov	r0, r4
 81095e8:	f7ff fc30 	bl	8108e4c <_free_r>
 81095ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 81095ee:	b111      	cbz	r1, 81095f6 <_reclaim_reent+0x5e>
 81095f0:	4620      	mov	r0, r4
 81095f2:	f7ff fc2b 	bl	8108e4c <_free_r>
 81095f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 81095f8:	b111      	cbz	r1, 8109600 <_reclaim_reent+0x68>
 81095fa:	4620      	mov	r0, r4
 81095fc:	f7ff fc26 	bl	8108e4c <_free_r>
 8109600:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8109602:	b111      	cbz	r1, 810960a <_reclaim_reent+0x72>
 8109604:	4620      	mov	r0, r4
 8109606:	f7ff fc21 	bl	8108e4c <_free_r>
 810960a:	69a3      	ldr	r3, [r4, #24]
 810960c:	b1e3      	cbz	r3, 8109648 <_reclaim_reent+0xb0>
 810960e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8109610:	4620      	mov	r0, r4
 8109612:	4798      	blx	r3
 8109614:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8109616:	b1b9      	cbz	r1, 8109648 <_reclaim_reent+0xb0>
 8109618:	4620      	mov	r0, r4
 810961a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 810961e:	f7ff bfad 	b.w	810957c <cleanup_glue>
 8109622:	5949      	ldr	r1, [r1, r5]
 8109624:	b941      	cbnz	r1, 8109638 <_reclaim_reent+0xa0>
 8109626:	3504      	adds	r5, #4
 8109628:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810962a:	2d80      	cmp	r5, #128	; 0x80
 810962c:	68d9      	ldr	r1, [r3, #12]
 810962e:	d1f8      	bne.n	8109622 <_reclaim_reent+0x8a>
 8109630:	4620      	mov	r0, r4
 8109632:	f7ff fc0b 	bl	8108e4c <_free_r>
 8109636:	e7ba      	b.n	81095ae <_reclaim_reent+0x16>
 8109638:	680e      	ldr	r6, [r1, #0]
 810963a:	4620      	mov	r0, r4
 810963c:	f7ff fc06 	bl	8108e4c <_free_r>
 8109640:	4631      	mov	r1, r6
 8109642:	e7ef      	b.n	8109624 <_reclaim_reent+0x8c>
 8109644:	2500      	movs	r5, #0
 8109646:	e7ef      	b.n	8109628 <_reclaim_reent+0x90>
 8109648:	bd70      	pop	{r4, r5, r6, pc}
 810964a:	bf00      	nop
 810964c:	100000bc 	.word	0x100000bc

08109650 <_sbrk_r>:
 8109650:	b538      	push	{r3, r4, r5, lr}
 8109652:	4d06      	ldr	r5, [pc, #24]	; (810966c <_sbrk_r+0x1c>)
 8109654:	2300      	movs	r3, #0
 8109656:	4604      	mov	r4, r0
 8109658:	4608      	mov	r0, r1
 810965a:	602b      	str	r3, [r5, #0]
 810965c:	f7f7 fa70 	bl	8100b40 <_sbrk>
 8109660:	1c43      	adds	r3, r0, #1
 8109662:	d102      	bne.n	810966a <_sbrk_r+0x1a>
 8109664:	682b      	ldr	r3, [r5, #0]
 8109666:	b103      	cbz	r3, 810966a <_sbrk_r+0x1a>
 8109668:	6023      	str	r3, [r4, #0]
 810966a:	bd38      	pop	{r3, r4, r5, pc}
 810966c:	10004d40 	.word	0x10004d40

08109670 <__sread>:
 8109670:	b510      	push	{r4, lr}
 8109672:	460c      	mov	r4, r1
 8109674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8109678:	f000 fa90 	bl	8109b9c <_read_r>
 810967c:	2800      	cmp	r0, #0
 810967e:	bfab      	itete	ge
 8109680:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8109682:	89a3      	ldrhlt	r3, [r4, #12]
 8109684:	181b      	addge	r3, r3, r0
 8109686:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810968a:	bfac      	ite	ge
 810968c:	6563      	strge	r3, [r4, #84]	; 0x54
 810968e:	81a3      	strhlt	r3, [r4, #12]
 8109690:	bd10      	pop	{r4, pc}

08109692 <__swrite>:
 8109692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109696:	461f      	mov	r7, r3
 8109698:	898b      	ldrh	r3, [r1, #12]
 810969a:	05db      	lsls	r3, r3, #23
 810969c:	4605      	mov	r5, r0
 810969e:	460c      	mov	r4, r1
 81096a0:	4616      	mov	r6, r2
 81096a2:	d505      	bpl.n	81096b0 <__swrite+0x1e>
 81096a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81096a8:	2302      	movs	r3, #2
 81096aa:	2200      	movs	r2, #0
 81096ac:	f000 f9f4 	bl	8109a98 <_lseek_r>
 81096b0:	89a3      	ldrh	r3, [r4, #12]
 81096b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 81096b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 81096ba:	81a3      	strh	r3, [r4, #12]
 81096bc:	4632      	mov	r2, r6
 81096be:	463b      	mov	r3, r7
 81096c0:	4628      	mov	r0, r5
 81096c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 81096c6:	f000 b88d 	b.w	81097e4 <_write_r>

081096ca <__sseek>:
 81096ca:	b510      	push	{r4, lr}
 81096cc:	460c      	mov	r4, r1
 81096ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81096d2:	f000 f9e1 	bl	8109a98 <_lseek_r>
 81096d6:	1c43      	adds	r3, r0, #1
 81096d8:	89a3      	ldrh	r3, [r4, #12]
 81096da:	bf15      	itete	ne
 81096dc:	6560      	strne	r0, [r4, #84]	; 0x54
 81096de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 81096e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 81096e6:	81a3      	strheq	r3, [r4, #12]
 81096e8:	bf18      	it	ne
 81096ea:	81a3      	strhne	r3, [r4, #12]
 81096ec:	bd10      	pop	{r4, pc}

081096ee <__sclose>:
 81096ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81096f2:	f000 b8ff 	b.w	81098f4 <_close_r>

081096f6 <strncmp>:
 81096f6:	b510      	push	{r4, lr}
 81096f8:	b16a      	cbz	r2, 8109716 <strncmp+0x20>
 81096fa:	3901      	subs	r1, #1
 81096fc:	1884      	adds	r4, r0, r2
 81096fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8109702:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8109706:	4293      	cmp	r3, r2
 8109708:	d103      	bne.n	8109712 <strncmp+0x1c>
 810970a:	42a0      	cmp	r0, r4
 810970c:	d001      	beq.n	8109712 <strncmp+0x1c>
 810970e:	2b00      	cmp	r3, #0
 8109710:	d1f5      	bne.n	81096fe <strncmp+0x8>
 8109712:	1a98      	subs	r0, r3, r2
 8109714:	bd10      	pop	{r4, pc}
 8109716:	4610      	mov	r0, r2
 8109718:	e7fc      	b.n	8109714 <strncmp+0x1e>

0810971a <strncpy>:
 810971a:	b510      	push	{r4, lr}
 810971c:	3901      	subs	r1, #1
 810971e:	4603      	mov	r3, r0
 8109720:	b132      	cbz	r2, 8109730 <strncpy+0x16>
 8109722:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8109726:	f803 4b01 	strb.w	r4, [r3], #1
 810972a:	3a01      	subs	r2, #1
 810972c:	2c00      	cmp	r4, #0
 810972e:	d1f7      	bne.n	8109720 <strncpy+0x6>
 8109730:	441a      	add	r2, r3
 8109732:	2100      	movs	r1, #0
 8109734:	4293      	cmp	r3, r2
 8109736:	d100      	bne.n	810973a <strncpy+0x20>
 8109738:	bd10      	pop	{r4, pc}
 810973a:	f803 1b01 	strb.w	r1, [r3], #1
 810973e:	e7f9      	b.n	8109734 <strncpy+0x1a>

08109740 <__swbuf_r>:
 8109740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109742:	460e      	mov	r6, r1
 8109744:	4614      	mov	r4, r2
 8109746:	4605      	mov	r5, r0
 8109748:	b118      	cbz	r0, 8109752 <__swbuf_r+0x12>
 810974a:	6983      	ldr	r3, [r0, #24]
 810974c:	b90b      	cbnz	r3, 8109752 <__swbuf_r+0x12>
 810974e:	f7ff fa7f 	bl	8108c50 <__sinit>
 8109752:	4b21      	ldr	r3, [pc, #132]	; (81097d8 <__swbuf_r+0x98>)
 8109754:	429c      	cmp	r4, r3
 8109756:	d12b      	bne.n	81097b0 <__swbuf_r+0x70>
 8109758:	686c      	ldr	r4, [r5, #4]
 810975a:	69a3      	ldr	r3, [r4, #24]
 810975c:	60a3      	str	r3, [r4, #8]
 810975e:	89a3      	ldrh	r3, [r4, #12]
 8109760:	071a      	lsls	r2, r3, #28
 8109762:	d52f      	bpl.n	81097c4 <__swbuf_r+0x84>
 8109764:	6923      	ldr	r3, [r4, #16]
 8109766:	b36b      	cbz	r3, 81097c4 <__swbuf_r+0x84>
 8109768:	6923      	ldr	r3, [r4, #16]
 810976a:	6820      	ldr	r0, [r4, #0]
 810976c:	1ac0      	subs	r0, r0, r3
 810976e:	6963      	ldr	r3, [r4, #20]
 8109770:	b2f6      	uxtb	r6, r6
 8109772:	4283      	cmp	r3, r0
 8109774:	4637      	mov	r7, r6
 8109776:	dc04      	bgt.n	8109782 <__swbuf_r+0x42>
 8109778:	4621      	mov	r1, r4
 810977a:	4628      	mov	r0, r5
 810977c:	f000 f950 	bl	8109a20 <_fflush_r>
 8109780:	bb30      	cbnz	r0, 81097d0 <__swbuf_r+0x90>
 8109782:	68a3      	ldr	r3, [r4, #8]
 8109784:	3b01      	subs	r3, #1
 8109786:	60a3      	str	r3, [r4, #8]
 8109788:	6823      	ldr	r3, [r4, #0]
 810978a:	1c5a      	adds	r2, r3, #1
 810978c:	6022      	str	r2, [r4, #0]
 810978e:	701e      	strb	r6, [r3, #0]
 8109790:	6963      	ldr	r3, [r4, #20]
 8109792:	3001      	adds	r0, #1
 8109794:	4283      	cmp	r3, r0
 8109796:	d004      	beq.n	81097a2 <__swbuf_r+0x62>
 8109798:	89a3      	ldrh	r3, [r4, #12]
 810979a:	07db      	lsls	r3, r3, #31
 810979c:	d506      	bpl.n	81097ac <__swbuf_r+0x6c>
 810979e:	2e0a      	cmp	r6, #10
 81097a0:	d104      	bne.n	81097ac <__swbuf_r+0x6c>
 81097a2:	4621      	mov	r1, r4
 81097a4:	4628      	mov	r0, r5
 81097a6:	f000 f93b 	bl	8109a20 <_fflush_r>
 81097aa:	b988      	cbnz	r0, 81097d0 <__swbuf_r+0x90>
 81097ac:	4638      	mov	r0, r7
 81097ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 81097b0:	4b0a      	ldr	r3, [pc, #40]	; (81097dc <__swbuf_r+0x9c>)
 81097b2:	429c      	cmp	r4, r3
 81097b4:	d101      	bne.n	81097ba <__swbuf_r+0x7a>
 81097b6:	68ac      	ldr	r4, [r5, #8]
 81097b8:	e7cf      	b.n	810975a <__swbuf_r+0x1a>
 81097ba:	4b09      	ldr	r3, [pc, #36]	; (81097e0 <__swbuf_r+0xa0>)
 81097bc:	429c      	cmp	r4, r3
 81097be:	bf08      	it	eq
 81097c0:	68ec      	ldreq	r4, [r5, #12]
 81097c2:	e7ca      	b.n	810975a <__swbuf_r+0x1a>
 81097c4:	4621      	mov	r1, r4
 81097c6:	4628      	mov	r0, r5
 81097c8:	f000 f81e 	bl	8109808 <__swsetup_r>
 81097cc:	2800      	cmp	r0, #0
 81097ce:	d0cb      	beq.n	8109768 <__swbuf_r+0x28>
 81097d0:	f04f 37ff 	mov.w	r7, #4294967295
 81097d4:	e7ea      	b.n	81097ac <__swbuf_r+0x6c>
 81097d6:	bf00      	nop
 81097d8:	08109fac 	.word	0x08109fac
 81097dc:	08109fcc 	.word	0x08109fcc
 81097e0:	08109f8c 	.word	0x08109f8c

081097e4 <_write_r>:
 81097e4:	b538      	push	{r3, r4, r5, lr}
 81097e6:	4d07      	ldr	r5, [pc, #28]	; (8109804 <_write_r+0x20>)
 81097e8:	4604      	mov	r4, r0
 81097ea:	4608      	mov	r0, r1
 81097ec:	4611      	mov	r1, r2
 81097ee:	2200      	movs	r2, #0
 81097f0:	602a      	str	r2, [r5, #0]
 81097f2:	461a      	mov	r2, r3
 81097f4:	f7f7 f953 	bl	8100a9e <_write>
 81097f8:	1c43      	adds	r3, r0, #1
 81097fa:	d102      	bne.n	8109802 <_write_r+0x1e>
 81097fc:	682b      	ldr	r3, [r5, #0]
 81097fe:	b103      	cbz	r3, 8109802 <_write_r+0x1e>
 8109800:	6023      	str	r3, [r4, #0]
 8109802:	bd38      	pop	{r3, r4, r5, pc}
 8109804:	10004d40 	.word	0x10004d40

08109808 <__swsetup_r>:
 8109808:	4b32      	ldr	r3, [pc, #200]	; (81098d4 <__swsetup_r+0xcc>)
 810980a:	b570      	push	{r4, r5, r6, lr}
 810980c:	681d      	ldr	r5, [r3, #0]
 810980e:	4606      	mov	r6, r0
 8109810:	460c      	mov	r4, r1
 8109812:	b125      	cbz	r5, 810981e <__swsetup_r+0x16>
 8109814:	69ab      	ldr	r3, [r5, #24]
 8109816:	b913      	cbnz	r3, 810981e <__swsetup_r+0x16>
 8109818:	4628      	mov	r0, r5
 810981a:	f7ff fa19 	bl	8108c50 <__sinit>
 810981e:	4b2e      	ldr	r3, [pc, #184]	; (81098d8 <__swsetup_r+0xd0>)
 8109820:	429c      	cmp	r4, r3
 8109822:	d10f      	bne.n	8109844 <__swsetup_r+0x3c>
 8109824:	686c      	ldr	r4, [r5, #4]
 8109826:	89a3      	ldrh	r3, [r4, #12]
 8109828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810982c:	0719      	lsls	r1, r3, #28
 810982e:	d42c      	bmi.n	810988a <__swsetup_r+0x82>
 8109830:	06dd      	lsls	r5, r3, #27
 8109832:	d411      	bmi.n	8109858 <__swsetup_r+0x50>
 8109834:	2309      	movs	r3, #9
 8109836:	6033      	str	r3, [r6, #0]
 8109838:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 810983c:	81a3      	strh	r3, [r4, #12]
 810983e:	f04f 30ff 	mov.w	r0, #4294967295
 8109842:	e03e      	b.n	81098c2 <__swsetup_r+0xba>
 8109844:	4b25      	ldr	r3, [pc, #148]	; (81098dc <__swsetup_r+0xd4>)
 8109846:	429c      	cmp	r4, r3
 8109848:	d101      	bne.n	810984e <__swsetup_r+0x46>
 810984a:	68ac      	ldr	r4, [r5, #8]
 810984c:	e7eb      	b.n	8109826 <__swsetup_r+0x1e>
 810984e:	4b24      	ldr	r3, [pc, #144]	; (81098e0 <__swsetup_r+0xd8>)
 8109850:	429c      	cmp	r4, r3
 8109852:	bf08      	it	eq
 8109854:	68ec      	ldreq	r4, [r5, #12]
 8109856:	e7e6      	b.n	8109826 <__swsetup_r+0x1e>
 8109858:	0758      	lsls	r0, r3, #29
 810985a:	d512      	bpl.n	8109882 <__swsetup_r+0x7a>
 810985c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810985e:	b141      	cbz	r1, 8109872 <__swsetup_r+0x6a>
 8109860:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8109864:	4299      	cmp	r1, r3
 8109866:	d002      	beq.n	810986e <__swsetup_r+0x66>
 8109868:	4630      	mov	r0, r6
 810986a:	f7ff faef 	bl	8108e4c <_free_r>
 810986e:	2300      	movs	r3, #0
 8109870:	6363      	str	r3, [r4, #52]	; 0x34
 8109872:	89a3      	ldrh	r3, [r4, #12]
 8109874:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8109878:	81a3      	strh	r3, [r4, #12]
 810987a:	2300      	movs	r3, #0
 810987c:	6063      	str	r3, [r4, #4]
 810987e:	6923      	ldr	r3, [r4, #16]
 8109880:	6023      	str	r3, [r4, #0]
 8109882:	89a3      	ldrh	r3, [r4, #12]
 8109884:	f043 0308 	orr.w	r3, r3, #8
 8109888:	81a3      	strh	r3, [r4, #12]
 810988a:	6923      	ldr	r3, [r4, #16]
 810988c:	b94b      	cbnz	r3, 81098a2 <__swsetup_r+0x9a>
 810988e:	89a3      	ldrh	r3, [r4, #12]
 8109890:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8109894:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8109898:	d003      	beq.n	81098a2 <__swsetup_r+0x9a>
 810989a:	4621      	mov	r1, r4
 810989c:	4630      	mov	r0, r6
 810989e:	f000 f931 	bl	8109b04 <__smakebuf_r>
 81098a2:	89a0      	ldrh	r0, [r4, #12]
 81098a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 81098a8:	f010 0301 	ands.w	r3, r0, #1
 81098ac:	d00a      	beq.n	81098c4 <__swsetup_r+0xbc>
 81098ae:	2300      	movs	r3, #0
 81098b0:	60a3      	str	r3, [r4, #8]
 81098b2:	6963      	ldr	r3, [r4, #20]
 81098b4:	425b      	negs	r3, r3
 81098b6:	61a3      	str	r3, [r4, #24]
 81098b8:	6923      	ldr	r3, [r4, #16]
 81098ba:	b943      	cbnz	r3, 81098ce <__swsetup_r+0xc6>
 81098bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 81098c0:	d1ba      	bne.n	8109838 <__swsetup_r+0x30>
 81098c2:	bd70      	pop	{r4, r5, r6, pc}
 81098c4:	0781      	lsls	r1, r0, #30
 81098c6:	bf58      	it	pl
 81098c8:	6963      	ldrpl	r3, [r4, #20]
 81098ca:	60a3      	str	r3, [r4, #8]
 81098cc:	e7f4      	b.n	81098b8 <__swsetup_r+0xb0>
 81098ce:	2000      	movs	r0, #0
 81098d0:	e7f7      	b.n	81098c2 <__swsetup_r+0xba>
 81098d2:	bf00      	nop
 81098d4:	100000bc 	.word	0x100000bc
 81098d8:	08109fac 	.word	0x08109fac
 81098dc:	08109fcc 	.word	0x08109fcc
 81098e0:	08109f8c 	.word	0x08109f8c

081098e4 <abort>:
 81098e4:	b508      	push	{r3, lr}
 81098e6:	2006      	movs	r0, #6
 81098e8:	f000 f992 	bl	8109c10 <raise>
 81098ec:	2001      	movs	r0, #1
 81098ee:	f7f7 f8af 	bl	8100a50 <_exit>
	...

081098f4 <_close_r>:
 81098f4:	b538      	push	{r3, r4, r5, lr}
 81098f6:	4d06      	ldr	r5, [pc, #24]	; (8109910 <_close_r+0x1c>)
 81098f8:	2300      	movs	r3, #0
 81098fa:	4604      	mov	r4, r0
 81098fc:	4608      	mov	r0, r1
 81098fe:	602b      	str	r3, [r5, #0]
 8109900:	f7f7 f8e9 	bl	8100ad6 <_close>
 8109904:	1c43      	adds	r3, r0, #1
 8109906:	d102      	bne.n	810990e <_close_r+0x1a>
 8109908:	682b      	ldr	r3, [r5, #0]
 810990a:	b103      	cbz	r3, 810990e <_close_r+0x1a>
 810990c:	6023      	str	r3, [r4, #0]
 810990e:	bd38      	pop	{r3, r4, r5, pc}
 8109910:	10004d40 	.word	0x10004d40

08109914 <__sflush_r>:
 8109914:	898a      	ldrh	r2, [r1, #12]
 8109916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810991a:	4605      	mov	r5, r0
 810991c:	0710      	lsls	r0, r2, #28
 810991e:	460c      	mov	r4, r1
 8109920:	d458      	bmi.n	81099d4 <__sflush_r+0xc0>
 8109922:	684b      	ldr	r3, [r1, #4]
 8109924:	2b00      	cmp	r3, #0
 8109926:	dc05      	bgt.n	8109934 <__sflush_r+0x20>
 8109928:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810992a:	2b00      	cmp	r3, #0
 810992c:	dc02      	bgt.n	8109934 <__sflush_r+0x20>
 810992e:	2000      	movs	r0, #0
 8109930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109934:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8109936:	2e00      	cmp	r6, #0
 8109938:	d0f9      	beq.n	810992e <__sflush_r+0x1a>
 810993a:	2300      	movs	r3, #0
 810993c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8109940:	682f      	ldr	r7, [r5, #0]
 8109942:	602b      	str	r3, [r5, #0]
 8109944:	d032      	beq.n	81099ac <__sflush_r+0x98>
 8109946:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8109948:	89a3      	ldrh	r3, [r4, #12]
 810994a:	075a      	lsls	r2, r3, #29
 810994c:	d505      	bpl.n	810995a <__sflush_r+0x46>
 810994e:	6863      	ldr	r3, [r4, #4]
 8109950:	1ac0      	subs	r0, r0, r3
 8109952:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8109954:	b10b      	cbz	r3, 810995a <__sflush_r+0x46>
 8109956:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8109958:	1ac0      	subs	r0, r0, r3
 810995a:	2300      	movs	r3, #0
 810995c:	4602      	mov	r2, r0
 810995e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8109960:	6a21      	ldr	r1, [r4, #32]
 8109962:	4628      	mov	r0, r5
 8109964:	47b0      	blx	r6
 8109966:	1c43      	adds	r3, r0, #1
 8109968:	89a3      	ldrh	r3, [r4, #12]
 810996a:	d106      	bne.n	810997a <__sflush_r+0x66>
 810996c:	6829      	ldr	r1, [r5, #0]
 810996e:	291d      	cmp	r1, #29
 8109970:	d82c      	bhi.n	81099cc <__sflush_r+0xb8>
 8109972:	4a2a      	ldr	r2, [pc, #168]	; (8109a1c <__sflush_r+0x108>)
 8109974:	40ca      	lsrs	r2, r1
 8109976:	07d6      	lsls	r6, r2, #31
 8109978:	d528      	bpl.n	81099cc <__sflush_r+0xb8>
 810997a:	2200      	movs	r2, #0
 810997c:	6062      	str	r2, [r4, #4]
 810997e:	04d9      	lsls	r1, r3, #19
 8109980:	6922      	ldr	r2, [r4, #16]
 8109982:	6022      	str	r2, [r4, #0]
 8109984:	d504      	bpl.n	8109990 <__sflush_r+0x7c>
 8109986:	1c42      	adds	r2, r0, #1
 8109988:	d101      	bne.n	810998e <__sflush_r+0x7a>
 810998a:	682b      	ldr	r3, [r5, #0]
 810998c:	b903      	cbnz	r3, 8109990 <__sflush_r+0x7c>
 810998e:	6560      	str	r0, [r4, #84]	; 0x54
 8109990:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8109992:	602f      	str	r7, [r5, #0]
 8109994:	2900      	cmp	r1, #0
 8109996:	d0ca      	beq.n	810992e <__sflush_r+0x1a>
 8109998:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810999c:	4299      	cmp	r1, r3
 810999e:	d002      	beq.n	81099a6 <__sflush_r+0x92>
 81099a0:	4628      	mov	r0, r5
 81099a2:	f7ff fa53 	bl	8108e4c <_free_r>
 81099a6:	2000      	movs	r0, #0
 81099a8:	6360      	str	r0, [r4, #52]	; 0x34
 81099aa:	e7c1      	b.n	8109930 <__sflush_r+0x1c>
 81099ac:	6a21      	ldr	r1, [r4, #32]
 81099ae:	2301      	movs	r3, #1
 81099b0:	4628      	mov	r0, r5
 81099b2:	47b0      	blx	r6
 81099b4:	1c41      	adds	r1, r0, #1
 81099b6:	d1c7      	bne.n	8109948 <__sflush_r+0x34>
 81099b8:	682b      	ldr	r3, [r5, #0]
 81099ba:	2b00      	cmp	r3, #0
 81099bc:	d0c4      	beq.n	8109948 <__sflush_r+0x34>
 81099be:	2b1d      	cmp	r3, #29
 81099c0:	d001      	beq.n	81099c6 <__sflush_r+0xb2>
 81099c2:	2b16      	cmp	r3, #22
 81099c4:	d101      	bne.n	81099ca <__sflush_r+0xb6>
 81099c6:	602f      	str	r7, [r5, #0]
 81099c8:	e7b1      	b.n	810992e <__sflush_r+0x1a>
 81099ca:	89a3      	ldrh	r3, [r4, #12]
 81099cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81099d0:	81a3      	strh	r3, [r4, #12]
 81099d2:	e7ad      	b.n	8109930 <__sflush_r+0x1c>
 81099d4:	690f      	ldr	r7, [r1, #16]
 81099d6:	2f00      	cmp	r7, #0
 81099d8:	d0a9      	beq.n	810992e <__sflush_r+0x1a>
 81099da:	0793      	lsls	r3, r2, #30
 81099dc:	680e      	ldr	r6, [r1, #0]
 81099de:	bf08      	it	eq
 81099e0:	694b      	ldreq	r3, [r1, #20]
 81099e2:	600f      	str	r7, [r1, #0]
 81099e4:	bf18      	it	ne
 81099e6:	2300      	movne	r3, #0
 81099e8:	eba6 0807 	sub.w	r8, r6, r7
 81099ec:	608b      	str	r3, [r1, #8]
 81099ee:	f1b8 0f00 	cmp.w	r8, #0
 81099f2:	dd9c      	ble.n	810992e <__sflush_r+0x1a>
 81099f4:	6a21      	ldr	r1, [r4, #32]
 81099f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 81099f8:	4643      	mov	r3, r8
 81099fa:	463a      	mov	r2, r7
 81099fc:	4628      	mov	r0, r5
 81099fe:	47b0      	blx	r6
 8109a00:	2800      	cmp	r0, #0
 8109a02:	dc06      	bgt.n	8109a12 <__sflush_r+0xfe>
 8109a04:	89a3      	ldrh	r3, [r4, #12]
 8109a06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8109a0a:	81a3      	strh	r3, [r4, #12]
 8109a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8109a10:	e78e      	b.n	8109930 <__sflush_r+0x1c>
 8109a12:	4407      	add	r7, r0
 8109a14:	eba8 0800 	sub.w	r8, r8, r0
 8109a18:	e7e9      	b.n	81099ee <__sflush_r+0xda>
 8109a1a:	bf00      	nop
 8109a1c:	20400001 	.word	0x20400001

08109a20 <_fflush_r>:
 8109a20:	b538      	push	{r3, r4, r5, lr}
 8109a22:	690b      	ldr	r3, [r1, #16]
 8109a24:	4605      	mov	r5, r0
 8109a26:	460c      	mov	r4, r1
 8109a28:	b913      	cbnz	r3, 8109a30 <_fflush_r+0x10>
 8109a2a:	2500      	movs	r5, #0
 8109a2c:	4628      	mov	r0, r5
 8109a2e:	bd38      	pop	{r3, r4, r5, pc}
 8109a30:	b118      	cbz	r0, 8109a3a <_fflush_r+0x1a>
 8109a32:	6983      	ldr	r3, [r0, #24]
 8109a34:	b90b      	cbnz	r3, 8109a3a <_fflush_r+0x1a>
 8109a36:	f7ff f90b 	bl	8108c50 <__sinit>
 8109a3a:	4b14      	ldr	r3, [pc, #80]	; (8109a8c <_fflush_r+0x6c>)
 8109a3c:	429c      	cmp	r4, r3
 8109a3e:	d11b      	bne.n	8109a78 <_fflush_r+0x58>
 8109a40:	686c      	ldr	r4, [r5, #4]
 8109a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8109a46:	2b00      	cmp	r3, #0
 8109a48:	d0ef      	beq.n	8109a2a <_fflush_r+0xa>
 8109a4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8109a4c:	07d0      	lsls	r0, r2, #31
 8109a4e:	d404      	bmi.n	8109a5a <_fflush_r+0x3a>
 8109a50:	0599      	lsls	r1, r3, #22
 8109a52:	d402      	bmi.n	8109a5a <_fflush_r+0x3a>
 8109a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8109a56:	f7ff f9d0 	bl	8108dfa <__retarget_lock_acquire_recursive>
 8109a5a:	4628      	mov	r0, r5
 8109a5c:	4621      	mov	r1, r4
 8109a5e:	f7ff ff59 	bl	8109914 <__sflush_r>
 8109a62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8109a64:	07da      	lsls	r2, r3, #31
 8109a66:	4605      	mov	r5, r0
 8109a68:	d4e0      	bmi.n	8109a2c <_fflush_r+0xc>
 8109a6a:	89a3      	ldrh	r3, [r4, #12]
 8109a6c:	059b      	lsls	r3, r3, #22
 8109a6e:	d4dd      	bmi.n	8109a2c <_fflush_r+0xc>
 8109a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8109a72:	f7ff f9c3 	bl	8108dfc <__retarget_lock_release_recursive>
 8109a76:	e7d9      	b.n	8109a2c <_fflush_r+0xc>
 8109a78:	4b05      	ldr	r3, [pc, #20]	; (8109a90 <_fflush_r+0x70>)
 8109a7a:	429c      	cmp	r4, r3
 8109a7c:	d101      	bne.n	8109a82 <_fflush_r+0x62>
 8109a7e:	68ac      	ldr	r4, [r5, #8]
 8109a80:	e7df      	b.n	8109a42 <_fflush_r+0x22>
 8109a82:	4b04      	ldr	r3, [pc, #16]	; (8109a94 <_fflush_r+0x74>)
 8109a84:	429c      	cmp	r4, r3
 8109a86:	bf08      	it	eq
 8109a88:	68ec      	ldreq	r4, [r5, #12]
 8109a8a:	e7da      	b.n	8109a42 <_fflush_r+0x22>
 8109a8c:	08109fac 	.word	0x08109fac
 8109a90:	08109fcc 	.word	0x08109fcc
 8109a94:	08109f8c 	.word	0x08109f8c

08109a98 <_lseek_r>:
 8109a98:	b538      	push	{r3, r4, r5, lr}
 8109a9a:	4d07      	ldr	r5, [pc, #28]	; (8109ab8 <_lseek_r+0x20>)
 8109a9c:	4604      	mov	r4, r0
 8109a9e:	4608      	mov	r0, r1
 8109aa0:	4611      	mov	r1, r2
 8109aa2:	2200      	movs	r2, #0
 8109aa4:	602a      	str	r2, [r5, #0]
 8109aa6:	461a      	mov	r2, r3
 8109aa8:	f7f7 f83c 	bl	8100b24 <_lseek>
 8109aac:	1c43      	adds	r3, r0, #1
 8109aae:	d102      	bne.n	8109ab6 <_lseek_r+0x1e>
 8109ab0:	682b      	ldr	r3, [r5, #0]
 8109ab2:	b103      	cbz	r3, 8109ab6 <_lseek_r+0x1e>
 8109ab4:	6023      	str	r3, [r4, #0]
 8109ab6:	bd38      	pop	{r3, r4, r5, pc}
 8109ab8:	10004d40 	.word	0x10004d40

08109abc <__swhatbuf_r>:
 8109abc:	b570      	push	{r4, r5, r6, lr}
 8109abe:	460e      	mov	r6, r1
 8109ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8109ac4:	2900      	cmp	r1, #0
 8109ac6:	b096      	sub	sp, #88	; 0x58
 8109ac8:	4614      	mov	r4, r2
 8109aca:	461d      	mov	r5, r3
 8109acc:	da07      	bge.n	8109ade <__swhatbuf_r+0x22>
 8109ace:	2300      	movs	r3, #0
 8109ad0:	602b      	str	r3, [r5, #0]
 8109ad2:	89b3      	ldrh	r3, [r6, #12]
 8109ad4:	061a      	lsls	r2, r3, #24
 8109ad6:	d410      	bmi.n	8109afa <__swhatbuf_r+0x3e>
 8109ad8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8109adc:	e00e      	b.n	8109afc <__swhatbuf_r+0x40>
 8109ade:	466a      	mov	r2, sp
 8109ae0:	f000 f8b2 	bl	8109c48 <_fstat_r>
 8109ae4:	2800      	cmp	r0, #0
 8109ae6:	dbf2      	blt.n	8109ace <__swhatbuf_r+0x12>
 8109ae8:	9a01      	ldr	r2, [sp, #4]
 8109aea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8109aee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8109af2:	425a      	negs	r2, r3
 8109af4:	415a      	adcs	r2, r3
 8109af6:	602a      	str	r2, [r5, #0]
 8109af8:	e7ee      	b.n	8109ad8 <__swhatbuf_r+0x1c>
 8109afa:	2340      	movs	r3, #64	; 0x40
 8109afc:	2000      	movs	r0, #0
 8109afe:	6023      	str	r3, [r4, #0]
 8109b00:	b016      	add	sp, #88	; 0x58
 8109b02:	bd70      	pop	{r4, r5, r6, pc}

08109b04 <__smakebuf_r>:
 8109b04:	898b      	ldrh	r3, [r1, #12]
 8109b06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8109b08:	079d      	lsls	r5, r3, #30
 8109b0a:	4606      	mov	r6, r0
 8109b0c:	460c      	mov	r4, r1
 8109b0e:	d507      	bpl.n	8109b20 <__smakebuf_r+0x1c>
 8109b10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8109b14:	6023      	str	r3, [r4, #0]
 8109b16:	6123      	str	r3, [r4, #16]
 8109b18:	2301      	movs	r3, #1
 8109b1a:	6163      	str	r3, [r4, #20]
 8109b1c:	b002      	add	sp, #8
 8109b1e:	bd70      	pop	{r4, r5, r6, pc}
 8109b20:	ab01      	add	r3, sp, #4
 8109b22:	466a      	mov	r2, sp
 8109b24:	f7ff ffca 	bl	8109abc <__swhatbuf_r>
 8109b28:	9900      	ldr	r1, [sp, #0]
 8109b2a:	4605      	mov	r5, r0
 8109b2c:	4630      	mov	r0, r6
 8109b2e:	f7ff f9dd 	bl	8108eec <_malloc_r>
 8109b32:	b948      	cbnz	r0, 8109b48 <__smakebuf_r+0x44>
 8109b34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8109b38:	059a      	lsls	r2, r3, #22
 8109b3a:	d4ef      	bmi.n	8109b1c <__smakebuf_r+0x18>
 8109b3c:	f023 0303 	bic.w	r3, r3, #3
 8109b40:	f043 0302 	orr.w	r3, r3, #2
 8109b44:	81a3      	strh	r3, [r4, #12]
 8109b46:	e7e3      	b.n	8109b10 <__smakebuf_r+0xc>
 8109b48:	4b0d      	ldr	r3, [pc, #52]	; (8109b80 <__smakebuf_r+0x7c>)
 8109b4a:	62b3      	str	r3, [r6, #40]	; 0x28
 8109b4c:	89a3      	ldrh	r3, [r4, #12]
 8109b4e:	6020      	str	r0, [r4, #0]
 8109b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8109b54:	81a3      	strh	r3, [r4, #12]
 8109b56:	9b00      	ldr	r3, [sp, #0]
 8109b58:	6163      	str	r3, [r4, #20]
 8109b5a:	9b01      	ldr	r3, [sp, #4]
 8109b5c:	6120      	str	r0, [r4, #16]
 8109b5e:	b15b      	cbz	r3, 8109b78 <__smakebuf_r+0x74>
 8109b60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8109b64:	4630      	mov	r0, r6
 8109b66:	f000 f881 	bl	8109c6c <_isatty_r>
 8109b6a:	b128      	cbz	r0, 8109b78 <__smakebuf_r+0x74>
 8109b6c:	89a3      	ldrh	r3, [r4, #12]
 8109b6e:	f023 0303 	bic.w	r3, r3, #3
 8109b72:	f043 0301 	orr.w	r3, r3, #1
 8109b76:	81a3      	strh	r3, [r4, #12]
 8109b78:	89a0      	ldrh	r0, [r4, #12]
 8109b7a:	4305      	orrs	r5, r0
 8109b7c:	81a5      	strh	r5, [r4, #12]
 8109b7e:	e7cd      	b.n	8109b1c <__smakebuf_r+0x18>
 8109b80:	08108be9 	.word	0x08108be9

08109b84 <__malloc_lock>:
 8109b84:	4801      	ldr	r0, [pc, #4]	; (8109b8c <__malloc_lock+0x8>)
 8109b86:	f7ff b938 	b.w	8108dfa <__retarget_lock_acquire_recursive>
 8109b8a:	bf00      	nop
 8109b8c:	10004d38 	.word	0x10004d38

08109b90 <__malloc_unlock>:
 8109b90:	4801      	ldr	r0, [pc, #4]	; (8109b98 <__malloc_unlock+0x8>)
 8109b92:	f7ff b933 	b.w	8108dfc <__retarget_lock_release_recursive>
 8109b96:	bf00      	nop
 8109b98:	10004d38 	.word	0x10004d38

08109b9c <_read_r>:
 8109b9c:	b538      	push	{r3, r4, r5, lr}
 8109b9e:	4d07      	ldr	r5, [pc, #28]	; (8109bbc <_read_r+0x20>)
 8109ba0:	4604      	mov	r4, r0
 8109ba2:	4608      	mov	r0, r1
 8109ba4:	4611      	mov	r1, r2
 8109ba6:	2200      	movs	r2, #0
 8109ba8:	602a      	str	r2, [r5, #0]
 8109baa:	461a      	mov	r2, r3
 8109bac:	f7f6 ff5a 	bl	8100a64 <_read>
 8109bb0:	1c43      	adds	r3, r0, #1
 8109bb2:	d102      	bne.n	8109bba <_read_r+0x1e>
 8109bb4:	682b      	ldr	r3, [r5, #0]
 8109bb6:	b103      	cbz	r3, 8109bba <_read_r+0x1e>
 8109bb8:	6023      	str	r3, [r4, #0]
 8109bba:	bd38      	pop	{r3, r4, r5, pc}
 8109bbc:	10004d40 	.word	0x10004d40

08109bc0 <_raise_r>:
 8109bc0:	291f      	cmp	r1, #31
 8109bc2:	b538      	push	{r3, r4, r5, lr}
 8109bc4:	4604      	mov	r4, r0
 8109bc6:	460d      	mov	r5, r1
 8109bc8:	d904      	bls.n	8109bd4 <_raise_r+0x14>
 8109bca:	2316      	movs	r3, #22
 8109bcc:	6003      	str	r3, [r0, #0]
 8109bce:	f04f 30ff 	mov.w	r0, #4294967295
 8109bd2:	bd38      	pop	{r3, r4, r5, pc}
 8109bd4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8109bd6:	b112      	cbz	r2, 8109bde <_raise_r+0x1e>
 8109bd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8109bdc:	b94b      	cbnz	r3, 8109bf2 <_raise_r+0x32>
 8109bde:	4620      	mov	r0, r4
 8109be0:	f000 f830 	bl	8109c44 <_getpid_r>
 8109be4:	462a      	mov	r2, r5
 8109be6:	4601      	mov	r1, r0
 8109be8:	4620      	mov	r0, r4
 8109bea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8109bee:	f000 b817 	b.w	8109c20 <_kill_r>
 8109bf2:	2b01      	cmp	r3, #1
 8109bf4:	d00a      	beq.n	8109c0c <_raise_r+0x4c>
 8109bf6:	1c59      	adds	r1, r3, #1
 8109bf8:	d103      	bne.n	8109c02 <_raise_r+0x42>
 8109bfa:	2316      	movs	r3, #22
 8109bfc:	6003      	str	r3, [r0, #0]
 8109bfe:	2001      	movs	r0, #1
 8109c00:	e7e7      	b.n	8109bd2 <_raise_r+0x12>
 8109c02:	2400      	movs	r4, #0
 8109c04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8109c08:	4628      	mov	r0, r5
 8109c0a:	4798      	blx	r3
 8109c0c:	2000      	movs	r0, #0
 8109c0e:	e7e0      	b.n	8109bd2 <_raise_r+0x12>

08109c10 <raise>:
 8109c10:	4b02      	ldr	r3, [pc, #8]	; (8109c1c <raise+0xc>)
 8109c12:	4601      	mov	r1, r0
 8109c14:	6818      	ldr	r0, [r3, #0]
 8109c16:	f7ff bfd3 	b.w	8109bc0 <_raise_r>
 8109c1a:	bf00      	nop
 8109c1c:	100000bc 	.word	0x100000bc

08109c20 <_kill_r>:
 8109c20:	b538      	push	{r3, r4, r5, lr}
 8109c22:	4d07      	ldr	r5, [pc, #28]	; (8109c40 <_kill_r+0x20>)
 8109c24:	2300      	movs	r3, #0
 8109c26:	4604      	mov	r4, r0
 8109c28:	4608      	mov	r0, r1
 8109c2a:	4611      	mov	r1, r2
 8109c2c:	602b      	str	r3, [r5, #0]
 8109c2e:	f7f6 feff 	bl	8100a30 <_kill>
 8109c32:	1c43      	adds	r3, r0, #1
 8109c34:	d102      	bne.n	8109c3c <_kill_r+0x1c>
 8109c36:	682b      	ldr	r3, [r5, #0]
 8109c38:	b103      	cbz	r3, 8109c3c <_kill_r+0x1c>
 8109c3a:	6023      	str	r3, [r4, #0]
 8109c3c:	bd38      	pop	{r3, r4, r5, pc}
 8109c3e:	bf00      	nop
 8109c40:	10004d40 	.word	0x10004d40

08109c44 <_getpid_r>:
 8109c44:	f7f6 beec 	b.w	8100a20 <_getpid>

08109c48 <_fstat_r>:
 8109c48:	b538      	push	{r3, r4, r5, lr}
 8109c4a:	4d07      	ldr	r5, [pc, #28]	; (8109c68 <_fstat_r+0x20>)
 8109c4c:	2300      	movs	r3, #0
 8109c4e:	4604      	mov	r4, r0
 8109c50:	4608      	mov	r0, r1
 8109c52:	4611      	mov	r1, r2
 8109c54:	602b      	str	r3, [r5, #0]
 8109c56:	f7f6 ff4a 	bl	8100aee <_fstat>
 8109c5a:	1c43      	adds	r3, r0, #1
 8109c5c:	d102      	bne.n	8109c64 <_fstat_r+0x1c>
 8109c5e:	682b      	ldr	r3, [r5, #0]
 8109c60:	b103      	cbz	r3, 8109c64 <_fstat_r+0x1c>
 8109c62:	6023      	str	r3, [r4, #0]
 8109c64:	bd38      	pop	{r3, r4, r5, pc}
 8109c66:	bf00      	nop
 8109c68:	10004d40 	.word	0x10004d40

08109c6c <_isatty_r>:
 8109c6c:	b538      	push	{r3, r4, r5, lr}
 8109c6e:	4d06      	ldr	r5, [pc, #24]	; (8109c88 <_isatty_r+0x1c>)
 8109c70:	2300      	movs	r3, #0
 8109c72:	4604      	mov	r4, r0
 8109c74:	4608      	mov	r0, r1
 8109c76:	602b      	str	r3, [r5, #0]
 8109c78:	f7f6 ff49 	bl	8100b0e <_isatty>
 8109c7c:	1c43      	adds	r3, r0, #1
 8109c7e:	d102      	bne.n	8109c86 <_isatty_r+0x1a>
 8109c80:	682b      	ldr	r3, [r5, #0]
 8109c82:	b103      	cbz	r3, 8109c86 <_isatty_r+0x1a>
 8109c84:	6023      	str	r3, [r4, #0]
 8109c86:	bd38      	pop	{r3, r4, r5, pc}
 8109c88:	10004d40 	.word	0x10004d40

08109c8c <_init>:
 8109c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109c8e:	bf00      	nop
 8109c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109c92:	bc08      	pop	{r3}
 8109c94:	469e      	mov	lr, r3
 8109c96:	4770      	bx	lr

08109c98 <_fini>:
 8109c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109c9a:	bf00      	nop
 8109c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109c9e:	bc08      	pop	{r3}
 8109ca0:	469e      	mov	lr, r3
 8109ca2:	4770      	bx	lr
