{"version":"1.1.0","info":[["/mnt/d/ant/rtl/alu.sv",[[null,["/mnt/d/ant/rtl/opcodes.sv"],null,null,[["/mnt/d/ant/rtl/alu.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/control_unit.sv",[[null,["/mnt/d/ant/rtl/opcodes.sv"],null,null,[["/mnt/d/ant/rtl/control_unit.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/datapath.sv",[[null,["/mnt/d/ant/rtl/reg_file.sv","/mnt/d/ant/rtl/store_unit.sv","/mnt/d/ant/rtl/memory.sv","/mnt/d/ant/rtl/alu.sv"],null,null,[["/mnt/d/ant/rtl/datapath.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/decoder.sv",[[null,["/mnt/d/ant/rtl/opcodes.sv"],null,null,[["/mnt/d/ant/rtl/decoder.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/instruction_fetch.sv",[[null,["/mnt/d/ant/rtl/instruction_memory.sv"],null,null,[["/mnt/d/ant/rtl/instruction_fetch.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/instruction_memory.sv",[[null,[],null,null,[["/mnt/d/ant/rtl/instruction_memory.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/memory.sv",[[null,[],null,null,[["/mnt/d/ant/rtl/memory.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/opcodes.sv",[[null,[],null,null,[["/mnt/d/ant/rtl/opcodes.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["R_TYPE",[[1,0],[2,0]],[[1,8],[1,14]],["source.systemverilog"],["macro"]],["I_TYPE",[[2,0],[3,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]],["S_TYPE",[[3,0],[4,0]],[[3,8],[3,14]],["source.systemverilog"],["macro"]],["B_TYPE",[[4,0],[5,0]],[[4,8],[4,14]],["source.systemverilog"],["macro"]],["U_TYPE",[[5,0],[6,0]],[[5,8],[5,14]],["source.systemverilog"],["macro"]],["J_TYPE",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/mnt/d/ant/rtl/processor.sv",[[null,["/mnt/d/ant/rtl/instruction_fetch.sv","/mnt/d/ant/rtl/control_unit.sv","/mnt/d/ant/rtl/decoder.sv","/mnt/d/ant/rtl/datapath.sv"],null,null,[["/mnt/d/ant/rtl/processor.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/reg_file.sv",[[null,[],null,null,[["/mnt/d/ant/rtl/reg_file.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/rtl/store_unit.sv",[[null,[],null,null,[["/mnt/d/ant/rtl/store_unit.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/mnt/d/ant/tests/alu_tb.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[70,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/tests/instruction_tb.sv",[[[[[["instruction_tb",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[29,9]],[[["clock",[[2,2],[2,11]],[[2,6],[2,11]],["instruction_tb"],["variable","reg"]],["reset",[[3,2],[3,11]],[[3,6],[3,11]],["instruction_tb"],["variable","reg"]],["instruction",[[4,2],[4,25]],[[4,14],[4,25]],["instruction_tb"],["variable","wire"]],["uut",[[6,2],[10,3]],[[6,20],[6,23]],["instruction_tb"],["instance","instruction_fetch"]]]]]]],null,0]],["/mnt/d/ant/tests/processor_tb.sv",[[[[[["instruction_memory",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[0,0],[4,2]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[0,7],[0,25]]],[],["module"]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[1,12]]],[[["reset",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[1,4],[1,15]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[1,10],[1,15]]],["instruction_memory"],["port","input"]],["pc",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[2,4],[2,19]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[2,17],[2,19]]],["instruction_memory"],["port","input"]],["instruction",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[3,4],[3,29]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[3,18],[3,29]]],["instruction_memory"],["port","output"]],["memory",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[5,2],[5,22]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[5,13],[5,19]]],["instruction_memory"],["variable","reg"]]]]],[[["instruction_fetch",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[2,0],[6,2]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[2,7],[2,24]]],[],["module"]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[0,38]]],[[["clock",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[3,4],[3,15]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[3,10],[3,15]]],["instruction_fetch"],["port","input"]],["reset",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[4,4],[4,15]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[4,10],[4,15]]],["instruction_fetch"],["port","input"]],["instruction",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[5,4],[5,29]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[5,18],[5,29]]],["instruction_fetch"],["port","output"]],["pc",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[8,2],[8,23]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[8,13],[8,15]]],["instruction_fetch"],["variable","reg"]],["INST_MEM",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[10,2],[14,3]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[10,21],[10,29]]],["instruction_fetch"],["instance","instruction_memory"]]]]],[[["control_unit",["file:///mnt/d/ant/rtl/control_unit.sv",[[2,0],[9,2]]],["file:///mnt/d/ant/rtl/control_unit.sv",[[2,7],[2,19]]],[],["module"]],["file:///mnt/d/ant/rtl/control_unit.sv",[3,20]]],[[["opcode",["file:///mnt/d/ant/rtl/control_unit.sv",[[3,4],[3,22]]],["file:///mnt/d/ant/rtl/control_unit.sv",[[3,16],[3,22]]],["control_unit"],["port","input"]],["func3",["file:///mnt/d/ant/rtl/control_unit.sv",[[4,4],[4,21]]],["file:///mnt/d/ant/rtl/control_unit.sv",[[4,16],[4,21]]],["control_unit"],["port","input"]],["store_enable",["file:///mnt/d/ant/rtl/control_unit.sv",[[6,4],[6,27]]],["file:///mnt/d/ant/rtl/control_unit.sv",[[6,15],[6,27]]],["control_unit"],["port","reg"]],["mem_write_enable",["file:///mnt/d/ant/rtl/control_unit.sv",[[7,4],[7,37]]],["file:///mnt/d/ant/rtl/control_unit.sv",[[7,21],[7,37]]],["control_unit"],["port","reg"]],["reg_write",["file:///mnt/d/ant/rtl/control_unit.sv",[[8,4],[8,24]]],["file:///mnt/d/ant/rtl/control_unit.sv",[[8,15],[8,24]]],["control_unit"],["port","reg"]]]]],[[["decoder",["file:///mnt/d/ant/rtl/decoder.sv",[[2,0],[11,2]]],["file:///mnt/d/ant/rtl/decoder.sv",[[2,7],[2,14]]],[],["module"]],["file:///mnt/d/ant/rtl/decoder.sv",[5,23]]],[[["instruction",["file:///mnt/d/ant/rtl/decoder.sv",[[3,4],[3,28]]],["file:///mnt/d/ant/rtl/decoder.sv",[[3,17],[3,28]]],["decoder"],["port","input"]],["rd",["file:///mnt/d/ant/rtl/decoder.sv",[[5,4],[5,24]]],["file:///mnt/d/ant/rtl/decoder.sv",[[5,22],[5,24]]],["decoder"],["port","wire"]],["func3",["file:///mnt/d/ant/rtl/decoder.sv",[[6,4],[6,27]]],["file:///mnt/d/ant/rtl/decoder.sv",[[6,22],[6,27]]],["decoder"],["port","wire"]],["rs1",["file:///mnt/d/ant/rtl/decoder.sv",[[7,4],[7,25]]],["file:///mnt/d/ant/rtl/decoder.sv",[[7,22],[7,25]]],["decoder"],["port","wire"]],["rs2",["file:///mnt/d/ant/rtl/decoder.sv",[[8,4],[8,25]]],["file:///mnt/d/ant/rtl/decoder.sv",[[8,22],[8,25]]],["decoder"],["port","wire"]],["func7",["file:///mnt/d/ant/rtl/decoder.sv",[[9,4],[9,27]]],["file:///mnt/d/ant/rtl/decoder.sv",[[9,22],[9,27]]],["decoder"],["port","wire"]],["imm",["file:///mnt/d/ant/rtl/decoder.sv",[[10,4],[10,25]]],["file:///mnt/d/ant/rtl/decoder.sv",[[10,22],[10,25]]],["decoder"],["port","reg"]]]]],[[["reg_file",["file:///mnt/d/ant/rtl/reg_file.sv",[[0,0],[12,2]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[0,7],[0,15]]],[],["module"]],["file:///mnt/d/ant/rtl/reg_file.sv",[1,11]]],[[["clock",["file:///mnt/d/ant/rtl/reg_file.sv",[[1,4],[1,15]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[1,10],[1,15]]],["reg_file"],["port","input"]],["reset",["file:///mnt/d/ant/rtl/reg_file.sv",[[2,4],[2,15]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[2,10],[2,15]]],["reg_file"],["port","input"]],["reg_read1",["file:///mnt/d/ant/rtl/reg_file.sv",[[4,4],[4,27]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[4,18],[4,27]]],["reg_file"],["port","input"]],["reg_read2",["file:///mnt/d/ant/rtl/reg_file.sv",[[5,4],[5,27]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[5,18],[5,27]]],["reg_file"],["port","input"]],["read_data1",["file:///mnt/d/ant/rtl/reg_file.sv",[[6,4],[6,28]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[6,18],[6,28]]],["reg_file"],["port","output"]],["read_data2",["file:///mnt/d/ant/rtl/reg_file.sv",[[7,4],[7,28]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[7,18],[7,28]]],["reg_file"],["port","output"]],["reg_write",["file:///mnt/d/ant/rtl/reg_file.sv",[[9,4],[9,19]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[9,10],[9,19]]],["reg_file"],["port","input"]],["write_reg",["file:///mnt/d/ant/rtl/reg_file.sv",[[10,4],[10,25]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[10,16],[10,25]]],["reg_file"],["port","input"]],["write_data",["file:///mnt/d/ant/rtl/reg_file.sv",[[11,4],[11,27]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[11,17],[11,27]]],["reg_file"],["port","input"]],["register",["file:///mnt/d/ant/rtl/reg_file.sv",[[13,2],[13,25]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[13,13],[13,21]]],["reg_file"],["variable","reg"]]]]],[[["store_unit",["file:///mnt/d/ant/rtl/store_unit.sv",[[0,0],[7,2]]],["file:///mnt/d/ant/rtl/store_unit.sv",[[0,7],[0,17]]],[],["module"]],["file:///mnt/d/ant/rtl/store_unit.sv",[2,13]]],[[["base_addr",["file:///mnt/d/ant/rtl/store_unit.sv",[[1,4],[1,26]]],["file:///mnt/d/ant/rtl/store_unit.sv",[[1,17],[1,26]]],["store_unit"],["port","input"]],["store_data",["file:///mnt/d/ant/rtl/store_unit.sv",[[2,4],[2,27]]],["file:///mnt/d/ant/rtl/store_unit.sv",[[2,17],[2,27]]],["store_unit"],["port","input"]],["imm",["file:///mnt/d/ant/rtl/store_unit.sv",[[3,4],[3,20]]],["file:///mnt/d/ant/rtl/store_unit.sv",[[3,17],[3,20]]],["store_unit"],["port","input"]],["func3",["file:///mnt/d/ant/rtl/store_unit.sv",[[4,4],[4,21]]],["file:///mnt/d/ant/rtl/store_unit.sv",[[4,16],[4,21]]],["store_unit"],["port","input"]],["mem_write_data",["file:///mnt/d/ant/rtl/store_unit.sv",[[5,4],[5,36]]],["file:///mnt/d/ant/rtl/store_unit.sv",[[5,22],[5,36]]],["store_unit"],["port","reg"]],["address",["file:///mnt/d/ant/rtl/store_unit.sv",[[6,4],[6,25]]],["file:///mnt/d/ant/rtl/store_unit.sv",[[6,18],[6,25]]],["store_unit"],["port","output"]]]]],[[["memory",["file:///mnt/d/ant/rtl/memory.sv",[[0,0],[6,2]]],["file:///mnt/d/ant/rtl/memory.sv",[[0,7],[0,13]]],[],["module"]],["file:///mnt/d/ant/rtl/memory.sv",[3,14]]],[[["address",["file:///mnt/d/ant/rtl/memory.sv",[[1,4],[1,24]]],["file:///mnt/d/ant/rtl/memory.sv",[[1,17],[1,24]]],["memory"],["port","input"]],["mem_write_data",["file:///mnt/d/ant/rtl/memory.sv",[[2,4],[2,31]]],["file:///mnt/d/ant/rtl/memory.sv",[[2,17],[2,31]]],["memory"],["port","input"]],["mem_write_enable",["file:///mnt/d/ant/rtl/memory.sv",[[3,4],[3,32]]],["file:///mnt/d/ant/rtl/memory.sv",[[3,16],[3,32]]],["memory"],["port","input"]],["store_enable",["file:///mnt/d/ant/rtl/memory.sv",[[4,4],[4,22]]],["file:///mnt/d/ant/rtl/memory.sv",[[4,10],[4,22]]],["memory"],["port","input"]],["mem_read_data",["file:///mnt/d/ant/rtl/memory.sv",[[5,4],[5,36]]],["file:///mnt/d/ant/rtl/memory.sv",[[5,23],[5,36]]],["memory"],["port","wire"]],["mem",["file:///mnt/d/ant/rtl/memory.sv",[[7,2],[7,20]]],["file:///mnt/d/ant/rtl/memory.sv",[[7,12],[7,15]]],["memory"],["variable","reg"]],["mem_addr",["file:///mnt/d/ant/rtl/memory.sv",[[8,2],[8,36]]],["file:///mnt/d/ant/rtl/memory.sv",[[8,13],[8,21]]],["memory"],["variable","wire"]]]]],[[["alu",["file:///mnt/d/ant/rtl/alu.sv",[[3,0],[12,2]]],["file:///mnt/d/ant/rtl/alu.sv",[[3,7],[3,10]]],[],["module"]],["file:///mnt/d/ant/rtl/alu.sv",[5,2]]],[[["opcode",["file:///mnt/d/ant/rtl/alu.sv",[[4,4],[4,23]]],["file:///mnt/d/ant/rtl/alu.sv",[[4,17],[4,23]]],["alu"],["port","input"]],["func3",["file:///mnt/d/ant/rtl/alu.sv",[[5,4],[5,22]]],["file:///mnt/d/ant/rtl/alu.sv",[[5,17],[5,22]]],["alu"],["port","input"]],["func7",["file:///mnt/d/ant/rtl/alu.sv",[[6,4],[6,22]]],["file:///mnt/d/ant/rtl/alu.sv",[[6,17],[6,22]]],["alu"],["port","input"]],["imm",["file:///mnt/d/ant/rtl/alu.sv",[[7,4],[7,20]]],["file:///mnt/d/ant/rtl/alu.sv",[[7,17],[7,20]]],["alu"],["port","input"]],["a",["file:///mnt/d/ant/rtl/alu.sv",[[9,4],[9,25]]],["file:///mnt/d/ant/rtl/alu.sv",[[9,24],[9,25]]],["alu"],["port","signed"]],["b",["file:///mnt/d/ant/rtl/alu.sv",[[10,4],[10,25]]],["file:///mnt/d/ant/rtl/alu.sv",[[10,24],[10,25]]],["alu"],["port","signed"]],["result",["file:///mnt/d/ant/rtl/alu.sv",[[11,4],[11,35]]],["file:///mnt/d/ant/rtl/alu.sv",[[11,29],[11,35]]],["alu"],["port","signed"]],["shmat",["file:///mnt/d/ant/rtl/alu.sv",[[13,2],[13,29]]],["file:///mnt/d/ant/rtl/alu.sv",[[13,13],[13,18]]],["alu"],["variable","wire"]]]]],[[["datapath",["file:///mnt/d/ant/rtl/datapath.sv",[[5,0],[19,2]]],["file:///mnt/d/ant/rtl/datapath.sv",[[5,7],[5,15]]],[],["module"]],["file:///mnt/d/ant/rtl/datapath.sv",[5,16]]],[[["clock",["file:///mnt/d/ant/rtl/datapath.sv",[[6,4],[6,15]]],["file:///mnt/d/ant/rtl/datapath.sv",[[6,10],[6,15]]],["datapath"],["port","input"]],["reset",["file:///mnt/d/ant/rtl/datapath.sv",[[7,4],[7,15]]],["file:///mnt/d/ant/rtl/datapath.sv",[[7,10],[7,15]]],["datapath"],["port","input"]],["reg_write",["file:///mnt/d/ant/rtl/datapath.sv",[[8,4],[8,19]]],["file:///mnt/d/ant/rtl/datapath.sv",[[8,10],[8,19]]],["datapath"],["port","input"]],["rd",["file:///mnt/d/ant/rtl/datapath.sv",[[9,4],[9,18]]],["file:///mnt/d/ant/rtl/datapath.sv",[[9,16],[9,18]]],["datapath"],["port","input"]],["rs1",["file:///mnt/d/ant/rtl/datapath.sv",[[10,4],[10,19]]],["file:///mnt/d/ant/rtl/datapath.sv",[[10,16],[10,19]]],["datapath"],["port","input"]],["rs2",["file:///mnt/d/ant/rtl/datapath.sv",[[11,4],[11,19]]],["file:///mnt/d/ant/rtl/datapath.sv",[[11,16],[11,19]]],["datapath"],["port","input"]],["opcode",["file:///mnt/d/ant/rtl/datapath.sv",[[13,4],[13,22]]],["file:///mnt/d/ant/rtl/datapath.sv",[[13,16],[13,22]]],["datapath"],["port","input"]],["func3",["file:///mnt/d/ant/rtl/datapath.sv",[[14,4],[14,21]]],["file:///mnt/d/ant/rtl/datapath.sv",[[14,16],[14,21]]],["datapath"],["port","input"]],["func7",["file:///mnt/d/ant/rtl/datapath.sv",[[15,4],[15,21]]],["file:///mnt/d/ant/rtl/datapath.sv",[[15,16],[15,21]]],["datapath"],["port","input"]],["imm",["file:///mnt/d/ant/rtl/datapath.sv",[[16,4],[16,20]]],["file:///mnt/d/ant/rtl/datapath.sv",[[16,17],[16,20]]],["datapath"],["port","input"]],["mem_write_enable",["file:///mnt/d/ant/rtl/datapath.sv",[[17,4],[17,32]]],["file:///mnt/d/ant/rtl/datapath.sv",[[17,16],[17,32]]],["datapath"],["port","input"]],["store_enable",["file:///mnt/d/ant/rtl/datapath.sv",[[18,4],[18,22]]],["file:///mnt/d/ant/rtl/datapath.sv",[[18,10],[18,22]]],["datapath"],["port","input"]],["write_data",["file:///mnt/d/ant/rtl/datapath.sv",[[21,2],[21,24]]],["file:///mnt/d/ant/rtl/datapath.sv",[[21,14],[21,24]]],["datapath"],["variable","wire"]],["read_data1",["file:///mnt/d/ant/rtl/datapath.sv",[[22,2],[22,24]]],["file:///mnt/d/ant/rtl/datapath.sv",[[22,14],[22,24]]],["datapath"],["variable","wire"]],["read_data2",["file:///mnt/d/ant/rtl/datapath.sv",[[23,2],[23,24]]],["file:///mnt/d/ant/rtl/datapath.sv",[[23,14],[23,24]]],["datapath"],["variable","wire"]],["mem_write_data",["file:///mnt/d/ant/rtl/datapath.sv",[[24,2],[24,28]]],["file:///mnt/d/ant/rtl/datapath.sv",[[24,14],[24,28]]],["datapath"],["variable","wire"]],["mem_read_data",["file:///mnt/d/ant/rtl/datapath.sv",[[25,2],[25,27]]],["file:///mnt/d/ant/rtl/datapath.sv",[[25,14],[25,27]]],["datapath"],["variable","wire"]],["address",["file:///mnt/d/ant/rtl/datapath.sv",[[26,2],[26,21]]],["file:///mnt/d/ant/rtl/datapath.sv",[[26,14],[26,21]]],["datapath"],["variable","wire"]],["INST_REG",["file:///mnt/d/ant/rtl/datapath.sv",[[28,2],[40,3]]],["file:///mnt/d/ant/rtl/datapath.sv",[[28,11],[28,19]]],["datapath"],["instance","reg_file"]],["INST_STORE",["file:///mnt/d/ant/rtl/datapath.sv",[[41,2],[48,3]]],["file:///mnt/d/ant/rtl/datapath.sv",[[41,13],[41,23]]],["datapath"],["instance","store_unit"]],["INST_MEM",["file:///mnt/d/ant/rtl/datapath.sv",[[50,2],[56,3]]],["file:///mnt/d/ant/rtl/datapath.sv",[[50,9],[50,17]]],["datapath"],["instance","memory"]],["INST_ALU",["file:///mnt/d/ant/rtl/datapath.sv",[[58,2],[67,3]]],["file:///mnt/d/ant/rtl/datapath.sv",[[58,6],[58,14]]],["datapath"],["instance","alu"]]]]],[[["processor",["file:///mnt/d/ant/rtl/processor.sv",[[5,0],[8,2]]],["file:///mnt/d/ant/rtl/processor.sv",[[5,7],[5,16]]],[],["module"]],["file:///mnt/d/ant/rtl/processor.sv",[0,30]]],[[["clock",["file:///mnt/d/ant/rtl/processor.sv",[[6,4],[6,15]]],["file:///mnt/d/ant/rtl/processor.sv",[[6,10],[6,15]]],["processor"],["port","input"]],["reset",["file:///mnt/d/ant/rtl/processor.sv",[[7,4],[7,15]]],["file:///mnt/d/ant/rtl/processor.sv",[[7,10],[7,15]]],["processor"],["port","input"]],["instruction",["file:///mnt/d/ant/rtl/processor.sv",[[9,2],[9,25]]],["file:///mnt/d/ant/rtl/processor.sv",[[9,14],[9,25]]],["processor"],["variable","wire"]],["rd",["file:///mnt/d/ant/rtl/processor.sv",[[10,2],[10,15]]],["file:///mnt/d/ant/rtl/processor.sv",[[10,13],[10,15]]],["processor"],["variable","wire"]],["func3",["file:///mnt/d/ant/rtl/processor.sv",[[11,2],[11,18]]],["file:///mnt/d/ant/rtl/processor.sv",[[11,13],[11,18]]],["processor"],["variable","wire"]],["rs1",["file:///mnt/d/ant/rtl/processor.sv",[[12,2],[12,16]]],["file:///mnt/d/ant/rtl/processor.sv",[[12,13],[12,16]]],["processor"],["variable","wire"]],["rs2",["file:///mnt/d/ant/rtl/processor.sv",[[13,2],[13,16]]],["file:///mnt/d/ant/rtl/processor.sv",[[13,13],[13,16]]],["processor"],["variable","wire"]],["func7",["file:///mnt/d/ant/rtl/processor.sv",[[14,2],[14,18]]],["file:///mnt/d/ant/rtl/processor.sv",[[14,13],[14,18]]],["processor"],["variable","wire"]],["imm",["file:///mnt/d/ant/rtl/processor.sv",[[15,2],[15,17]]],["file:///mnt/d/ant/rtl/processor.sv",[[15,14],[15,17]]],["processor"],["variable","wire"]],["store_enable",["file:///mnt/d/ant/rtl/processor.sv",[[16,2],[16,19]]],["file:///mnt/d/ant/rtl/processor.sv",[[16,7],[16,19]]],["processor"],["variable","wire"]],["mem_write_enable",["file:///mnt/d/ant/rtl/processor.sv",[[17,2],[17,29]]],["file:///mnt/d/ant/rtl/processor.sv",[[17,13],[17,29]]],["processor"],["variable","wire"]],["reg_write",["file:///mnt/d/ant/rtl/processor.sv",[[18,2],[18,16]]],["file:///mnt/d/ant/rtl/processor.sv",[[18,7],[18,16]]],["processor"],["variable","wire"]],["INST_IFU",["file:///mnt/d/ant/rtl/processor.sv",[[20,2],[24,3]]],["file:///mnt/d/ant/rtl/processor.sv",[[20,20],[20,28]]],["processor"],["instance","instruction_fetch"]],["INST_DECODER",["file:///mnt/d/ant/rtl/processor.sv",[[26,2],[34,3]]],["file:///mnt/d/ant/rtl/processor.sv",[[26,10],[26,22]]],["processor"],["instance","decoder"]],["INST_CONTROL",["file:///mnt/d/ant/rtl/processor.sv",[[36,2],[43,3]]],["file:///mnt/d/ant/rtl/processor.sv",[[36,15],[36,27]]],["processor"],["instance","control_unit"]],["INST_DATAPATH",["file:///mnt/d/ant/rtl/processor.sv",[[45,2],[59,3]]],["file:///mnt/d/ant/rtl/processor.sv",[[45,11],[45,24]]],["processor"],["instance","datapath"]]]]],[[["processor_tb",[[1,0],[1,20]],[[1,7],[1,19]],[],["module"]],[25,9]],[[["clock",[[3,2],[3,11]],[[3,6],[3,11]],["processor_tb"],["variable","reg"]],["reset",[[4,2],[4,11]],[[4,6],[4,11]],["processor_tb"],["variable","reg"]],["uut",[[6,2],[9,3]],[[6,12],[6,15]],["processor_tb"],["instance","processor"]]]]]],["/mnt/d/ant/rtl/processor.sv"]],null,0]]]}