this fab cell is design using the four input, fulladder and control signal that control the input of fulladder  
by one of input  in combinational circuits  there is no clock gating so we use trnasmission gate  so i have
design with mux to contorl inputs  tranif control switch in verilog  so i have gone with this design in verilog 
to show output in my desgin
