

================================================================
== Vivado HLS Report for 'hs2axis'
================================================================
* Date:           Fri Jan 14 01:37:27 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  206|  206|  206|  206|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  201|  201|         3|          1|          1|   200|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%ch_div_K_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %ch_div_K)" [pool/pool.cpp:43]   --->   Operation 9 'read' 'ch_div_K_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%height_out_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height_out)" [pool/pool.cpp:44]   --->   Operation 10 'read' 'height_out_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%width_out_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width_out)" [pool/pool.cpp:45]   --->   Operation 11 'read' 'width_out_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 12 [1/1] (8.51ns)   --->   "%mul_ln48 = mul i32 %ch_div_K_read, %width_out_read" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 12 'mul' 'mul_ln48' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 13 [1/1] (8.51ns)   --->   "%mul_ln48_1 = mul i32 %mul_ln48, %height_out_read" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 13 'mul' 'mul_ln48_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i1* %out_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i1* %out_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str172, i32 0, i32 0, [1 x i8]* @p_str173, [1 x i8]* @p_str174, [1 x i8]* @p_str175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str176, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ch_div_K, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str162, i32 0, i32 0, [1 x i8]* @p_str163, [1 x i8]* @p_str164, [1 x i8]* @p_str165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str166, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i1* %out_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (2.55ns)   --->   "%add_ln55 = add nsw i32 %mul_ln48_1, -1" [pool/pool.cpp:55->pool/pool.cpp:12]   --->   Operation 22 'add' 'add_ln55' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (1.76ns)   --->   "br label %0" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i31 [ 0, %entry ], [ %i, %hls_label_0 ]"   --->   Operation 24 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i31 %i_0_i_i to i32" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 25 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp slt i32 %zext_ln48, %mul_ln48_1" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 26 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (2.52ns)   --->   "%i = add i31 %i_0_i_i, 1" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %hls_label_0, label %.exit" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %zext_ln48, %add_ln55" [pool/pool.cpp:55->pool/pool.cpp:12]   --->   Operation 29 'icmp' 'tmp_last' <Predicate = (icmp_ln48)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @stream_tp2_V_V)" [pool/pool.cpp:54->pool/pool.cpp:12]   --->   Operation 30 'read' 'tmp_V' <Predicate = (icmp_ln48)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 31 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %out_V_data_V, i1* %out_V_last, i128 %tmp_V, i1 %tmp_last)" [pool/pool.cpp:59->pool/pool.cpp:12]   --->   Operation 31 'write' <Predicate = (icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [pool/pool.cpp:49->pool/pool.cpp:12]   --->   Operation 32 'specregionbegin' 'tmp_i_i' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [pool/pool.cpp:50->pool/pool.cpp:12]   --->   Operation 33 'specpipeline' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 200, i32 200, [1 x i8]* @p_str2) nounwind" [pool/pool.cpp:51->pool/pool.cpp:12]   --->   Operation 34 'speclooptripcount' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %out_V_data_V, i1* %out_V_last, i128 %tmp_V, i1 %tmp_last)" [pool/pool.cpp:59->pool/pool.cpp:12]   --->   Operation 35 'write' <Predicate = (icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_i_i)" [pool/pool.cpp:60->pool/pool.cpp:12]   --->   Operation 36 'specregionend' 'empty' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "br label %0" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 37 'br' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [pool/pool.cpp:12]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_div_K]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_tp2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch_div_K_read          (read             ) [ 001000000]
height_out_read        (read             ) [ 001100000]
width_out_read         (read             ) [ 001000000]
mul_ln48               (mul              ) [ 000100000]
mul_ln48_1             (mul              ) [ 000011110]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
add_ln55               (add              ) [ 000001110]
br_ln48                (br               ) [ 000011110]
i_0_i_i                (phi              ) [ 000001000]
zext_ln48              (zext             ) [ 000000000]
icmp_ln48              (icmp             ) [ 000001110]
i                      (add              ) [ 000011110]
br_ln48                (br               ) [ 000000000]
tmp_last               (icmp             ) [ 000001110]
tmp_V                  (read             ) [ 000001010]
tmp_i_i                (specregionbegin  ) [ 000000000]
specpipeline_ln50      (specpipeline     ) [ 000000000]
speclooptripcount_ln51 (speclooptripcount) [ 000000000]
write_ln59             (write            ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
br_ln48                (br               ) [ 000011110]
ret_ln12               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch_div_K">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_div_K"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="width_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_tp2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_tp2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="ch_div_K_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch_div_K_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="height_out_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_out_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="width_out_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_out_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_V_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="128" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="1"/>
<pin id="128" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/6 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_0_i_i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="1"/>
<pin id="135" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_0_i_i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="31" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mul_ln48_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mul_ln48_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="2"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln55_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln48_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln48_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_last_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="ch_div_K_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_div_K_read "/>
</bind>
</comp>

<comp id="182" class="1005" name="height_out_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="height_out_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="width_out_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_out_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="mul_ln48_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48 "/>
</bind>
</comp>

<comp id="197" class="1005" name="mul_ln48_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48_1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="add_ln55_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln48_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_last_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="128" slack="1"/>
<pin id="224" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="84" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="116" pin="2"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="137" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="137" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="157" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="98" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="185"><net_src comp="104" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="190"><net_src comp="110" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="195"><net_src comp="144" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="200"><net_src comp="148" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="206"><net_src comp="152" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="211"><net_src comp="161" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="166" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="220"><net_src comp="172" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="225"><net_src comp="116" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="122" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {7 }
	Port: out_V_last | {7 }
 - Input state : 
	Port: hs2axis : ch_div_K | {1 }
	Port: hs2axis : height_out | {1 }
	Port: hs2axis : width_out | {1 }
	Port: hs2axis : stream_tp2_V_V | {6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		zext_ln48 : 1
		icmp_ln48 : 2
		i : 1
		br_ln48 : 3
		tmp_last : 2
	State 6
	State 7
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln55_fu_152       |    0    |    0    |    39   |
|          |           i_fu_166          |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln48_fu_144       |    3    |    0    |    20   |
|          |      mul_ln48_1_fu_148      |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln48_fu_161      |    0    |    0    |    18   |
|          |       tmp_last_fu_172       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |   ch_div_K_read_read_fu_98  |    0    |    0    |    0    |
|   read   | height_out_read_read_fu_104 |    0    |    0    |    0    |
|          |  width_out_read_read_fu_110 |    0    |    0    |    0    |
|          |      tmp_V_read_fu_116      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_122      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln48_fu_157      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   153   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln55_reg_203   |   32   |
| ch_div_K_read_reg_177 |   32   |
|height_out_read_reg_182|   32   |
|    i_0_i_i_reg_133    |   31   |
|       i_reg_212       |   31   |
|   icmp_ln48_reg_208   |    1   |
|   mul_ln48_1_reg_197  |   32   |
|    mul_ln48_reg_192   |   32   |
|     tmp_V_reg_222     |   128  |
|    tmp_last_reg_217   |    1   |
| width_out_read_reg_187|   32   |
+-----------------------+--------+
|         Total         |   384  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_122 |  p3  |   2  |  128 |   256  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   153  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   384  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   384  |   162  |
+-----------+--------+--------+--------+--------+
