<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CoreSight Access Library: CoreSight Core Debug registers (Arch v8)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CoreSight Access Library
   &#160;<span id="projectnumber">2.3</span>
   </div>
   <div id="projectbrief">ARM CoreSight Access Library - on target CoreSight component control</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CoreSight Core Debug registers (Arch v8)<div class="ingroups"><a class="el" href="group__reg__defs.html">Definitions for register offsets and values for CoreSight devices.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Register definitions and bitfield values for the Architecture v8 Cortex Core debug registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5622f4114139b4c08f83e2f2ad2b1d03"><td class="memItemLeft" align="right" valign="top"><a id="ga5622f4114139b4c08f83e2f2ad2b1d03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga5622f4114139b4c08f83e2f2ad2b1d03">CS_V8EDPCSR_l</a>&#160;&#160;&#160;0x0A0</td></tr>
<tr class="memdesc:ga5622f4114139b4c08f83e2f2ad2b1d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program Counter Sample register (low 32 bits) <br /></td></tr>
<tr class="separator:ga5622f4114139b4c08f83e2f2ad2b1d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89b2c1c16a34f6691b6aaa10444513b"><td class="memItemLeft" align="right" valign="top"><a id="gaa89b2c1c16a34f6691b6aaa10444513b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gaa89b2c1c16a34f6691b6aaa10444513b">CS_V8EDCIDSR</a>&#160;&#160;&#160;0x0A4</td></tr>
<tr class="memdesc:gaa89b2c1c16a34f6691b6aaa10444513b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Context ID Sample register. <br /></td></tr>
<tr class="separator:gaa89b2c1c16a34f6691b6aaa10444513b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bcd4ac6f316252e2bb62ef2021ac03"><td class="memItemLeft" align="right" valign="top"><a id="ga31bcd4ac6f316252e2bb62ef2021ac03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga31bcd4ac6f316252e2bb62ef2021ac03">CS_V8EDVIDSR</a>&#160;&#160;&#160;0x0A8</td></tr>
<tr class="memdesc:ga31bcd4ac6f316252e2bb62ef2021ac03"><td class="mdescLeft">&#160;</td><td class="mdescRight">VMID Sample register. <br /></td></tr>
<tr class="separator:ga31bcd4ac6f316252e2bb62ef2021ac03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748afcb9a623de766c740cbcc601994f"><td class="memItemLeft" align="right" valign="top"><a id="ga748afcb9a623de766c740cbcc601994f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga748afcb9a623de766c740cbcc601994f">CS_V8EDPCSR_h</a>&#160;&#160;&#160;0x0AC</td></tr>
<tr class="memdesc:ga748afcb9a623de766c740cbcc601994f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program Counter Sample register (high 32 bits) <br /></td></tr>
<tr class="separator:ga748afcb9a623de766c740cbcc601994f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3624188e4455f5c95b441e3f8960e50"><td class="memItemLeft" align="right" valign="top"><a id="gae3624188e4455f5c95b441e3f8960e50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gae3624188e4455f5c95b441e3f8960e50">CS_V8EDPRSR</a>&#160;&#160;&#160;0x314</td></tr>
<tr class="memdesc:gae3624188e4455f5c95b441e3f8960e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Powerdown and Reset Status Register. <br /></td></tr>
<tr class="separator:gae3624188e4455f5c95b441e3f8960e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef307f70bb621a51638b408f5cc811e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gaef307f70bb621a51638b408f5cc811e7">CS_V8EDPFR_l</a>&#160;&#160;&#160;0xD20</td></tr>
<tr class="memdesc:gaef307f70bb621a51638b408f5cc811e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor feature register (lo) .  <a href="#gaef307f70bb621a51638b408f5cc811e7">More...</a><br /></td></tr>
<tr class="separator:gaef307f70bb621a51638b408f5cc811e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae802b70fbe89308835dd975226ca10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gae802b70fbe89308835dd975226ca10f2">CS_V8EDDFR_l</a>&#160;&#160;&#160;0xD28</td></tr>
<tr class="memdesc:gae802b70fbe89308835dd975226ca10f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Feature register (lo).  <a href="#gae802b70fbe89308835dd975226ca10f2">More...</a><br /></td></tr>
<tr class="separator:gae802b70fbe89308835dd975226ca10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48f2c5ab7ac60efdcc5acd8b2487fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gaa48f2c5ab7ac60efdcc5acd8b2487fd2">CS_V8EDDEVID</a>&#160;&#160;&#160;0xFC8</td></tr>
<tr class="memdesc:gaa48f2c5ab7ac60efdcc5acd8b2487fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Device ID0.  <a href="#gaa48f2c5ab7ac60efdcc5acd8b2487fd2">More...</a><br /></td></tr>
<tr class="separator:gaa48f2c5ab7ac60efdcc5acd8b2487fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
EDPRSR Bit Values</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp345c680e18df1db6933c6be04d9c7c9b"></a>Also contains masks and access valid values.</p>
<p>See <a class="el" href="group__cs__debug__v8.html#gae3624188e4455f5c95b441e3f8960e50" title="Device Powerdown and Reset Status Register. ">CS_V8EDPRSR</a> </p>
</td></tr>
<tr class="memitem:gac13f71ea7a6ffbcb0d49d4df86cf9380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gac13f71ea7a6ffbcb0d49d4df86cf9380">CS_V8EDPRSR_PWRUP</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="memdesc:gac13f71ea7a6ffbcb0d49d4df86cf9380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor powered up.  <a href="#gac13f71ea7a6ffbcb0d49d4df86cf9380">More...</a><br /></td></tr>
<tr class="separator:gac13f71ea7a6ffbcb0d49d4df86cf9380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7024dc3a78058ffdd551a6258dae0c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga7024dc3a78058ffdd551a6258dae0c5f">CS_V8EDPRSR_RESET</a>&#160;&#160;&#160;0x0004</td></tr>
<tr class="memdesc:ga7024dc3a78058ffdd551a6258dae0c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor in reset state.  <a href="#ga7024dc3a78058ffdd551a6258dae0c5f">More...</a><br /></td></tr>
<tr class="separator:ga7024dc3a78058ffdd551a6258dae0c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63392438d971b1f91feb0b9b46bc2646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga63392438d971b1f91feb0b9b46bc2646">CS_V8EDPRSR_HALTED</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="memdesc:ga63392438d971b1f91feb0b9b46bc2646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor in halted debug state.  <a href="#ga63392438d971b1f91feb0b9b46bc2646">More...</a><br /></td></tr>
<tr class="separator:ga63392438d971b1f91feb0b9b46bc2646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217749a7803944427fac8f82649d0d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga217749a7803944427fac8f82649d0d3f">CS_V8EDPRSR_OSLK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="memdesc:ga217749a7803944427fac8f82649d0d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">OS Lock set.  <a href="#ga217749a7803944427fac8f82649d0d3f">More...</a><br /></td></tr>
<tr class="separator:ga217749a7803944427fac8f82649d0d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc753041b1f57f6e86156a0c3f7d7742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gadc753041b1f57f6e86156a0c3f7d7742">CS_V8EDPRSR_DLK</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="memdesc:gadc753041b1f57f6e86156a0c3f7d7742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Double lock set.  <a href="#gadc753041b1f57f6e86156a0c3f7d7742">More...</a><br /></td></tr>
<tr class="separator:gadc753041b1f57f6e86156a0c3f7d7742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34612874d80781838f6d6208b800a77f"><td class="memItemLeft" align="right" valign="top"><a id="ga34612874d80781838f6d6208b800a77f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga34612874d80781838f6d6208b800a77f">CS_V8EDPRSR_EPMAD</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:ga34612874d80781838f6d6208b800a77f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External PMU registers disable. <br /></td></tr>
<tr class="separator:ga34612874d80781838f6d6208b800a77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae724109e86863229e277fc30775ec573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gae724109e86863229e277fc30775ec573">CS_V8EDPRSR_COREOK_MSK</a>&#160;&#160;&#160;0x0075</td></tr>
<tr class="memdesc:gae724109e86863229e277fc30775ec573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Domain accessible mask.  <a href="#gae724109e86863229e277fc30775ec573">More...</a><br /></td></tr>
<tr class="separator:gae724109e86863229e277fc30775ec573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0b107238301f061f258ffa9b703e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gabd0b107238301f061f258ffa9b703e01">CS_V8EDPRSR_COREOK_VAL</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="memdesc:gabd0b107238301f061f258ffa9b703e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Domain accessible value.  <a href="#gabd0b107238301f061f258ffa9b703e01">More...</a><br /></td></tr>
<tr class="separator:gabd0b107238301f061f258ffa9b703e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
EDDEVID Bit Values</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe0549c082840ebf0c74a7ce0281d7aaa"></a>Also contains masks and access valid values.</p>
<p>See <a class="el" href="group__cs__debug__v8.html#gaa48f2c5ab7ac60efdcc5acd8b2487fd2" title="Debug Device ID0. ">CS_V8EDDEVID</a> </p>
</td></tr>
<tr class="memitem:ga57eae6bb5a759c857cc9dd6c96a016d0"><td class="memItemLeft" align="right" valign="top"><a id="ga57eae6bb5a759c857cc9dd6c96a016d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga57eae6bb5a759c857cc9dd6c96a016d0">CS_V8EDDEVID_SMPL_MSK</a>&#160;&#160;&#160;0xF</td></tr>
<tr class="memdesc:ga57eae6bb5a759c857cc9dd6c96a016d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the PC Sample support value. <br /></td></tr>
<tr class="separator:ga57eae6bb5a759c857cc9dd6c96a016d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e3ba92e1441ec1f583d83ce5d5ade8"><td class="memItemLeft" align="right" valign="top"><a id="gae6e3ba92e1441ec1f583d83ce5d5ade8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gae6e3ba92e1441ec1f583d83ce5d5ade8">CS_V8EDDEVID_SMPL_NONE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gae6e3ba92e1441ec1f583d83ce5d5ade8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC Sample support not present. <br /></td></tr>
<tr class="separator:gae6e3ba92e1441ec1f583d83ce5d5ade8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffc6b3b6093fb01260cb379c7a1ab9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#gaeffc6b3b6093fb01260cb379c7a1ab9b">CS_V8EDDEVID_SMPL_P_C</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gaeffc6b3b6093fb01260cb379c7a1ab9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC Sample support has PC sammple and CID sample only.  <a href="#gaeffc6b3b6093fb01260cb379c7a1ab9b">More...</a><br /></td></tr>
<tr class="separator:gaeffc6b3b6093fb01260cb379c7a1ab9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201c358c97fe2af89dcd01d7aac49953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cs__debug__v8.html#ga201c358c97fe2af89dcd01d7aac49953">CS_V8EDDEVID_SMPL_P_C_V</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga201c358c97fe2af89dcd01d7aac49953"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC Sample support has PC sammple CID and VMID.  <a href="#ga201c358c97fe2af89dcd01d7aac49953">More...</a><br /></td></tr>
<tr class="separator:ga201c358c97fe2af89dcd01d7aac49953"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Register definitions and bitfield values for the Architecture v8 Cortex Core debug registers. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa48f2c5ab7ac60efdcc5acd8b2487fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa48f2c5ab7ac60efdcc5acd8b2487fd2">&#9670;&nbsp;</a></span>CS_V8EDDEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDDEVID&#160;&#160;&#160;0xFC8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug Device ID0. </p>
<p>PC Sampling Availability </p>

</div>
</div>
<a id="gaeffc6b3b6093fb01260cb379c7a1ab9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeffc6b3b6093fb01260cb379c7a1ab9b">&#9670;&nbsp;</a></span>CS_V8EDDEVID_SMPL_P_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDDEVID_SMPL_P_C&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC Sample support has PC sammple and CID sample only. </p>

</div>
</div>
<a id="ga201c358c97fe2af89dcd01d7aac49953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga201c358c97fe2af89dcd01d7aac49953">&#9670;&nbsp;</a></span>CS_V8EDDEVID_SMPL_P_C_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDDEVID_SMPL_P_C_V&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC Sample support has PC sammple CID and VMID. </p>

</div>
</div>
<a id="gae802b70fbe89308835dd975226ca10f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae802b70fbe89308835dd975226ca10f2">&#9670;&nbsp;</a></span>CS_V8EDDFR_l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDDFR_l&#160;&#160;&#160;0xD28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug Feature register (lo). </p>
<p>Defines WP, BP, CTXT etc. </p>

</div>
</div>
<a id="gaef307f70bb621a51638b408f5cc811e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef307f70bb621a51638b408f5cc811e7">&#9670;&nbsp;</a></span>CS_V8EDPFR_l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDPFR_l&#160;&#160;&#160;0xD20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor feature register (lo) . </p>
<p>Available ELs </p>

</div>
</div>
<a id="gae724109e86863229e277fc30775ec573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae724109e86863229e277fc30775ec573">&#9670;&nbsp;</a></span>CS_V8EDPRSR_COREOK_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDPRSR_COREOK_MSK&#160;&#160;&#160;0x0075</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core Domain accessible mask. </p>
<p>Register bits that affect access to core power domain registers. </p>

</div>
</div>
<a id="gabd0b107238301f061f258ffa9b703e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd0b107238301f061f258ffa9b703e01">&#9670;&nbsp;</a></span>CS_V8EDPRSR_COREOK_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDPRSR_COREOK_VAL&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core Domain accessible value. </p>
<p>If masked register value equal to this then we can access core power domain registers. </p>

</div>
</div>
<a id="gadc753041b1f57f6e86156a0c3f7d7742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc753041b1f57f6e86156a0c3f7d7742">&#9670;&nbsp;</a></span>CS_V8EDPRSR_DLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDPRSR_DLK&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Double lock set. </p>

</div>
</div>
<a id="ga63392438d971b1f91feb0b9b46bc2646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63392438d971b1f91feb0b9b46bc2646">&#9670;&nbsp;</a></span>CS_V8EDPRSR_HALTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDPRSR_HALTED&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor in halted debug state. </p>

</div>
</div>
<a id="ga217749a7803944427fac8f82649d0d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217749a7803944427fac8f82649d0d3f">&#9670;&nbsp;</a></span>CS_V8EDPRSR_OSLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDPRSR_OSLK&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OS Lock set. </p>

</div>
</div>
<a id="gac13f71ea7a6ffbcb0d49d4df86cf9380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac13f71ea7a6ffbcb0d49d4df86cf9380">&#9670;&nbsp;</a></span>CS_V8EDPRSR_PWRUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDPRSR_PWRUP&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor powered up. </p>

</div>
</div>
<a id="ga7024dc3a78058ffdd551a6258dae0c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7024dc3a78058ffdd551a6258dae0c5f">&#9670;&nbsp;</a></span>CS_V8EDPRSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_V8EDPRSR_RESET&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Processor in reset state. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 26 2019 14:16:04 for CoreSight Access Library by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
