<!DOCTYPE html>
<html lang="en">

<head>
    <title>Lab 3</title>
</head>

<body>
    <h1>Lab 3 - Introduction to Verilog and Logic Gates</h1>
    <small>By George Suarez and Cyrus Melchor</small>
    <hr>

    <h2>Verilog Program</h2>
    <h3>Source Code:</h3>
    <h3>Lab3.v: </h3>
    <pre><code>// A * ( A + B + C ) + B * ( A' + B' )
module boolean1( output F, input A, input B, input C );
&nbsp;&nbsp;&nbsp;&nbsp;assign F = A &amp;&amp; ( A || B || C ) || B &amp;&amp; ( !A || !B );
endmodule
        
//  A + B
module boolean2( output F, input A, input B );
&nbsp;&nbsp;&nbsp;&nbsp;assign F = A || B;
endmodule
        
// A * ( A + B' + D' ) + C * ( C + A * B ) + B' * ( B + C )
module boolean3( output F, input A, input B, input C, input D );
&nbsp;&nbsp;&nbsp;&nbsp;assign F = A &amp;&amp; ( A || !B || !D ) || C &amp;&amp; ( C || A &amp;&amp; B ) || !B &amp;&amp; ( B || C );
endmodule
        
//  A + C   
module boolean4( output F, input A, input C );
&nbsp;&nbsp;&nbsp;&nbsp;assign F = A || C;
endmodule</code></pre>

    <br>
    <h3>Lab3Test.v: </h3>
    <pre><code>module testBoolean();
  
reg A, B, C, D;
wire F1, F2;
            
// Intialize all variables
initial begin
&nbsp;&nbsp;&nbsp;&nbsp;$display ("time\t   A   B   C   D   F1  F2");
&nbsp;&nbsp;&nbsp;&nbsp;$monitor ("%g\t   %b   %b   %b   %b   %b   %b",
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$time, A, B, C, D,F1, F2);
            
&nbsp;&nbsp;&nbsp;&nbsp;A = 0;
&nbsp;&nbsp;&nbsp;&nbsp;B = 0;
&nbsp;&nbsp;&nbsp;&nbsp;C = 0;
&nbsp;&nbsp;&nbsp;&nbsp;D = 0;
            
&nbsp;&nbsp;&nbsp;&nbsp;#75 $finish;
end
&nbsp;&nbsp;&nbsp;&nbsp;always begin
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;#5 D = ~D;
&nbsp;&nbsp;&nbsp;&nbsp;end
&nbsp;&nbsp;&nbsp;&nbsp;always begin
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;#10 C = ~C;
&nbsp;&nbsp;&nbsp;&nbsp;end
&nbsp;&nbsp;&nbsp;&nbsp;always begin
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;#20 B = ~B;
&nbsp;&nbsp;&nbsp;&nbsp;end
&nbsp;&nbsp;&nbsp;&nbsp;always begin
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;#40 A = ~A;
&nbsp;&nbsp;&nbsp;&nbsp;end

boolean1 test1 ( .F(F1), .A(A), .B(B), .C(C) );
boolean2 test2 ( .F(F2), .A(A), .B(B) );
boolean3 test3 ( .F(F1), .A(A), .B(B), .C(C), .D(D) );
boolean4 test4 ( .F(F2), .A(A), .B(B), .C(C) );
endmodule</code></pre>
    <br>
    <h3>Sample Outputs: </h3>
    <h4>F1 = A * ( A + B + C ) + B * ( A' + B' )</h4>
    <h4>F2 = A + B</h4>

    <ul>
        <li>
            A = 0, B = 0, C = 0, D = 0
        </li>
    </ul>
    <pre><code>                  time	   A   B   C   D   F1  F2
                   0	   0   0   0   0   0   0
                   5	   0   0   0   1   0   0
                   10	   0   0   1   0   0   0
                   15	   0   0   1   1   0   0
                   20	   0   1   0   0   1   1
                   25	   0   1   0   1   1   1
                   30	   0   1   1   0   1   1
                   35	   0   1   1   1   1   1
                   40	   1   0   0   0   1   1
                   45	   1   0   0   1   1   1
                   50	   1   0   1   0   1   1
                   55	   1   0   1   1   1   1
                   60	   1   1   0   0   1   1
                   65	   1   1   0   1   1   1
                   70	   1   1   1   0   1   1
                   75	   1   1   1   1   1   1</code></pre>
    </ul>
        <li>
            A = 1, B = 1, C = 1, D = 1
        </li>
    </ul>
    <pre><code>                  time	   A   B   C   D   F1  F2
                    0	   1   1   1   1   1   1
                    5	   1   1   1   0   1   1
                    10	   1   1   0   1   1   1
                    15	   1   1   0   0   1   1
                    20	   1   0   1   1   1   1
                    25	   1   0   1   0   1   1
                    30	   1   0   0   1   1   1
                    35	   1   0   0   0   1   1
                    40	   0   1   1   1   1   1
                    45	   0   1   1   0   1   1
                    50	   0   1   0   1   1   1
                    55	   0   1   0   0   1   1
                    60	   0   0   1   1   0   0
                    65	   0   0   1   0   0   0
                    70	   0   0   0   1   0   0
                    75	   0   0   0   0   0   0</code></pre> 

    <h4>F1 = A * ( A + B' + C' ) + C * ( C + A * B ) + B' * ( B + C )</h4>
    <h4>F2 = A + C</h4>
    <ul>
        <li>
            A = 0, B = 0, C = 0, D = 0
        </li>
    </ul>
    <pre><code>                  time	   A   B   C   D   F1  F2
                   0	   0   0   0   0   0   0
                   5	   0   0   0   1   0   0
                   10	   0   0   1   0   1   1
                   15	   0   0   1   1   1   1
                   20	   0   1   0   0   0   0
                   25	   0   1   0   1   0   0
                   30	   0   1   1   0   1   1
                   35	   0   1   1   1   1   1
                   40	   1   0   0   0   1   1
                   45	   1   0   0   1   1   1
                   50	   1   0   1   0   1   1
                   55	   1   0   1   1   1   1
                   60	   1   1   0   0   1   1
                   65	   1   1   0   1   1   1
                   70	   1   1   1   0   1   1
                   75	   1   1   1   1   1   1</code></pre>
        <li>
            A = 1, B = 1, C = 1, D = 1
        </li>
    </ul>
    <pre><code>                  time	   A   B   C   D   F1  F2
                   0	   1   1   1   1   1   1
                   5	   1   1   1   0   1   1
                   10	   1   1   0   1   1   1
                   15	   1   1   0   0   1   1
                   20	   1   0   1   1   1   1
                   25	   1   0   1   0   1   1
                   30	   1   0   0   1   1   1
                   35	   1   0   0   0   1   1
                   40	   0   1   1   1   1   1
                   45	   0   1   1   0   1   1
                   50	   0   1   0   1   0   0
                   55	   0   1   0   0   0   0
                   60	   0   0   1   1   1   1
                   65	   0   0   1   0   1   1
                   70	   0   0   0   1   0   0
                   75	   0   0   0   0   0   0</code></pre>

    <h2>Discussion: </h2>
    <p>
        Before beginning the experimental aspect of the lab, we prepped by examining example 3-4 in the pool/u/cse310 prompt and figured out how to use Verilog. 
        By using a test bench for outputs and input combinations, we were able to test all the possibilities. 
        Soon after, we decided to do some research and noted the differences amongst gate levels, data flow, behavioral modeling, the difference between high impedance and unknown values, etcâ€¦Next, 
        we took on Boolean expressions A and B, and simplified them to their most simplest state. Then we continued to making the circuits that represented both boolean expressions 
        (simplified versions). We had some trouble setting up the breadboard and figuring out what was happening logically; however, in the end we were able to figure it out and get our circuits to function successfully. We believe we've earned 20/20 points on this lab since we finished each part successfully and demonstrated what we needed to, to the lab instructor.
    </p>

</body>

</html>