/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire [26:0] celloutsig_0_14z;
  wire [36:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [34:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[52] & in_data[39]);
  assign celloutsig_0_3z = !(celloutsig_0_2z[5] ? in_data[18] : celloutsig_0_2z[5]);
  assign celloutsig_1_15z = !(celloutsig_1_13z[0] ? celloutsig_1_2z : celloutsig_1_7z[4]);
  assign celloutsig_1_17z = !(celloutsig_1_12z[4] ? celloutsig_1_15z : in_data[121]);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_4z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] | celloutsig_1_0z[4]) & celloutsig_1_0z[7]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_0z[13]) & celloutsig_1_0z[8]);
  reg [14:0] _08_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 15'h0000;
    else _08_ <= { celloutsig_1_7z[12], celloutsig_1_7z };
  assign out_data[110:96] = _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 16'h0000;
    else _00_ <= { in_data[89:86], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_11z = in_data[181:147] & { in_data[137:106], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_4z = { celloutsig_0_2z[3:2], celloutsig_0_3z } & { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z } & { in_data[13:7], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_9z[5:2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z } & { in_data[82:70], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_12z = in_data[41:21] & { celloutsig_0_11z[12:4], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_20z } & celloutsig_0_9z[8:3];
  assign celloutsig_1_6z = { in_data[155:149], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z } & in_data[132:119];
  assign celloutsig_1_18z = { in_data[165:158], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_17z } / { 1'h1, celloutsig_1_13z[9:6], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_0_15z = { _00_[5:1], celloutsig_0_9z, celloutsig_0_0z, _00_, celloutsig_0_2z } / { 1'h1, celloutsig_0_14z[7:0], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_16z = { celloutsig_1_12z[14:4], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } == celloutsig_1_7z;
  assign celloutsig_0_6z = { in_data[26:25], celloutsig_0_1z } == celloutsig_0_2z[2:0];
  assign celloutsig_0_20z = { in_data[49:39], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } == celloutsig_0_15z[30:15];
  assign celloutsig_1_4z = { in_data[172:168], celloutsig_1_2z } >= { in_data[144:141], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_5z = ! { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_8z = ! _00_[4:1];
  assign celloutsig_1_3z = ! in_data[110:103];
  assign celloutsig_0_1z = { in_data[35:31], celloutsig_0_0z, celloutsig_0_0z } < { in_data[82:80], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_8z & ~(celloutsig_0_10z[6]);
  assign celloutsig_1_10z = celloutsig_1_6z[12:3] % { 1'h1, celloutsig_1_6z[8:2], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_2z = in_data[8:3] % { 1'h1, in_data[86:84], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_10z[5:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, celloutsig_1_11z[19:10] };
  assign celloutsig_0_10z = { celloutsig_0_9z[7:3], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, in_data[81:73], celloutsig_0_5z };
  assign celloutsig_1_8z = celloutsig_1_4z & celloutsig_1_2z;
  assign celloutsig_1_9z = ~^ { in_data[171:136], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_9z } <<< in_data[172:158];
  assign celloutsig_0_14z = { celloutsig_0_9z[4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z } <<< { _00_[15:6], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_7z = in_data[167:154] >>> { celloutsig_1_0z[8:0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[114:98] - in_data[152:136];
  assign { out_data[138:128], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
