============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.23 - v14.20-s027_1
  Generated on:           Nov 06 2015  10:37:25 am
  Module:                 FreqDiv
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                 
    Gate     Instances    Area          Library       
------------------------------------------------------
DFCX1_HV            14   908.813    h18_CORELIB_HV_WC 
DFCX6_HV             1    76.205    h18_CORELIB_HV_WC 
HAX3_HV             13   403.603    h18_CORELIB_HV_WC 
IMUX2XL_HV           7   158.054    h18_CORELIB_HV_WC 
INVXL_HV             3    16.934    h18_CORELIB_HV_WC 
MUX2X6_HV            1    31.046    h18_CORELIB_HV_WC 
NAND2XL_HV           2    16.934    h18_CORELIB_HV_WC 
NOR2XL_HV            1     8.467    h18_CORELIB_HV_WC 
OA22X3_HV            2    45.158    h18_CORELIB_HV_WC 
OAI211X3_HV          1    16.934    h18_CORELIB_HV_WC 
OAI221X3_HV          2    45.158    h18_CORELIB_HV_WC 
OR2X2_HV             1    14.112    h18_CORELIB_HV_WC 
XOR2X1_HV            1    22.579    h18_CORELIB_HV_WC 
------------------------------------------------------
total               49  1764.000                      


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        15  985.018   55.8 
inverter           3   16.934    1.0 
logic             31  762.048   43.2 
-------------------------------------
total             49 1764.000  100.0 

