// Seed: 1295577965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  ;
  wire  id_6 = id_3;
  logic id_7;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    output supply1 id_12,
    input wire id_13,
    output wire id_14,
    output logic id_15,
    output tri1 id_16,
    input supply1 id_17,
    input wire id_18,
    input wor id_19,
    input supply0 id_20
);
  integer id_22;
  always @(posedge id_9) begin : LABEL_0
    if (1 - (1)) begin : LABEL_1
      id_15 <= id_17;
    end
  end
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
