/*
 * Copyright (c) 2024 Batrak Denys (baden.i.ua@gmail.com)
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include "../m2354/sys_reg.h"
#include "../m2354/sys.h"

#define NVT_PINMUX(port, pinIndex, mfp) \
    ((((port) - 'A') << 28)| \
    ((pinIndex) << 24) | \
    ((mfp) >> ((pinIndex %4)*8)))

// Parced by parcer.py script

#define PA0MFP_GPIO		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_GPIO)
#define PA0MFP_QSPI0_MOSI0		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_QSPI0_MOSI0)
#define PA0MFP_SPI0_MOSI		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_SPI0_MOSI)
#define PA0MFP_LCD_COM6		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_LCD_COM6)
#define PA0MFP_LCD_SEG14		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_LCD_SEG14)
#define PA0MFP_SC0_CLK		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_SC0_CLK)
#define PA0MFP_UART0_RXD		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_UART0_RXD)
#define PA0MFP_I2C2_SDA		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_I2C2_SDA)
#define PA0MFP_LCD_SEG24		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_LCD_SEG24)
#define PA0MFP_BPWM0_CH0		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_BPWM0_CH0)
#define PA0MFP_EPWM0_CH5		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_EPWM0_CH5)
#define PA0MFP_DAC0_ST		NVT_PINMUX('A', 0, SYS_GPA_MFPL_PA0MFP_DAC0_ST)
#define PA1MFP_GPIO		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_GPIO)
#define PA1MFP_QSPI0_MISO0		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_QSPI0_MISO0)
#define PA1MFP_SPI0_MISO		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_SPI0_MISO)
#define PA1MFP_LCD_COM7		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_LCD_COM7)
#define PA1MFP_LCD_SEG13		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_LCD_SEG13)
#define PA1MFP_SC0_DAT		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_SC0_DAT)
#define PA1MFP_UART0_TXD		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_UART0_TXD)
#define PA1MFP_I2C2_SCL		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_I2C2_SCL)
#define PA1MFP_LCD_SEG25		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_LCD_SEG25)
#define PA1MFP_BPWM0_CH1		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_BPWM0_CH1)
#define PA1MFP_EPWM0_CH4		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_EPWM0_CH4)
#define PA1MFP_DAC1_ST		NVT_PINMUX('A', 1, SYS_GPA_MFPL_PA1MFP_DAC1_ST)
#define PA2MFP_GPIO		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_GPIO)
#define PA2MFP_QSPI0_CLK		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_QSPI0_CLK)
#define PA2MFP_SPI0_CLK		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_SPI0_CLK)
#define PA2MFP_LCD_SEG3		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_LCD_SEG3)
#define PA2MFP_SC0_RST		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_SC0_RST)
#define PA2MFP_UART4_RXD		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_UART4_RXD)
#define PA2MFP_UART1_RXD		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_UART1_RXD)
#define PA2MFP_I2C1_SDA		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_I2C1_SDA)
#define PA2MFP_I2C0_SMBSUS		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_I2C0_SMBSUS)
#define PA2MFP_LCD_SEG26		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_LCD_SEG26)
#define PA2MFP_BPWM0_CH2		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_BPWM0_CH2)
#define PA2MFP_EPWM0_CH3		NVT_PINMUX('A', 2, SYS_GPA_MFPL_PA2MFP_EPWM0_CH3)
#define PA3MFP_GPIO		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_GPIO)
#define PA3MFP_QSPI0_SS		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_QSPI0_SS)
#define PA3MFP_SPI0_SS		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_SPI0_SS)
#define PA3MFP_LCD_SEG4		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_LCD_SEG4)
#define PA3MFP_SC0_PWR		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_SC0_PWR)
#define PA3MFP_UART4_TXD		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_UART4_TXD)
#define PA3MFP_UART1_TXD		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_UART1_TXD)
#define PA3MFP_I2C1_SCL		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_I2C1_SCL)
#define PA3MFP_I2C0_SMBAL		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_I2C0_SMBAL)
#define PA3MFP_LCD_SEG27		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_LCD_SEG27)
#define PA3MFP_BPWM0_CH3		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_BPWM0_CH3)
#define PA3MFP_EPWM0_CH2		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_EPWM0_CH2)
#define PA3MFP_QEI0_B		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_QEI0_B)
#define PA3MFP_EPWM1_BRAKE1		NVT_PINMUX('A', 3, SYS_GPA_MFPL_PA3MFP_EPWM1_BRAKE1)
#define PA4MFP_GPIO		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_GPIO)
#define PA4MFP_QSPI0_MOSI1		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_QSPI0_MOSI1)
#define PA4MFP_SPI0_I2SMCLK		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_SPI0_I2SMCLK)
#define PA4MFP_LCD_SEG5		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_LCD_SEG5)
#define PA4MFP_UART5_RXD		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_UART5_RXD)
#define PA4MFP_I2C0_SDA		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_I2C0_SDA)
#define PA4MFP_CAN0_RXD		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_CAN0_RXD)
#define PA4MFP_UART0_RXD		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_UART0_RXD)
#define PA4MFP_BPWM0_CH4		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_BPWM0_CH4)
#define PA4MFP_EPWM0_CH1		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_EPWM0_CH1)
#define PA4MFP_QEI0_A		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_QEI0_A)
#define PA4MFP_LCD_SEG28		NVT_PINMUX('A', 4, SYS_GPA_MFPL_PA4MFP_LCD_SEG28)
#define PA5MFP_GPIO		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_GPIO)
#define PA5MFP_QSPI0_MISO1		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_QSPI0_MISO1)
#define PA5MFP_SPI1_I2SMCLK		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_SPI1_I2SMCLK)
#define PA5MFP_LCD_SEG6		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_LCD_SEG6)
#define PA5MFP_UART5_TXD		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_UART5_TXD)
#define PA5MFP_I2C0_SCL		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_I2C0_SCL)
#define PA5MFP_CAN0_TXD		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_CAN0_TXD)
#define PA5MFP_UART0_TXD		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_UART0_TXD)
#define PA5MFP_BPWM0_CH5		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_BPWM0_CH5)
#define PA5MFP_EPWM0_CH0		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_EPWM0_CH0)
#define PA5MFP_QEI0_INDEX		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_QEI0_INDEX)
#define PA5MFP_LCD_SEG29		NVT_PINMUX('A', 5, SYS_GPA_MFPL_PA5MFP_LCD_SEG29)
#define PA6MFP_GPIO		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_GPIO)
#define PA6MFP_EBI_AD6		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_EBI_AD6)
#define PA6MFP_SPI1_SS		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_SPI1_SS)
#define PA6MFP_SC2_CLK		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_SC2_CLK)
#define PA6MFP_UART0_RXD		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_UART0_RXD)
#define PA6MFP_I2C1_SDA		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_I2C1_SDA)
#define PA6MFP_LCD_SEG7		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_LCD_SEG7)
#define PA6MFP_TM5		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_TM5)
#define PA6MFP_EPWM1_CH5		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_EPWM1_CH5)
#define PA6MFP_BPWM1_CH3		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_BPWM1_CH3)
#define PA6MFP_ACMP1_WLAT		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_ACMP1_WLAT)
#define PA6MFP_TM3		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_TM3)
#define PA6MFP_INT0		NVT_PINMUX('A', 6, SYS_GPA_MFPL_PA6MFP_INT0)
#define PA7MFP_GPIO		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_GPIO)
#define PA7MFP_EBI_AD7		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_EBI_AD7)
#define PA7MFP_SPI1_CLK		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_SPI1_CLK)
#define PA7MFP_SC2_DAT		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_SC2_DAT)
#define PA7MFP_UART0_TXD		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_UART0_TXD)
#define PA7MFP_I2C1_SCL		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_I2C1_SCL)
#define PA7MFP_LCD_SEG8		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_LCD_SEG8)
#define PA7MFP_TM4		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_TM4)
#define PA7MFP_EPWM1_CH4		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_EPWM1_CH4)
#define PA7MFP_BPWM1_CH2		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_BPWM1_CH2)
#define PA7MFP_ACMP0_WLAT		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_ACMP0_WLAT)
#define PA7MFP_TM2		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_TM2)
#define PA7MFP_INT1		NVT_PINMUX('A', 7, SYS_GPA_MFPL_PA7MFP_INT1)
#define PA8MFP_GPIO		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_GPIO)
#define PA8MFP_EBI_ALE		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_EBI_ALE)
#define PA8MFP_SC2_CLK		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_SC2_CLK)
#define PA8MFP_SPI2_MOSI		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_SPI2_MOSI)
#define PA8MFP_USCI0_CTL1		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_USCI0_CTL1)
#define PA8MFP_UART1_RXD		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_UART1_RXD)
#define PA8MFP_BPWM0_CH3		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_BPWM0_CH3)
#define PA8MFP_QEI1_B		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_QEI1_B)
#define PA8MFP_ECAP0_IC2		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_ECAP0_IC2)
#define PA8MFP_TM5_EXT		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_TM5_EXT)
#define PA8MFP_TM3_EXT		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_TM3_EXT)
#define PA8MFP_LCD_SEG11		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_LCD_SEG11)
#define PA8MFP_INT4		NVT_PINMUX('A', 8, SYS_GPA_MFPH_PA8MFP_INT4)
#define PA9MFP_GPIO		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_GPIO)
#define PA9MFP_EBI_MCLK		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_EBI_MCLK)
#define PA9MFP_SC2_DAT		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_SC2_DAT)
#define PA9MFP_SPI2_MISO		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_SPI2_MISO)
#define PA9MFP_USCI0_DAT1		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_USCI0_DAT1)
#define PA9MFP_UART1_TXD		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_UART1_TXD)
#define PA9MFP_BPWM0_CH2		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_BPWM0_CH2)
#define PA9MFP_QEI1_A		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_QEI1_A)
#define PA9MFP_ECAP0_IC1		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_ECAP0_IC1)
#define PA9MFP_TM4_EXT		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_TM4_EXT)
#define PA9MFP_TM2_EXT		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_TM2_EXT)
#define PA9MFP_LCD_SEG12		NVT_PINMUX('A', 9, SYS_GPA_MFPH_PA9MFP_LCD_SEG12)
#define PA10MFP_GPIO		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_GPIO)
#define PA10MFP_ACMP1_P0		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_ACMP1_P0)
#define PA10MFP_SC2_RST		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_SC2_RST)
#define PA10MFP_SPI2_CLK		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_SPI2_CLK)
#define PA10MFP_USCI0_DAT0		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_USCI0_DAT0)
#define PA10MFP_I2C2_SDA		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_I2C2_SDA)
#define PA10MFP_BPWM0_CH1		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_BPWM0_CH1)
#define PA10MFP_QEI1_INDEX		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_QEI1_INDEX)
#define PA10MFP_ECAP0_IC0		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_ECAP0_IC0)
#define PA10MFP_TM1_EXT		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_TM1_EXT)
#define PA10MFP_DAC0_ST		NVT_PINMUX('A', 10, SYS_GPA_MFPH_PA10MFP_DAC0_ST)
#define PA11MFP_GPIO		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_GPIO)
#define PA11MFP_ACMP0_P0		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_ACMP0_P0)
#define PA11MFP_SC2_PWR		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_SC2_PWR)
#define PA11MFP_SPI2_SS		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_SPI2_SS)
#define PA11MFP_USCI0_CLK		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_USCI0_CLK)
#define PA11MFP_I2C2_SCL		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_I2C2_SCL)
#define PA11MFP_BPWM0_CH0		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_BPWM0_CH0)
#define PA11MFP_EPWM0_SYNC_OUT		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_EPWM0_SYNC_OUT)
#define PA11MFP_TM0_EXT		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_TM0_EXT)
#define PA11MFP_DAC1_ST		NVT_PINMUX('A', 11, SYS_GPA_MFPH_PA11MFP_DAC1_ST)
#define PA12MFP_GPIO		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_GPIO)
#define PA12MFP_I2S0_BCLK		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_I2S0_BCLK)
#define PA12MFP_UART4_TXD		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_UART4_TXD)
#define PA12MFP_I2C1_SCL		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_I2C1_SCL)
#define PA12MFP_SPI2_SS		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_SPI2_SS)
#define PA12MFP_CAN0_TXD		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_CAN0_TXD)
#define PA12MFP_SC2_PWR		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_SC2_PWR)
#define PA12MFP_BPWM1_CH2		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_BPWM1_CH2)
#define PA12MFP_QEI1_INDEX		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_QEI1_INDEX)
#define PA12MFP_USB_VBUS		NVT_PINMUX('A', 12, SYS_GPA_MFPH_PA12MFP_USB_VBUS)
#define PA13MFP_GPIO		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_GPIO)
#define PA13MFP_I2S0_MCLK		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_I2S0_MCLK)
#define PA13MFP_UART4_RXD		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_UART4_RXD)
#define PA13MFP_I2C1_SDA		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_I2C1_SDA)
#define PA13MFP_SPI2_CLK		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_SPI2_CLK)
#define PA13MFP_CAN0_RXD		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_CAN0_RXD)
#define PA13MFP_SC2_RST		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_SC2_RST)
#define PA13MFP_BPWM1_CH3		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_BPWM1_CH3)
#define PA13MFP_QEI1_A		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_QEI1_A)
#define PA13MFP_USB_D_N		NVT_PINMUX('A', 13, SYS_GPA_MFPH_PA13MFP_USB_D_N)
#define PA14MFP_GPIO		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_GPIO)
#define PA14MFP_I2S0_DI		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_I2S0_DI)
#define PA14MFP_UART0_TXD		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_UART0_TXD)
#define PA14MFP_SPI2_MISO		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_SPI2_MISO)
#define PA14MFP_I2C2_SCL		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_I2C2_SCL)
#define PA14MFP_SC2_DAT		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_SC2_DAT)
#define PA14MFP_BPWM1_CH4		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_BPWM1_CH4)
#define PA14MFP_QEI1_B		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_QEI1_B)
#define PA14MFP_USB_D_P		NVT_PINMUX('A', 14, SYS_GPA_MFPH_PA14MFP_USB_D_P)
#define PA15MFP_GPIO		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_GPIO)
#define PA15MFP_I2S0_DO		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_I2S0_DO)
#define PA15MFP_UART0_RXD		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_UART0_RXD)
#define PA15MFP_SPI2_MOSI		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_SPI2_MOSI)
#define PA15MFP_I2C2_SDA		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_I2C2_SDA)
#define PA15MFP_SC2_CLK		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_SC2_CLK)
#define PA15MFP_BPWM1_CH5		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_BPWM1_CH5)
#define PA15MFP_EPWM0_SYNC_IN		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_EPWM0_SYNC_IN)
#define PA15MFP_USB_OTG_ID		NVT_PINMUX('A', 15, SYS_GPA_MFPH_PA15MFP_USB_OTG_ID)
#define PB0MFP_GPIO		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_GPIO)
#define PB0MFP_EADC0_CH0		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_EADC0_CH0)
#define PB0MFP_EBI_ADR9		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_EBI_ADR9)
#define PB0MFP_SD0_CMD		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_SD0_CMD)
#define PB0MFP_SPI2_I2SMCLK		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_SPI2_I2SMCLK)
#define PB0MFP_UART2_RXD		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_UART2_RXD)
#define PB0MFP_SPI0_I2SMCLK		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_SPI0_I2SMCLK)
#define PB0MFP_I2C1_SDA		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_I2C1_SDA)
#define PB0MFP_EPWM0_CH5		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_EPWM0_CH5)
#define PB0MFP_EPWM1_CH5		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_EPWM1_CH5)
#define PB0MFP_EPWM0_BRAKE1		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_EPWM0_BRAKE1)
#define PB0MFP_QSPI0_MOSI1		NVT_PINMUX('B', 0, SYS_GPB_MFPL_PB0MFP_QSPI0_MOSI1)
#define PB1MFP_GPIO		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_GPIO)
#define PB1MFP_EADC0_CH1		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_EADC0_CH1)
#define PB1MFP_EBI_ADR8		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_EBI_ADR8)
#define PB1MFP_SD0_CLK		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_SD0_CLK)
#define PB1MFP_SPI1_I2SMCLK		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_SPI1_I2SMCLK)
#define PB1MFP_SPI3_I2SMCLK		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_SPI3_I2SMCLK)
#define PB1MFP_UART2_TXD		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_UART2_TXD)
#define PB1MFP_USCI1_CLK		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_USCI1_CLK)
#define PB1MFP_I2C1_SCL		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_I2C1_SCL)
#define PB1MFP_I2S0_LRCK		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_I2S0_LRCK)
#define PB1MFP_EPWM0_CH4		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_EPWM0_CH4)
#define PB1MFP_EPWM1_CH4		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_EPWM1_CH4)
#define PB1MFP_EPWM0_BRAKE0		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_EPWM0_BRAKE0)
#define PB1MFP_QSPI0_MISO1		NVT_PINMUX('B', 1, SYS_GPB_MFPL_PB1MFP_QSPI0_MISO1)
#define PB2MFP_GPIO		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_GPIO)
#define PB2MFP_ACMP0_P1		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_ACMP0_P1)
#define PB2MFP_EADC0_CH2		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_EADC0_CH2)
#define PB2MFP_EBI_ADR3		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_EBI_ADR3)
#define PB2MFP_SD0_DAT0		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_SD0_DAT0)
#define PB2MFP_SPI1_SS		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_SPI1_SS)
#define PB2MFP_UART1_RXD		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_UART1_RXD)
#define PB2MFP_USCI1_DAT0		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_USCI1_DAT0)
#define PB2MFP_SC0_PWR		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_SC0_PWR)
#define PB2MFP_I2S0_DO		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_I2S0_DO)
#define PB2MFP_EPWM0_CH3		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_EPWM0_CH3)
#define PB2MFP_I2C1_SDA		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_I2C1_SDA)
#define PB2MFP_TM5		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_TM5)
#define PB2MFP_TM3		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_TM3)
#define PB2MFP_INT3		NVT_PINMUX('B', 2, SYS_GPB_MFPL_PB2MFP_INT3)
#define PB3MFP_GPIO		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_GPIO)
#define PB3MFP_ACMP0_N		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_ACMP0_N)
#define PB3MFP_EADC0_CH3		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_EADC0_CH3)
#define PB3MFP_EBI_ADR2		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_EBI_ADR2)
#define PB3MFP_SD0_DAT1		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_SD0_DAT1)
#define PB3MFP_SPI1_CLK		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_SPI1_CLK)
#define PB3MFP_UART1_TXD		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_UART1_TXD)
#define PB3MFP_USCI1_DAT1		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_USCI1_DAT1)
#define PB3MFP_SC0_RST		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_SC0_RST)
#define PB3MFP_I2S0_DI		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_I2S0_DI)
#define PB3MFP_EPWM0_CH2		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_EPWM0_CH2)
#define PB3MFP_I2C1_SCL		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_I2C1_SCL)
#define PB3MFP_TM4		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_TM4)
#define PB3MFP_TM2		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_TM2)
#define PB3MFP_INT2		NVT_PINMUX('B', 3, SYS_GPB_MFPL_PB3MFP_INT2)
#define PB4MFP_GPIO		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_GPIO)
#define PB4MFP_ACMP1_P1		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_ACMP1_P1)
#define PB4MFP_EADC0_CH4		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_EADC0_CH4)
#define PB4MFP_EBI_ADR1		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_EBI_ADR1)
#define PB4MFP_SD0_DAT2		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_SD0_DAT2)
#define PB4MFP_SPI1_MOSI		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_SPI1_MOSI)
#define PB4MFP_I2C0_SDA		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_I2C0_SDA)
#define PB4MFP_UART5_RXD		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_UART5_RXD)
#define PB4MFP_USCI1_CTL1		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_USCI1_CTL1)
#define PB4MFP_SC0_DAT		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_SC0_DAT)
#define PB4MFP_I2S0_MCLK		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_I2S0_MCLK)
#define PB4MFP_EPWM0_CH1		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_EPWM0_CH1)
#define PB4MFP_UART2_RXD		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_UART2_RXD)
#define PB4MFP_TM1		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_TM1)
#define PB4MFP_INT1		NVT_PINMUX('B', 4, SYS_GPB_MFPL_PB4MFP_INT1)
#define PB5MFP_GPIO		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_GPIO)
#define PB5MFP_ACMP1_N		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_ACMP1_N)
#define PB5MFP_EADC0_CH5		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_EADC0_CH5)
#define PB5MFP_EBI_ADR0		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_EBI_ADR0)
#define PB5MFP_SD0_DAT3		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_SD0_DAT3)
#define PB5MFP_SPI1_MISO		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_SPI1_MISO)
#define PB5MFP_I2C0_SCL		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_I2C0_SCL)
#define PB5MFP_UART5_TXD		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_UART5_TXD)
#define PB5MFP_USCI1_CTL0		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_USCI1_CTL0)
#define PB5MFP_SC0_CLK		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_SC0_CLK)
#define PB5MFP_I2S0_BCLK		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_I2S0_BCLK)
#define PB5MFP_EPWM0_CH0		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_EPWM0_CH0)
#define PB5MFP_UART2_TXD		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_UART2_TXD)
#define PB5MFP_TM0		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_TM0)
#define PB5MFP_INT0		NVT_PINMUX('B', 5, SYS_GPB_MFPL_PB5MFP_INT0)
#define PB6MFP_GPIO		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_GPIO)
#define PB6MFP_EADC0_CH6		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_EADC0_CH6)
#define PB6MFP_USCI1_DAT1		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_USCI1_DAT1)
#define PB6MFP_UART1_RXD		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_UART1_RXD)
#define PB6MFP_BPWM1_CH5		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_BPWM1_CH5)
#define PB6MFP_EPWM1_BRAKE1		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_EPWM1_BRAKE1)
#define PB6MFP_EPWM1_CH5		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_EPWM1_CH5)
#define PB6MFP_INT4		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_INT4)
#define PB6MFP_USB_VBUS_EN		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_USB_VBUS_EN)
#define PB6MFP_ACMP1_O		NVT_PINMUX('B', 6, SYS_GPB_MFPL_PB6MFP_ACMP1_O)
#define PB7MFP_GPIO		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_GPIO)
#define PB7MFP_EADC0_CH7		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_EADC0_CH7)
#define PB7MFP_USCI1_DAT0		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_USCI1_DAT0)
#define PB7MFP_UART1_TXD		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_UART1_TXD)
#define PB7MFP_BPWM1_CH4		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_BPWM1_CH4)
#define PB7MFP_EPWM1_BRAKE0		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_EPWM1_BRAKE0)
#define PB7MFP_EPWM1_CH4		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_EPWM1_CH4)
#define PB7MFP_INT5		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_INT5)
#define PB7MFP_USB_VBUS_ST		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_USB_VBUS_ST)
#define PB7MFP_ACMP0_O		NVT_PINMUX('B', 7, SYS_GPB_MFPL_PB7MFP_ACMP0_O)
#define PB8MFP_GPIO		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_GPIO)
#define PB8MFP_EADC0_CH8		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_EADC0_CH8)
#define PB8MFP_EBI_ADR19		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_EBI_ADR19)
#define PB8MFP_USCI1_CLK		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_USCI1_CLK)
#define PB8MFP_UART0_RXD		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_UART0_RXD)
#define PB8MFP_I2C1_SMBSUS		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_I2C1_SMBSUS)
#define PB8MFP_I2C0_SDA		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_I2C0_SDA)
#define PB8MFP_BPWM1_CH3		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_BPWM1_CH3)
#define PB8MFP_SPI3_MOSI		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_SPI3_MOSI)
#define PB8MFP_INT6		NVT_PINMUX('B', 8, SYS_GPB_MFPH_PB8MFP_INT6)
#define PB9MFP_GPIO		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_GPIO)
#define PB9MFP_EADC0_CH9		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_EADC0_CH9)
#define PB9MFP_EBI_ADR18		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_EBI_ADR18)
#define PB9MFP_USCI1_CTL1		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_USCI1_CTL1)
#define PB9MFP_UART0_TXD		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_UART0_TXD)
#define PB9MFP_I2C1_SMBAL		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_I2C1_SMBAL)
#define PB9MFP_I2C0_SCL		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_I2C0_SCL)
#define PB9MFP_BPWM1_CH2		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_BPWM1_CH2)
#define PB9MFP_SPI3_MISO		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_SPI3_MISO)
#define PB9MFP_INT7		NVT_PINMUX('B', 9, SYS_GPB_MFPH_PB9MFP_INT7)
#define PB10MFP_GPIO		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_GPIO)
#define PB10MFP_EADC0_CH10		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_EADC0_CH10)
#define PB10MFP_EBI_ADR17		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_EBI_ADR17)
#define PB10MFP_USCI1_CTL0		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_USCI1_CTL0)
#define PB10MFP_UART4_RXD		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_UART4_RXD)
#define PB10MFP_I2C1_SDA		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_I2C1_SDA)
#define PB10MFP_CAN0_RXD		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_CAN0_RXD)
#define PB10MFP_BPWM1_CH1		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_BPWM1_CH1)
#define PB10MFP_SPI3_SS		NVT_PINMUX('B', 10, SYS_GPB_MFPH_PB10MFP_SPI3_SS)
#define PB11MFP_GPIO		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_GPIO)
#define PB11MFP_EADC0_CH11		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_EADC0_CH11)
#define PB11MFP_EBI_ADR16		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_EBI_ADR16)
#define PB11MFP_UART4_TXD		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_UART4_TXD)
#define PB11MFP_I2C1_SCL		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_I2C1_SCL)
#define PB11MFP_CAN0_TXD		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_CAN0_TXD)
#define PB11MFP_SPI0_I2SMCLK		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_SPI0_I2SMCLK)
#define PB11MFP_BPWM1_CH0		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_BPWM1_CH0)
#define PB11MFP_SPI3_CLK		NVT_PINMUX('B', 11, SYS_GPB_MFPH_PB11MFP_SPI3_CLK)
#define PB12MFP_GPIO		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_GPIO)
#define PB12MFP_ACMP0_P2		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_ACMP0_P2)
#define PB12MFP_ACMP1_P2		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_ACMP1_P2)
#define PB12MFP_DAC0_OUT		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_DAC0_OUT)
#define PB12MFP_EADC0_CH12		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_EADC0_CH12)
#define PB12MFP_EBI_AD15		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_EBI_AD15)
#define PB12MFP_SC1_CLK		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_SC1_CLK)
#define PB12MFP_SPI0_MOSI		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_SPI0_MOSI)
#define PB12MFP_USCI0_CLK		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_USCI0_CLK)
#define PB12MFP_UART0_RXD		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_UART0_RXD)
#define PB12MFP_I2C2_SDA		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_I2C2_SDA)
#define PB12MFP_EPWM1_CH3		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_EPWM1_CH3)
#define PB12MFP_TM3_EXT		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_TM3_EXT)
#define PB12MFP_TM5_EXT		NVT_PINMUX('B', 12, SYS_GPB_MFPH_PB12MFP_TM5_EXT)
#define PB13MFP_GPIO		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_GPIO)
#define PB13MFP_ACMP0_P3		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_ACMP0_P3)
#define PB13MFP_ACMP1_P3		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_ACMP1_P3)
#define PB13MFP_DAC1_OUT		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_DAC1_OUT)
#define PB13MFP_EADC0_CH13		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_EADC0_CH13)
#define PB13MFP_EBI_AD14		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_EBI_AD14)
#define PB13MFP_SC1_DAT		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_SC1_DAT)
#define PB13MFP_SPI0_MISO		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_SPI0_MISO)
#define PB13MFP_USCI0_DAT0		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_USCI0_DAT0)
#define PB13MFP_UART0_TXD		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_UART0_TXD)
#define PB13MFP_I2C2_SCL		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_I2C2_SCL)
#define PB13MFP_EPWM1_CH2		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_EPWM1_CH2)
#define PB13MFP_TM2_EXT		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_TM2_EXT)
#define PB13MFP_TM4_EXT		NVT_PINMUX('B', 13, SYS_GPB_MFPH_PB13MFP_TM4_EXT)
#define PB14MFP_GPIO		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_GPIO)
#define PB14MFP_EADC0_CH14		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_EADC0_CH14)
#define PB14MFP_EBI_AD13		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_EBI_AD13)
#define PB14MFP_SC1_RST		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_SC1_RST)
#define PB14MFP_SPI0_CLK		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_SPI0_CLK)
#define PB14MFP_USCI0_DAT1		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_USCI0_DAT1)
#define PB14MFP_UART3_RXD		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_UART3_RXD)
#define PB14MFP_I2C2_SMBSUS		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_I2C2_SMBSUS)
#define PB14MFP_EPWM0_BRAKE1		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_EPWM0_BRAKE1)
#define PB14MFP_EPWM1_CH1		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_EPWM1_CH1)
#define PB14MFP_TM1_EXT		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_TM1_EXT)
#define PB14MFP_CLKO		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_CLKO)
#define PB14MFP_USB_VBUS_ST		NVT_PINMUX('B', 14, SYS_GPB_MFPH_PB14MFP_USB_VBUS_ST)
#define PB15MFP_GPIO		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_GPIO)
#define PB15MFP_EADC0_CH15		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_EADC0_CH15)
#define PB15MFP_EBI_AD12		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_EBI_AD12)
#define PB15MFP_SC1_PWR		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_SC1_PWR)
#define PB15MFP_SPI0_SS		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_SPI0_SS)
#define PB15MFP_USCI0_CTL1		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_USCI0_CTL1)
#define PB15MFP_UART3_TXD		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_UART3_TXD)
#define PB15MFP_I2C2_SMBAL		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_I2C2_SMBAL)
#define PB15MFP_EPWM1_CH0		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_EPWM1_CH0)
#define PB15MFP_TM0_EXT		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_TM0_EXT)
#define PB15MFP_USB_VBUS_EN		NVT_PINMUX('B', 15, SYS_GPB_MFPH_PB15MFP_USB_VBUS_EN)
#define PC0MFP_GPIO		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_GPIO)
#define PC0MFP_EBI_AD0		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_EBI_AD0)
#define PC0MFP_QSPI0_MOSI0		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_QSPI0_MOSI0)
#define PC0MFP_SC1_CLK		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_SC1_CLK)
#define PC0MFP_I2S0_LRCK		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_I2S0_LRCK)
#define PC0MFP_SPI1_SS		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_SPI1_SS)
#define PC0MFP_UART2_RXD		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_UART2_RXD)
#define PC0MFP_I2C0_SDA		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_I2C0_SDA)
#define PC0MFP_EPWM1_CH5		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_EPWM1_CH5)
#define PC0MFP_LCD_COM0		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_LCD_COM0)
#define PC0MFP_ACMP1_O		NVT_PINMUX('C', 0, SYS_GPC_MFPL_PC0MFP_ACMP1_O)
#define PC1MFP_GPIO		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_GPIO)
#define PC1MFP_EBI_AD1		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_EBI_AD1)
#define PC1MFP_QSPI0_MISO0		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_QSPI0_MISO0)
#define PC1MFP_SC1_DAT		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_SC1_DAT)
#define PC1MFP_I2S0_DO		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_I2S0_DO)
#define PC1MFP_SPI1_CLK		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_SPI1_CLK)
#define PC1MFP_UART2_TXD		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_UART2_TXD)
#define PC1MFP_I2C0_SCL		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_I2C0_SCL)
#define PC1MFP_EPWM1_CH4		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_EPWM1_CH4)
#define PC1MFP_LCD_COM1		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_LCD_COM1)
#define PC1MFP_ACMP0_O		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_ACMP0_O)
#define PC1MFP_EADC0_ST		NVT_PINMUX('C', 1, SYS_GPC_MFPL_PC1MFP_EADC0_ST)
#define PC2MFP_GPIO		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_GPIO)
#define PC2MFP_EBI_AD2		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_EBI_AD2)
#define PC2MFP_QSPI0_CLK		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_QSPI0_CLK)
#define PC2MFP_SC1_RST		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_SC1_RST)
#define PC2MFP_I2S0_DI		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_I2S0_DI)
#define PC2MFP_SPI1_MOSI		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_SPI1_MOSI)
#define PC2MFP_I2C0_SMBSUS		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_I2C0_SMBSUS)
#define PC2MFP_UART3_RXD		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_UART3_RXD)
#define PC2MFP_EPWM1_CH3		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_EPWM1_CH3)
#define PC2MFP_LCD_COM2		NVT_PINMUX('C', 2, SYS_GPC_MFPL_PC2MFP_LCD_COM2)
#define PC3MFP_GPIO		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_GPIO)
#define PC3MFP_EBI_AD3		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_EBI_AD3)
#define PC3MFP_QSPI0_SS		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_QSPI0_SS)
#define PC3MFP_SC1_PWR		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_SC1_PWR)
#define PC3MFP_I2S0_MCLK		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_I2S0_MCLK)
#define PC3MFP_SPI1_MISO		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_SPI1_MISO)
#define PC3MFP_I2C0_SMBAL		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_I2C0_SMBAL)
#define PC3MFP_UART3_TXD		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_UART3_TXD)
#define PC3MFP_EPWM1_CH2		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_EPWM1_CH2)
#define PC3MFP_LCD_COM3		NVT_PINMUX('C', 3, SYS_GPC_MFPL_PC3MFP_LCD_COM3)
#define PC4MFP_GPIO		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_GPIO)
#define PC4MFP_EBI_AD4		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_EBI_AD4)
#define PC4MFP_QSPI0_MOSI1		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_QSPI0_MOSI1)
#define PC4MFP_I2S0_BCLK		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_I2S0_BCLK)
#define PC4MFP_SPI1_I2SMCLK		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_SPI1_I2SMCLK)
#define PC4MFP_UART2_RXD		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_UART2_RXD)
#define PC4MFP_I2C1_SDA		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_I2C1_SDA)
#define PC4MFP_CAN0_RXD		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_CAN0_RXD)
#define PC4MFP_UART4_RXD		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_UART4_RXD)
#define PC4MFP_EPWM1_CH1		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_EPWM1_CH1)
#define PC4MFP_LCD_SEG16		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_LCD_SEG16)
#define PC4MFP_LCD_COM4		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_LCD_COM4)
#define PC4MFP_LCD_SEG43		NVT_PINMUX('C', 4, SYS_GPC_MFPL_PC4MFP_LCD_SEG43)
#define PC5MFP_GPIO		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_GPIO)
#define PC5MFP_EBI_AD5		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_EBI_AD5)
#define PC5MFP_QSPI0_MISO1		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_QSPI0_MISO1)
#define PC5MFP_UART2_TXD		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_UART2_TXD)
#define PC5MFP_I2C1_SCL		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_I2C1_SCL)
#define PC5MFP_CAN0_TXD		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_CAN0_TXD)
#define PC5MFP_UART4_TXD		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_UART4_TXD)
#define PC5MFP_EPWM1_CH0		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_EPWM1_CH0)
#define PC5MFP_LCD_SEG15		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_LCD_SEG15)
#define PC5MFP_LCD_COM5		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_LCD_COM5)
#define PC5MFP_LCD_SEG42		NVT_PINMUX('C', 5, SYS_GPC_MFPL_PC5MFP_LCD_SEG42)
#define PC6MFP_GPIO		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_GPIO)
#define PC6MFP_EBI_AD8		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_EBI_AD8)
#define PC6MFP_SPI1_MOSI		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_SPI1_MOSI)
#define PC6MFP_UART4_RXD		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_UART4_RXD)
#define PC6MFP_SC2_RST		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_SC2_RST)
#define PC6MFP_I2C1_SMBSUS		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_I2C1_SMBSUS)
#define PC6MFP_EPWM1_CH3		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_EPWM1_CH3)
#define PC6MFP_BPWM1_CH1		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_BPWM1_CH1)
#define PC6MFP_LCD_SEG9		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_LCD_SEG9)
#define PC6MFP_TM1		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_TM1)
#define PC6MFP_INT2		NVT_PINMUX('C', 6, SYS_GPC_MFPL_PC6MFP_INT2)
#define PC7MFP_GPIO		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_GPIO)
#define PC7MFP_EBI_AD9		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_EBI_AD9)
#define PC7MFP_SPI1_MISO		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_SPI1_MISO)
#define PC7MFP_UART4_TXD		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_UART4_TXD)
#define PC7MFP_SC2_PWR		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_SC2_PWR)
#define PC7MFP_I2C1_SMBAL		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_I2C1_SMBAL)
#define PC7MFP_EPWM1_CH2		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_EPWM1_CH2)
#define PC7MFP_BPWM1_CH0		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_BPWM1_CH0)
#define PC7MFP_LCD_SEG10		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_LCD_SEG10)
#define PC7MFP_TM0		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_TM0)
#define PC7MFP_INT3		NVT_PINMUX('C', 7, SYS_GPC_MFPL_PC7MFP_INT3)
#define PC8MFP_GPIO		NVT_PINMUX('C', 8, SYS_GPC_MFPH_PC8MFP_GPIO)
#define PC8MFP_EBI_ADR16		NVT_PINMUX('C', 8, SYS_GPC_MFPH_PC8MFP_EBI_ADR16)
#define PC8MFP_I2C0_SDA		NVT_PINMUX('C', 8, SYS_GPC_MFPH_PC8MFP_I2C0_SDA)
#define PC8MFP_UART1_RXD		NVT_PINMUX('C', 8, SYS_GPC_MFPH_PC8MFP_UART1_RXD)
#define PC8MFP_EPWM1_CH1		NVT_PINMUX('C', 8, SYS_GPC_MFPH_PC8MFP_EPWM1_CH1)
#define PC8MFP_BPWM1_CH4		NVT_PINMUX('C', 8, SYS_GPC_MFPH_PC8MFP_BPWM1_CH4)
#define PC9MFP_GPIO		NVT_PINMUX('C', 9, SYS_GPC_MFPH_PC9MFP_GPIO)
#define PC9MFP_EBI_ADR7		NVT_PINMUX('C', 9, SYS_GPC_MFPH_PC9MFP_EBI_ADR7)
#define PC9MFP_SPI3_SS		NVT_PINMUX('C', 9, SYS_GPC_MFPH_PC9MFP_SPI3_SS)
#define PC9MFP_UART3_RXD		NVT_PINMUX('C', 9, SYS_GPC_MFPH_PC9MFP_UART3_RXD)
#define PC9MFP_EPWM1_CH3		NVT_PINMUX('C', 9, SYS_GPC_MFPH_PC9MFP_EPWM1_CH3)
#define PC10MFP_GPIO		NVT_PINMUX('C', 10, SYS_GPC_MFPH_PC10MFP_GPIO)
#define PC10MFP_EBI_ADR6		NVT_PINMUX('C', 10, SYS_GPC_MFPH_PC10MFP_EBI_ADR6)
#define PC10MFP_SPI3_CLK		NVT_PINMUX('C', 10, SYS_GPC_MFPH_PC10MFP_SPI3_CLK)
#define PC10MFP_UART3_TXD		NVT_PINMUX('C', 10, SYS_GPC_MFPH_PC10MFP_UART3_TXD)
#define PC10MFP_ECAP1_IC0		NVT_PINMUX('C', 10, SYS_GPC_MFPH_PC10MFP_ECAP1_IC0)
#define PC10MFP_EPWM1_CH2		NVT_PINMUX('C', 10, SYS_GPC_MFPH_PC10MFP_EPWM1_CH2)
#define PC11MFP_GPIO		NVT_PINMUX('C', 11, SYS_GPC_MFPH_PC11MFP_GPIO)
#define PC11MFP_EBI_ADR5		NVT_PINMUX('C', 11, SYS_GPC_MFPH_PC11MFP_EBI_ADR5)
#define PC11MFP_UART0_RXD		NVT_PINMUX('C', 11, SYS_GPC_MFPH_PC11MFP_UART0_RXD)
#define PC11MFP_I2C0_SDA		NVT_PINMUX('C', 11, SYS_GPC_MFPH_PC11MFP_I2C0_SDA)
#define PC11MFP_SPI3_MOSI		NVT_PINMUX('C', 11, SYS_GPC_MFPH_PC11MFP_SPI3_MOSI)
#define PC11MFP_ECAP1_IC1		NVT_PINMUX('C', 11, SYS_GPC_MFPH_PC11MFP_ECAP1_IC1)
#define PC11MFP_EPWM1_CH1		NVT_PINMUX('C', 11, SYS_GPC_MFPH_PC11MFP_EPWM1_CH1)
#define PC11MFP_ACMP1_O		NVT_PINMUX('C', 11, SYS_GPC_MFPH_PC11MFP_ACMP1_O)
#define PC12MFP_GPIO		NVT_PINMUX('C', 12, SYS_GPC_MFPH_PC12MFP_GPIO)
#define PC12MFP_EBI_ADR4		NVT_PINMUX('C', 12, SYS_GPC_MFPH_PC12MFP_EBI_ADR4)
#define PC12MFP_UART0_TXD		NVT_PINMUX('C', 12, SYS_GPC_MFPH_PC12MFP_UART0_TXD)
#define PC12MFP_I2C0_SCL		NVT_PINMUX('C', 12, SYS_GPC_MFPH_PC12MFP_I2C0_SCL)
#define PC12MFP_SPI3_MISO		NVT_PINMUX('C', 12, SYS_GPC_MFPH_PC12MFP_SPI3_MISO)
#define PC12MFP_ECAP1_IC2		NVT_PINMUX('C', 12, SYS_GPC_MFPH_PC12MFP_ECAP1_IC2)
#define PC12MFP_EPWM1_CH0		NVT_PINMUX('C', 12, SYS_GPC_MFPH_PC12MFP_EPWM1_CH0)
#define PC12MFP_ACMP0_O		NVT_PINMUX('C', 12, SYS_GPC_MFPH_PC12MFP_ACMP0_O)
#define PC13MFP_GPIO		NVT_PINMUX('C', 13, SYS_GPC_MFPH_PC13MFP_GPIO)
#define PC13MFP_EBI_ADR10		NVT_PINMUX('C', 13, SYS_GPC_MFPH_PC13MFP_EBI_ADR10)
#define PC13MFP_SPI2_I2SMCLK		NVT_PINMUX('C', 13, SYS_GPC_MFPH_PC13MFP_SPI2_I2SMCLK)
#define PC13MFP_USCI0_CTL0		NVT_PINMUX('C', 13, SYS_GPC_MFPH_PC13MFP_USCI0_CTL0)
#define PC13MFP_UART2_TXD		NVT_PINMUX('C', 13, SYS_GPC_MFPH_PC13MFP_UART2_TXD)
#define PC13MFP_BPWM0_CH4		NVT_PINMUX('C', 13, SYS_GPC_MFPH_PC13MFP_BPWM0_CH4)
#define PC13MFP_CLKO		NVT_PINMUX('C', 13, SYS_GPC_MFPH_PC13MFP_CLKO)
#define PC13MFP_EADC0_ST		NVT_PINMUX('C', 13, SYS_GPC_MFPH_PC13MFP_EADC0_ST)
#define PD0MFP_GPIO		NVT_PINMUX('D', 0, SYS_GPD_MFPL_PD0MFP_GPIO)
#define PD0MFP_EBI_AD13		NVT_PINMUX('D', 0, SYS_GPD_MFPL_PD0MFP_EBI_AD13)
#define PD0MFP_USCI0_CLK		NVT_PINMUX('D', 0, SYS_GPD_MFPL_PD0MFP_USCI0_CLK)
#define PD0MFP_SPI0_MOSI		NVT_PINMUX('D', 0, SYS_GPD_MFPL_PD0MFP_SPI0_MOSI)
#define PD0MFP_UART3_RXD		NVT_PINMUX('D', 0, SYS_GPD_MFPL_PD0MFP_UART3_RXD)
#define PD0MFP_I2C2_SDA		NVT_PINMUX('D', 0, SYS_GPD_MFPL_PD0MFP_I2C2_SDA)
#define PD0MFP_SC2_CLK		NVT_PINMUX('D', 0, SYS_GPD_MFPL_PD0MFP_SC2_CLK)
#define PD0MFP_TM2		NVT_PINMUX('D', 0, SYS_GPD_MFPL_PD0MFP_TM2)
#define PD1MFP_GPIO		NVT_PINMUX('D', 1, SYS_GPD_MFPL_PD1MFP_GPIO)
#define PD1MFP_EBI_AD12		NVT_PINMUX('D', 1, SYS_GPD_MFPL_PD1MFP_EBI_AD12)
#define PD1MFP_USCI0_DAT0		NVT_PINMUX('D', 1, SYS_GPD_MFPL_PD1MFP_USCI0_DAT0)
#define PD1MFP_SPI0_MISO		NVT_PINMUX('D', 1, SYS_GPD_MFPL_PD1MFP_SPI0_MISO)
#define PD1MFP_UART3_TXD		NVT_PINMUX('D', 1, SYS_GPD_MFPL_PD1MFP_UART3_TXD)
#define PD1MFP_I2C2_SCL		NVT_PINMUX('D', 1, SYS_GPD_MFPL_PD1MFP_I2C2_SCL)
#define PD1MFP_SC2_DAT		NVT_PINMUX('D', 1, SYS_GPD_MFPL_PD1MFP_SC2_DAT)
#define PD1MFP_LCD_SEG0		NVT_PINMUX('D', 1, SYS_GPD_MFPL_PD1MFP_LCD_SEG0)
#define PD2MFP_GPIO		NVT_PINMUX('D', 2, SYS_GPD_MFPL_PD2MFP_GPIO)
#define PD2MFP_EBI_AD11		NVT_PINMUX('D', 2, SYS_GPD_MFPL_PD2MFP_EBI_AD11)
#define PD2MFP_USCI0_DAT1		NVT_PINMUX('D', 2, SYS_GPD_MFPL_PD2MFP_USCI0_DAT1)
#define PD2MFP_SPI0_CLK		NVT_PINMUX('D', 2, SYS_GPD_MFPL_PD2MFP_SPI0_CLK)
#define PD2MFP_SC2_RST		NVT_PINMUX('D', 2, SYS_GPD_MFPL_PD2MFP_SC2_RST)
#define PD2MFP_UART0_RXD		NVT_PINMUX('D', 2, SYS_GPD_MFPL_PD2MFP_UART0_RXD)
#define PD2MFP_LCD_SEG1		NVT_PINMUX('D', 2, SYS_GPD_MFPL_PD2MFP_LCD_SEG1)
#define PD3MFP_GPIO		NVT_PINMUX('D', 3, SYS_GPD_MFPL_PD3MFP_GPIO)
#define PD3MFP_EBI_AD10		NVT_PINMUX('D', 3, SYS_GPD_MFPL_PD3MFP_EBI_AD10)
#define PD3MFP_USCI0_CTL1		NVT_PINMUX('D', 3, SYS_GPD_MFPL_PD3MFP_USCI0_CTL1)
#define PD3MFP_SPI0_SS		NVT_PINMUX('D', 3, SYS_GPD_MFPL_PD3MFP_SPI0_SS)
#define PD3MFP_USCI1_CTL0		NVT_PINMUX('D', 3, SYS_GPD_MFPL_PD3MFP_USCI1_CTL0)
#define PD3MFP_SC2_PWR		NVT_PINMUX('D', 3, SYS_GPD_MFPL_PD3MFP_SC2_PWR)
#define PD3MFP_UART0_TXD		NVT_PINMUX('D', 3, SYS_GPD_MFPL_PD3MFP_UART0_TXD)
#define PD3MFP_LCD_SEG2		NVT_PINMUX('D', 3, SYS_GPD_MFPL_PD3MFP_LCD_SEG2)
#define PD4MFP_GPIO		NVT_PINMUX('D', 4, SYS_GPD_MFPL_PD4MFP_GPIO)
#define PD4MFP_USCI0_CTL0		NVT_PINMUX('D', 4, SYS_GPD_MFPL_PD4MFP_USCI0_CTL0)
#define PD4MFP_I2C1_SDA		NVT_PINMUX('D', 4, SYS_GPD_MFPL_PD4MFP_I2C1_SDA)
#define PD4MFP_SPI1_SS		NVT_PINMUX('D', 4, SYS_GPD_MFPL_PD4MFP_SPI1_SS)
#define PD4MFP_USCI1_CTL1		NVT_PINMUX('D', 4, SYS_GPD_MFPL_PD4MFP_USCI1_CTL1)
#define PD4MFP_SC1_CLK		NVT_PINMUX('D', 4, SYS_GPD_MFPL_PD4MFP_SC1_CLK)
#define PD4MFP_USB_VBUS_ST		NVT_PINMUX('D', 4, SYS_GPD_MFPL_PD4MFP_USB_VBUS_ST)
#define PD5MFP_GPIO		NVT_PINMUX('D', 5, SYS_GPD_MFPL_PD5MFP_GPIO)
#define PD5MFP_I2C1_SCL		NVT_PINMUX('D', 5, SYS_GPD_MFPL_PD5MFP_I2C1_SCL)
#define PD5MFP_SPI1_CLK		NVT_PINMUX('D', 5, SYS_GPD_MFPL_PD5MFP_SPI1_CLK)
#define PD5MFP_USCI1_DAT0		NVT_PINMUX('D', 5, SYS_GPD_MFPL_PD5MFP_USCI1_DAT0)
#define PD5MFP_SC1_DAT		NVT_PINMUX('D', 5, SYS_GPD_MFPL_PD5MFP_SC1_DAT)
#define PD6MFP_GPIO		NVT_PINMUX('D', 6, SYS_GPD_MFPL_PD6MFP_GPIO)
#define PD6MFP_UART1_RXD		NVT_PINMUX('D', 6, SYS_GPD_MFPL_PD6MFP_UART1_RXD)
#define PD6MFP_I2C0_SDA		NVT_PINMUX('D', 6, SYS_GPD_MFPL_PD6MFP_I2C0_SDA)
#define PD6MFP_SPI1_MOSI		NVT_PINMUX('D', 6, SYS_GPD_MFPL_PD6MFP_SPI1_MOSI)
#define PD6MFP_USCI1_DAT1		NVT_PINMUX('D', 6, SYS_GPD_MFPL_PD6MFP_USCI1_DAT1)
#define PD6MFP_SC1_RST		NVT_PINMUX('D', 6, SYS_GPD_MFPL_PD6MFP_SC1_RST)
#define PD6MFP_LCD_SEG13		NVT_PINMUX('D', 6, SYS_GPD_MFPL_PD6MFP_LCD_SEG13)
#define PD7MFP_GPIO		NVT_PINMUX('D', 7, SYS_GPD_MFPL_PD7MFP_GPIO)
#define PD7MFP_UART1_TXD		NVT_PINMUX('D', 7, SYS_GPD_MFPL_PD7MFP_UART1_TXD)
#define PD7MFP_I2C0_SCL		NVT_PINMUX('D', 7, SYS_GPD_MFPL_PD7MFP_I2C0_SCL)
#define PD7MFP_SPI1_MISO		NVT_PINMUX('D', 7, SYS_GPD_MFPL_PD7MFP_SPI1_MISO)
#define PD7MFP_USCI1_CLK		NVT_PINMUX('D', 7, SYS_GPD_MFPL_PD7MFP_USCI1_CLK)
#define PD7MFP_SC1_PWR		NVT_PINMUX('D', 7, SYS_GPD_MFPL_PD7MFP_SC1_PWR)
#define PD7MFP_LCD_SEG14		NVT_PINMUX('D', 7, SYS_GPD_MFPL_PD7MFP_LCD_SEG14)
#define PD8MFP_GPIO		NVT_PINMUX('D', 8, SYS_GPD_MFPH_PD8MFP_GPIO)
#define PD8MFP_EBI_AD6		NVT_PINMUX('D', 8, SYS_GPD_MFPH_PD8MFP_EBI_AD6)
#define PD8MFP_I2C2_SDA		NVT_PINMUX('D', 8, SYS_GPD_MFPH_PD8MFP_I2C2_SDA)
#define PD8MFP_LCD_COM6		NVT_PINMUX('D', 8, SYS_GPD_MFPH_PD8MFP_LCD_COM6)
#define PD8MFP_LCD_SEG41		NVT_PINMUX('D', 8, SYS_GPD_MFPH_PD8MFP_LCD_SEG41)
#define PD9MFP_GPIO		NVT_PINMUX('D', 9, SYS_GPD_MFPH_PD9MFP_GPIO)
#define PD9MFP_EBI_AD7		NVT_PINMUX('D', 9, SYS_GPD_MFPH_PD9MFP_EBI_AD7)
#define PD9MFP_I2C2_SCL		NVT_PINMUX('D', 9, SYS_GPD_MFPH_PD9MFP_I2C2_SCL)
#define PD9MFP_LCD_COM7		NVT_PINMUX('D', 9, SYS_GPD_MFPH_PD9MFP_LCD_COM7)
#define PD9MFP_LCD_SEG40		NVT_PINMUX('D', 9, SYS_GPD_MFPH_PD9MFP_LCD_SEG40)
#define PD10MFP_GPIO		NVT_PINMUX('D', 10, SYS_GPD_MFPH_PD10MFP_GPIO)
#define PD10MFP_UART1_RXD		NVT_PINMUX('D', 10, SYS_GPD_MFPH_PD10MFP_UART1_RXD)
#define PD10MFP_CAN0_RXD		NVT_PINMUX('D', 10, SYS_GPD_MFPH_PD10MFP_CAN0_RXD)
#define PD10MFP_QEI0_B		NVT_PINMUX('D', 10, SYS_GPD_MFPH_PD10MFP_QEI0_B)
#define PD10MFP_INT7		NVT_PINMUX('D', 10, SYS_GPD_MFPH_PD10MFP_INT7)
#define PD11MFP_GPIO		NVT_PINMUX('D', 11, SYS_GPD_MFPH_PD11MFP_GPIO)
#define PD11MFP_UART1_TXD		NVT_PINMUX('D', 11, SYS_GPD_MFPH_PD11MFP_UART1_TXD)
#define PD11MFP_CAN0_TXD		NVT_PINMUX('D', 11, SYS_GPD_MFPH_PD11MFP_CAN0_TXD)
#define PD11MFP_QEI0_A		NVT_PINMUX('D', 11, SYS_GPD_MFPH_PD11MFP_QEI0_A)
#define PD11MFP_INT6		NVT_PINMUX('D', 11, SYS_GPD_MFPH_PD11MFP_INT6)
#define PD12MFP_GPIO		NVT_PINMUX('D', 12, SYS_GPD_MFPH_PD12MFP_GPIO)
#define PD12MFP_UART2_RXD		NVT_PINMUX('D', 12, SYS_GPD_MFPH_PD12MFP_UART2_RXD)
#define PD12MFP_BPWM0_CH5		NVT_PINMUX('D', 12, SYS_GPD_MFPH_PD12MFP_BPWM0_CH5)
#define PD12MFP_QEI0_INDEX		NVT_PINMUX('D', 12, SYS_GPD_MFPH_PD12MFP_QEI0_INDEX)
#define PD12MFP_CLKO		NVT_PINMUX('D', 12, SYS_GPD_MFPH_PD12MFP_CLKO)
#define PD12MFP_EADC0_ST		NVT_PINMUX('D', 12, SYS_GPD_MFPH_PD12MFP_EADC0_ST)
#define PD12MFP_INT5		NVT_PINMUX('D', 12, SYS_GPD_MFPH_PD12MFP_INT5)
#define PD14MFP_GPIO		NVT_PINMUX('D', 14, SYS_GPD_MFPH_PD14MFP_GPIO)
#define PD14MFP_SPI3_I2SMCLK		NVT_PINMUX('D', 14, SYS_GPD_MFPH_PD14MFP_SPI3_I2SMCLK)
#define PD14MFP_USCI0_CTL0		NVT_PINMUX('D', 14, SYS_GPD_MFPH_PD14MFP_USCI0_CTL0)
#define PD14MFP_SPI0_I2SMCLK		NVT_PINMUX('D', 14, SYS_GPD_MFPH_PD14MFP_SPI0_I2SMCLK)
#define PD14MFP_EPWM0_CH4		NVT_PINMUX('D', 14, SYS_GPD_MFPH_PD14MFP_EPWM0_CH4)
#define PD14MFP_LCD_SEG0		NVT_PINMUX('D', 14, SYS_GPD_MFPH_PD14MFP_LCD_SEG0)
#define PE0MFP_GPIO		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_GPIO)
#define PE0MFP_EBI_AD11		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_EBI_AD11)
#define PE0MFP_QSPI0_MOSI0		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_QSPI0_MOSI0)
#define PE0MFP_SC2_CLK		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_SC2_CLK)
#define PE0MFP_I2S0_MCLK		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_I2S0_MCLK)
#define PE0MFP_SPI1_MOSI		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_SPI1_MOSI)
#define PE0MFP_UART3_RXD		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_UART3_RXD)
#define PE0MFP_I2C1_SDA		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_I2C1_SDA)
#define PE0MFP_LCD_SEG5		NVT_PINMUX('E', 0, SYS_GPE_MFPL_PE0MFP_LCD_SEG5)
#define PE1MFP_GPIO		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_GPIO)
#define PE1MFP_EBI_AD10		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_EBI_AD10)
#define PE1MFP_QSPI0_MISO0		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_QSPI0_MISO0)
#define PE1MFP_SC2_DAT		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_SC2_DAT)
#define PE1MFP_I2S0_BCLK		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_I2S0_BCLK)
#define PE1MFP_SPI1_MISO		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_SPI1_MISO)
#define PE1MFP_UART3_TXD		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_UART3_TXD)
#define PE1MFP_I2C1_SCL		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_I2C1_SCL)
#define PE1MFP_LCD_SEG6		NVT_PINMUX('E', 1, SYS_GPE_MFPL_PE1MFP_LCD_SEG6)
#define PE2MFP_GPIO		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_GPIO)
#define PE2MFP_EBI_ALE		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_EBI_ALE)
#define PE2MFP_SD0_DAT0		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_SD0_DAT0)
#define PE2MFP_SPI3_MOSI		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_SPI3_MOSI)
#define PE2MFP_SC0_CLK		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_SC0_CLK)
#define PE2MFP_USCI0_CLK		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_USCI0_CLK)
#define PE2MFP_QEI0_B		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_QEI0_B)
#define PE2MFP_EPWM0_CH5		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_EPWM0_CH5)
#define PE2MFP_BPWM0_CH0		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_BPWM0_CH0)
#define PE2MFP_LCD_SEG7		NVT_PINMUX('E', 2, SYS_GPE_MFPL_PE2MFP_LCD_SEG7)
#define PE3MFP_GPIO		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_GPIO)
#define PE3MFP_EBI_MCLK		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_EBI_MCLK)
#define PE3MFP_SD0_DAT1		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_SD0_DAT1)
#define PE3MFP_SPI3_MISO		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_SPI3_MISO)
#define PE3MFP_SC0_DAT		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_SC0_DAT)
#define PE3MFP_USCI0_DAT0		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_USCI0_DAT0)
#define PE3MFP_QEI0_A		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_QEI0_A)
#define PE3MFP_EPWM0_CH4		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_EPWM0_CH4)
#define PE3MFP_BPWM0_CH1		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_BPWM0_CH1)
#define PE3MFP_LCD_SEG8		NVT_PINMUX('E', 3, SYS_GPE_MFPL_PE3MFP_LCD_SEG8)
#define PE4MFP_GPIO		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_GPIO)
#define PE4MFP_SD0_DAT2		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_SD0_DAT2)
#define PE4MFP_SPI3_CLK		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_SPI3_CLK)
#define PE4MFP_SC0_RST		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_SC0_RST)
#define PE4MFP_USCI0_DAT1		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_USCI0_DAT1)
#define PE4MFP_QEI0_INDEX		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_QEI0_INDEX)
#define PE4MFP_EPWM0_CH3		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_EPWM0_CH3)
#define PE4MFP_BPWM0_CH2		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_BPWM0_CH2)
#define PE4MFP_LCD_SEG9		NVT_PINMUX('E', 4, SYS_GPE_MFPL_PE4MFP_LCD_SEG9)
#define PE5MFP_GPIO		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_GPIO)
#define PE5MFP_SD0_DAT3		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_SD0_DAT3)
#define PE5MFP_SPI3_SS		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_SPI3_SS)
#define PE5MFP_SC0_PWR		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_SC0_PWR)
#define PE5MFP_USCI0_CTL1		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_USCI0_CTL1)
#define PE5MFP_QEI1_B		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_QEI1_B)
#define PE5MFP_EPWM0_CH2		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_EPWM0_CH2)
#define PE5MFP_BPWM0_CH3		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_BPWM0_CH3)
#define PE5MFP_LCD_SEG10		NVT_PINMUX('E', 5, SYS_GPE_MFPL_PE5MFP_LCD_SEG10)
#define PE6MFP_GPIO		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_GPIO)
#define PE6MFP_SD0_CLK		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_SD0_CLK)
#define PE6MFP_SPI3_I2SMCLK		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_SPI3_I2SMCLK)
#define PE6MFP_USCI0_CTL0		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_USCI0_CTL0)
#define PE6MFP_UART5_RXD		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_UART5_RXD)
#define PE6MFP_QEI1_A		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_QEI1_A)
#define PE6MFP_EPWM0_CH1		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_EPWM0_CH1)
#define PE6MFP_BPWM0_CH4		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_BPWM0_CH4)
#define PE6MFP_LCD_SEG11		NVT_PINMUX('E', 6, SYS_GPE_MFPL_PE6MFP_LCD_SEG11)
#define PE7MFP_GPIO		NVT_PINMUX('E', 7, SYS_GPE_MFPL_PE7MFP_GPIO)
#define PE7MFP_SD0_CMD		NVT_PINMUX('E', 7, SYS_GPE_MFPL_PE7MFP_SD0_CMD)
#define PE7MFP_UART5_TXD		NVT_PINMUX('E', 7, SYS_GPE_MFPL_PE7MFP_UART5_TXD)
#define PE7MFP_QEI1_INDEX		NVT_PINMUX('E', 7, SYS_GPE_MFPL_PE7MFP_QEI1_INDEX)
#define PE7MFP_EPWM0_CH0		NVT_PINMUX('E', 7, SYS_GPE_MFPL_PE7MFP_EPWM0_CH0)
#define PE7MFP_BPWM0_CH5		NVT_PINMUX('E', 7, SYS_GPE_MFPL_PE7MFP_BPWM0_CH5)
#define PE7MFP_LCD_SEG12		NVT_PINMUX('E', 7, SYS_GPE_MFPL_PE7MFP_LCD_SEG12)
#define PE8MFP_GPIO		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_GPIO)
#define PE8MFP_EBI_ADR10		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_EBI_ADR10)
#define PE8MFP_I2S0_BCLK		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_I2S0_BCLK)
#define PE8MFP_SPI2_CLK		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_SPI2_CLK)
#define PE8MFP_USCI1_CTL1		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_USCI1_CTL1)
#define PE8MFP_UART2_TXD		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_UART2_TXD)
#define PE8MFP_EPWM0_CH0		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_EPWM0_CH0)
#define PE8MFP_EPWM0_BRAKE0		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_EPWM0_BRAKE0)
#define PE8MFP_ECAP0_IC0		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_ECAP0_IC0)
#define PE8MFP_TRACE_DATA3		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_TRACE_DATA3)
#define PE8MFP_LCD_SEG32		NVT_PINMUX('E', 8, SYS_GPE_MFPH_PE8MFP_LCD_SEG32)
#define PE9MFP_GPIO		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_GPIO)
#define PE9MFP_EBI_ADR11		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_EBI_ADR11)
#define PE9MFP_I2S0_MCLK		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_I2S0_MCLK)
#define PE9MFP_SPI2_MISO		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_SPI2_MISO)
#define PE9MFP_USCI1_CTL0		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_USCI1_CTL0)
#define PE9MFP_UART2_RXD		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_UART2_RXD)
#define PE9MFP_EPWM0_CH1		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_EPWM0_CH1)
#define PE9MFP_EPWM0_BRAKE1		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_EPWM0_BRAKE1)
#define PE9MFP_ECAP0_IC1		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_ECAP0_IC1)
#define PE9MFP_TRACE_DATA2		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_TRACE_DATA2)
#define PE9MFP_LCD_SEG31		NVT_PINMUX('E', 9, SYS_GPE_MFPH_PE9MFP_LCD_SEG31)
#define PE10MFP_GPIO		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_GPIO)
#define PE10MFP_EBI_ADR12		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_EBI_ADR12)
#define PE10MFP_I2S0_DI		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_I2S0_DI)
#define PE10MFP_SPI2_MOSI		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_SPI2_MOSI)
#define PE10MFP_USCI1_DAT0		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_USCI1_DAT0)
#define PE10MFP_UART3_TXD		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_UART3_TXD)
#define PE10MFP_EPWM0_CH2		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_EPWM0_CH2)
#define PE10MFP_EPWM1_BRAKE0		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_EPWM1_BRAKE0)
#define PE10MFP_ECAP0_IC2		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_ECAP0_IC2)
#define PE10MFP_TRACE_DATA1		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_TRACE_DATA1)
#define PE10MFP_LCD_SEG30		NVT_PINMUX('E', 10, SYS_GPE_MFPH_PE10MFP_LCD_SEG30)
#define PE11MFP_GPIO		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_GPIO)
#define PE11MFP_EBI_ADR13		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_EBI_ADR13)
#define PE11MFP_I2S0_DO		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_I2S0_DO)
#define PE11MFP_SPI2_SS		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_SPI2_SS)
#define PE11MFP_USCI1_DAT1		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_USCI1_DAT1)
#define PE11MFP_UART3_RXD		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_UART3_RXD)
#define PE11MFP_EPWM0_CH3		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_EPWM0_CH3)
#define PE11MFP_EPWM1_BRAKE1		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_EPWM1_BRAKE1)
#define PE11MFP_ECAP1_IC2		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_ECAP1_IC2)
#define PE11MFP_TRACE_DATA0		NVT_PINMUX('E', 11, SYS_GPE_MFPH_PE11MFP_TRACE_DATA0)
#define PE12MFP_GPIO		NVT_PINMUX('E', 12, SYS_GPE_MFPH_PE12MFP_GPIO)
#define PE12MFP_EBI_ADR14		NVT_PINMUX('E', 12, SYS_GPE_MFPH_PE12MFP_EBI_ADR14)
#define PE12MFP_I2S0_LRCK		NVT_PINMUX('E', 12, SYS_GPE_MFPH_PE12MFP_I2S0_LRCK)
#define PE12MFP_SPI2_I2SMCLK		NVT_PINMUX('E', 12, SYS_GPE_MFPH_PE12MFP_SPI2_I2SMCLK)
#define PE12MFP_USCI1_CLK		NVT_PINMUX('E', 12, SYS_GPE_MFPH_PE12MFP_USCI1_CLK)
#define PE12MFP_EPWM0_CH4		NVT_PINMUX('E', 12, SYS_GPE_MFPH_PE12MFP_EPWM0_CH4)
#define PE12MFP_ECAP1_IC1		NVT_PINMUX('E', 12, SYS_GPE_MFPH_PE12MFP_ECAP1_IC1)
#define PE12MFP_TRACE_CLK		NVT_PINMUX('E', 12, SYS_GPE_MFPH_PE12MFP_TRACE_CLK)
#define PE13MFP_GPIO		NVT_PINMUX('E', 13, SYS_GPE_MFPH_PE13MFP_GPIO)
#define PE13MFP_EBI_ADR15		NVT_PINMUX('E', 13, SYS_GPE_MFPH_PE13MFP_EBI_ADR15)
#define PE13MFP_I2C0_SCL		NVT_PINMUX('E', 13, SYS_GPE_MFPH_PE13MFP_I2C0_SCL)
#define PE13MFP_UART1_TXD		NVT_PINMUX('E', 13, SYS_GPE_MFPH_PE13MFP_UART1_TXD)
#define PE13MFP_EPWM0_CH5		NVT_PINMUX('E', 13, SYS_GPE_MFPH_PE13MFP_EPWM0_CH5)
#define PE13MFP_EPWM1_CH0		NVT_PINMUX('E', 13, SYS_GPE_MFPH_PE13MFP_EPWM1_CH0)
#define PE13MFP_BPWM1_CH5		NVT_PINMUX('E', 13, SYS_GPE_MFPH_PE13MFP_BPWM1_CH5)
#define PE13MFP_ECAP1_IC0		NVT_PINMUX('E', 13, SYS_GPE_MFPH_PE13MFP_ECAP1_IC0)
#define PE14MFP_GPIO		NVT_PINMUX('E', 14, SYS_GPE_MFPH_PE14MFP_GPIO)
#define PE14MFP_EBI_AD8		NVT_PINMUX('E', 14, SYS_GPE_MFPH_PE14MFP_EBI_AD8)
#define PE14MFP_UART2_TXD		NVT_PINMUX('E', 14, SYS_GPE_MFPH_PE14MFP_UART2_TXD)
#define PE14MFP_CAN0_TXD		NVT_PINMUX('E', 14, SYS_GPE_MFPH_PE14MFP_CAN0_TXD)
#define PE14MFP_LCD_SEG23		NVT_PINMUX('E', 14, SYS_GPE_MFPH_PE14MFP_LCD_SEG23)
#define PE15MFP_GPIO		NVT_PINMUX('E', 15, SYS_GPE_MFPH_PE15MFP_GPIO)
#define PE15MFP_EBI_AD9		NVT_PINMUX('E', 15, SYS_GPE_MFPH_PE15MFP_EBI_AD9)
#define PE15MFP_UART2_RXD		NVT_PINMUX('E', 15, SYS_GPE_MFPH_PE15MFP_UART2_RXD)
#define PE15MFP_CAN0_RXD		NVT_PINMUX('E', 15, SYS_GPE_MFPH_PE15MFP_CAN0_RXD)
#define PE15MFP_LCD_SEG22		NVT_PINMUX('E', 15, SYS_GPE_MFPH_PE15MFP_LCD_SEG22)
#define PF0MFP_GPIO		NVT_PINMUX('F', 0, SYS_GPF_MFPL_PF0MFP_GPIO)
#define PF0MFP_UART1_TXD		NVT_PINMUX('F', 0, SYS_GPF_MFPL_PF0MFP_UART1_TXD)
#define PF0MFP_I2C1_SCL		NVT_PINMUX('F', 0, SYS_GPF_MFPL_PF0MFP_I2C1_SCL)
#define PF0MFP_UART0_TXD		NVT_PINMUX('F', 0, SYS_GPF_MFPL_PF0MFP_UART0_TXD)
#define PF0MFP_BPWM1_CH0		NVT_PINMUX('F', 0, SYS_GPF_MFPL_PF0MFP_BPWM1_CH0)
#define PF0MFP_ICE_DAT		NVT_PINMUX('F', 0, SYS_GPF_MFPL_PF0MFP_ICE_DAT)
#define PF1MFP_GPIO		NVT_PINMUX('F', 1, SYS_GPF_MFPL_PF1MFP_GPIO)
#define PF1MFP_UART1_RXD		NVT_PINMUX('F', 1, SYS_GPF_MFPL_PF1MFP_UART1_RXD)
#define PF1MFP_I2C1_SDA		NVT_PINMUX('F', 1, SYS_GPF_MFPL_PF1MFP_I2C1_SDA)
#define PF1MFP_UART0_RXD		NVT_PINMUX('F', 1, SYS_GPF_MFPL_PF1MFP_UART0_RXD)
#define PF1MFP_BPWM1_CH1		NVT_PINMUX('F', 1, SYS_GPF_MFPL_PF1MFP_BPWM1_CH1)
#define PF1MFP_ICE_CLK		NVT_PINMUX('F', 1, SYS_GPF_MFPL_PF1MFP_ICE_CLK)
#define PF2MFP_GPIO		NVT_PINMUX('F', 2, SYS_GPF_MFPL_PF2MFP_GPIO)
#define PF2MFP_UART0_RXD		NVT_PINMUX('F', 2, SYS_GPF_MFPL_PF2MFP_UART0_RXD)
#define PF2MFP_I2C0_SDA		NVT_PINMUX('F', 2, SYS_GPF_MFPL_PF2MFP_I2C0_SDA)
#define PF2MFP_QSPI0_CLK		NVT_PINMUX('F', 2, SYS_GPF_MFPL_PF2MFP_QSPI0_CLK)
#define PF2MFP_XT1_OUT		NVT_PINMUX('F', 2, SYS_GPF_MFPL_PF2MFP_XT1_OUT)
#define PF2MFP_BPWM1_CH1		NVT_PINMUX('F', 2, SYS_GPF_MFPL_PF2MFP_BPWM1_CH1)
#define PF3MFP_GPIO		NVT_PINMUX('F', 3, SYS_GPF_MFPL_PF3MFP_GPIO)
#define PF3MFP_UART0_TXD		NVT_PINMUX('F', 3, SYS_GPF_MFPL_PF3MFP_UART0_TXD)
#define PF3MFP_I2C0_SCL		NVT_PINMUX('F', 3, SYS_GPF_MFPL_PF3MFP_I2C0_SCL)
#define PF3MFP_XT1_IN		NVT_PINMUX('F', 3, SYS_GPF_MFPL_PF3MFP_XT1_IN)
#define PF3MFP_BPWM1_CH0		NVT_PINMUX('F', 3, SYS_GPF_MFPL_PF3MFP_BPWM1_CH0)
#define PF4MFP_GPIO		NVT_PINMUX('F', 4, SYS_GPF_MFPL_PF4MFP_GPIO)
#define PF4MFP_UART2_TXD		NVT_PINMUX('F', 4, SYS_GPF_MFPL_PF4MFP_UART2_TXD)
#define PF4MFP_EPWM0_CH1		NVT_PINMUX('F', 4, SYS_GPF_MFPL_PF4MFP_EPWM0_CH1)
#define PF4MFP_BPWM0_CH5		NVT_PINMUX('F', 4, SYS_GPF_MFPL_PF4MFP_BPWM0_CH5)
#define PF4MFP_X32_OUT		NVT_PINMUX('F', 4, SYS_GPF_MFPL_PF4MFP_X32_OUT)
#define PF5MFP_GPIO		NVT_PINMUX('F', 5, SYS_GPF_MFPL_PF5MFP_GPIO)
#define PF5MFP_UART2_RXD		NVT_PINMUX('F', 5, SYS_GPF_MFPL_PF5MFP_UART2_RXD)
#define PF5MFP_EPWM0_CH0		NVT_PINMUX('F', 5, SYS_GPF_MFPL_PF5MFP_EPWM0_CH0)
#define PF5MFP_BPWM0_CH4		NVT_PINMUX('F', 5, SYS_GPF_MFPL_PF5MFP_BPWM0_CH4)
#define PF5MFP_EPWM0_SYNC_OUT		NVT_PINMUX('F', 5, SYS_GPF_MFPL_PF5MFP_EPWM0_SYNC_OUT)
#define PF5MFP_X32_IN		NVT_PINMUX('F', 5, SYS_GPF_MFPL_PF5MFP_X32_IN)
#define PF5MFP_EADC0_ST		NVT_PINMUX('F', 5, SYS_GPF_MFPL_PF5MFP_EADC0_ST)
#define PF6MFP_GPIO		NVT_PINMUX('F', 6, SYS_GPF_MFPL_PF6MFP_GPIO)
#define PF6MFP_EBI_ADR19		NVT_PINMUX('F', 6, SYS_GPF_MFPL_PF6MFP_EBI_ADR19)
#define PF6MFP_SC0_CLK		NVT_PINMUX('F', 6, SYS_GPF_MFPL_PF6MFP_SC0_CLK)
#define PF6MFP_I2S0_LRCK		NVT_PINMUX('F', 6, SYS_GPF_MFPL_PF6MFP_I2S0_LRCK)
#define PF6MFP_SPI0_MOSI		NVT_PINMUX('F', 6, SYS_GPF_MFPL_PF6MFP_SPI0_MOSI)
#define PF6MFP_UART4_RXD		NVT_PINMUX('F', 6, SYS_GPF_MFPL_PF6MFP_UART4_RXD)
#define PF6MFP_SPI3_I2SMCLK		NVT_PINMUX('F', 6, SYS_GPF_MFPL_PF6MFP_SPI3_I2SMCLK)
#define PF6MFP_TAMPER0		NVT_PINMUX('F', 6, SYS_GPF_MFPL_PF6MFP_TAMPER0)
#define PF7MFP_GPIO		NVT_PINMUX('F', 7, SYS_GPF_MFPL_PF7MFP_GPIO)
#define PF7MFP_EBI_ADR18		NVT_PINMUX('F', 7, SYS_GPF_MFPL_PF7MFP_EBI_ADR18)
#define PF7MFP_SC0_DAT		NVT_PINMUX('F', 7, SYS_GPF_MFPL_PF7MFP_SC0_DAT)
#define PF7MFP_I2S0_DO		NVT_PINMUX('F', 7, SYS_GPF_MFPL_PF7MFP_I2S0_DO)
#define PF7MFP_SPI0_MISO		NVT_PINMUX('F', 7, SYS_GPF_MFPL_PF7MFP_SPI0_MISO)
#define PF7MFP_UART4_TXD		NVT_PINMUX('F', 7, SYS_GPF_MFPL_PF7MFP_UART4_TXD)
#define PF7MFP_TAMPER1		NVT_PINMUX('F', 7, SYS_GPF_MFPL_PF7MFP_TAMPER1)
#define PF8MFP_GPIO		NVT_PINMUX('F', 8, SYS_GPF_MFPH_PF8MFP_GPIO)
#define PF8MFP_EBI_ADR17		NVT_PINMUX('F', 8, SYS_GPF_MFPH_PF8MFP_EBI_ADR17)
#define PF8MFP_SC0_RST		NVT_PINMUX('F', 8, SYS_GPF_MFPH_PF8MFP_SC0_RST)
#define PF8MFP_I2S0_DI		NVT_PINMUX('F', 8, SYS_GPF_MFPH_PF8MFP_I2S0_DI)
#define PF8MFP_SPI0_CLK		NVT_PINMUX('F', 8, SYS_GPF_MFPH_PF8MFP_SPI0_CLK)
#define PF8MFP_TAMPER2		NVT_PINMUX('F', 8, SYS_GPF_MFPH_PF8MFP_TAMPER2)
#define PF9MFP_GPIO		NVT_PINMUX('F', 9, SYS_GPF_MFPH_PF9MFP_GPIO)
#define PF9MFP_EBI_ADR16		NVT_PINMUX('F', 9, SYS_GPF_MFPH_PF9MFP_EBI_ADR16)
#define PF9MFP_SC0_PWR		NVT_PINMUX('F', 9, SYS_GPF_MFPH_PF9MFP_SC0_PWR)
#define PF9MFP_I2S0_MCLK		NVT_PINMUX('F', 9, SYS_GPF_MFPH_PF9MFP_I2S0_MCLK)
#define PF9MFP_SPI0_SS		NVT_PINMUX('F', 9, SYS_GPF_MFPH_PF9MFP_SPI0_SS)
#define PF9MFP_TAMPER3		NVT_PINMUX('F', 9, SYS_GPF_MFPH_PF9MFP_TAMPER3)
#define PF10MFP_GPIO		NVT_PINMUX('F', 10, SYS_GPF_MFPH_PF10MFP_GPIO)
#define PF10MFP_EBI_ADR15		NVT_PINMUX('F', 10, SYS_GPF_MFPH_PF10MFP_EBI_ADR15)
#define PF10MFP_I2S0_BCLK		NVT_PINMUX('F', 10, SYS_GPF_MFPH_PF10MFP_I2S0_BCLK)
#define PF10MFP_SPI0_I2SMCLK		NVT_PINMUX('F', 10, SYS_GPF_MFPH_PF10MFP_SPI0_I2SMCLK)
#define PF10MFP_UART5_RXD		NVT_PINMUX('F', 10, SYS_GPF_MFPH_PF10MFP_UART5_RXD)
#define PF10MFP_TAMPER4		NVT_PINMUX('F', 10, SYS_GPF_MFPH_PF10MFP_TAMPER4)
#define PF11MFP_GPIO		NVT_PINMUX('F', 11, SYS_GPF_MFPH_PF11MFP_GPIO)
#define PF11MFP_EBI_ADR14		NVT_PINMUX('F', 11, SYS_GPF_MFPH_PF11MFP_EBI_ADR14)
#define PF11MFP_SPI2_MOSI		NVT_PINMUX('F', 11, SYS_GPF_MFPH_PF11MFP_SPI2_MOSI)
#define PF11MFP_UART5_TXD		NVT_PINMUX('F', 11, SYS_GPF_MFPH_PF11MFP_UART5_TXD)
#define PF11MFP_TAMPER5		NVT_PINMUX('F', 11, SYS_GPF_MFPH_PF11MFP_TAMPER5)
#define PF11MFP_TM5		NVT_PINMUX('F', 11, SYS_GPF_MFPH_PF11MFP_TM5)
#define PF11MFP_TM3		NVT_PINMUX('F', 11, SYS_GPF_MFPH_PF11MFP_TM3)
#define PG2MFP_GPIO		NVT_PINMUX('G', 2, SYS_GPG_MFPL_PG2MFP_GPIO)
#define PG2MFP_EBI_ADR11		NVT_PINMUX('G', 2, SYS_GPG_MFPL_PG2MFP_EBI_ADR11)
#define PG2MFP_SPI2_SS		NVT_PINMUX('G', 2, SYS_GPG_MFPL_PG2MFP_SPI2_SS)
#define PG2MFP_I2C0_SMBAL		NVT_PINMUX('G', 2, SYS_GPG_MFPL_PG2MFP_I2C0_SMBAL)
#define PG2MFP_I2C1_SCL		NVT_PINMUX('G', 2, SYS_GPG_MFPL_PG2MFP_I2C1_SCL)
#define PG2MFP_TM0		NVT_PINMUX('G', 2, SYS_GPG_MFPL_PG2MFP_TM0)
#define PG2MFP_LCD_SEG39		NVT_PINMUX('G', 2, SYS_GPG_MFPL_PG2MFP_LCD_SEG39)
#define PG3MFP_GPIO		NVT_PINMUX('G', 3, SYS_GPG_MFPL_PG3MFP_GPIO)
#define PG3MFP_EBI_ADR12		NVT_PINMUX('G', 3, SYS_GPG_MFPL_PG3MFP_EBI_ADR12)
#define PG3MFP_SPI2_CLK		NVT_PINMUX('G', 3, SYS_GPG_MFPL_PG3MFP_SPI2_CLK)
#define PG3MFP_I2C0_SMBSUS		NVT_PINMUX('G', 3, SYS_GPG_MFPL_PG3MFP_I2C0_SMBSUS)
#define PG3MFP_I2C1_SDA		NVT_PINMUX('G', 3, SYS_GPG_MFPL_PG3MFP_I2C1_SDA)
#define PG3MFP_TM1		NVT_PINMUX('G', 3, SYS_GPG_MFPL_PG3MFP_TM1)
#define PG3MFP_LCD_SEG38		NVT_PINMUX('G', 3, SYS_GPG_MFPL_PG3MFP_LCD_SEG38)
#define PG4MFP_GPIO		NVT_PINMUX('G', 4, SYS_GPG_MFPL_PG4MFP_GPIO)
#define PG4MFP_EBI_ADR13		NVT_PINMUX('G', 4, SYS_GPG_MFPL_PG4MFP_EBI_ADR13)
#define PG4MFP_SPI2_MISO		NVT_PINMUX('G', 4, SYS_GPG_MFPL_PG4MFP_SPI2_MISO)
#define PG4MFP_TM4		NVT_PINMUX('G', 4, SYS_GPG_MFPL_PG4MFP_TM4)
#define PG4MFP_TM2		NVT_PINMUX('G', 4, SYS_GPG_MFPL_PG4MFP_TM2)
#define PG4MFP_LCD_SEG37		NVT_PINMUX('G', 4, SYS_GPG_MFPL_PG4MFP_LCD_SEG37)
#define PG9MFP_GPIO		NVT_PINMUX('G', 9, SYS_GPG_MFPH_PG9MFP_GPIO)
#define PG9MFP_EBI_AD0		NVT_PINMUX('G', 9, SYS_GPG_MFPH_PG9MFP_EBI_AD0)
#define PG9MFP_BPWM0_CH5		NVT_PINMUX('G', 9, SYS_GPG_MFPH_PG9MFP_BPWM0_CH5)
#define PG9MFP_LCD_SEG21		NVT_PINMUX('G', 9, SYS_GPG_MFPH_PG9MFP_LCD_SEG21)
#define PG10MFP_GPIO		NVT_PINMUX('G', 10, SYS_GPG_MFPH_PG10MFP_GPIO)
#define PG10MFP_EBI_AD1		NVT_PINMUX('G', 10, SYS_GPG_MFPH_PG10MFP_EBI_AD1)
#define PG10MFP_BPWM0_CH4		NVT_PINMUX('G', 10, SYS_GPG_MFPH_PG10MFP_BPWM0_CH4)
#define PG10MFP_LCD_SEG20		NVT_PINMUX('G', 10, SYS_GPG_MFPH_PG10MFP_LCD_SEG20)
#define PG11MFP_GPIO		NVT_PINMUX('G', 11, SYS_GPG_MFPH_PG11MFP_GPIO)
#define PG11MFP_EBI_AD2		NVT_PINMUX('G', 11, SYS_GPG_MFPH_PG11MFP_EBI_AD2)
#define PG11MFP_BPWM0_CH3		NVT_PINMUX('G', 11, SYS_GPG_MFPH_PG11MFP_BPWM0_CH3)
#define PG11MFP_LCD_SEG19		NVT_PINMUX('G', 11, SYS_GPG_MFPH_PG11MFP_LCD_SEG19)
#define PG12MFP_GPIO		NVT_PINMUX('G', 12, SYS_GPG_MFPH_PG12MFP_GPIO)
#define PG12MFP_EBI_AD3		NVT_PINMUX('G', 12, SYS_GPG_MFPH_PG12MFP_EBI_AD3)
#define PG12MFP_BPWM0_CH2		NVT_PINMUX('G', 12, SYS_GPG_MFPH_PG12MFP_BPWM0_CH2)
#define PG12MFP_LCD_SEG18		NVT_PINMUX('G', 12, SYS_GPG_MFPH_PG12MFP_LCD_SEG18)
#define PG13MFP_GPIO		NVT_PINMUX('G', 13, SYS_GPG_MFPH_PG13MFP_GPIO)
#define PG13MFP_EBI_AD4		NVT_PINMUX('G', 13, SYS_GPG_MFPH_PG13MFP_EBI_AD4)
#define PG13MFP_BPWM0_CH1		NVT_PINMUX('G', 13, SYS_GPG_MFPH_PG13MFP_BPWM0_CH1)
#define PG13MFP_LCD_SEG17		NVT_PINMUX('G', 13, SYS_GPG_MFPH_PG13MFP_LCD_SEG17)
#define PG14MFP_GPIO		NVT_PINMUX('G', 14, SYS_GPG_MFPH_PG14MFP_GPIO)
#define PG14MFP_EBI_AD5		NVT_PINMUX('G', 14, SYS_GPG_MFPH_PG14MFP_EBI_AD5)
#define PG14MFP_BPWM0_CH0		NVT_PINMUX('G', 14, SYS_GPG_MFPH_PG14MFP_BPWM0_CH0)
#define PG14MFP_LCD_SEG16		NVT_PINMUX('G', 14, SYS_GPG_MFPH_PG14MFP_LCD_SEG16)
#define PG15MFP_GPIO		NVT_PINMUX('G', 15, SYS_GPG_MFPH_PG15MFP_GPIO)
#define PG15MFP_LCD_SEG15		NVT_PINMUX('G', 15, SYS_GPG_MFPH_PG15MFP_LCD_SEG15)
#define PG15MFP_CLKO		NVT_PINMUX('G', 15, SYS_GPG_MFPH_PG15MFP_CLKO)
#define PG15MFP_EADC0_ST		NVT_PINMUX('G', 15, SYS_GPG_MFPH_PG15MFP_EADC0_ST)
#define PH4MFP_GPIO		NVT_PINMUX('H', 4, SYS_GPH_MFPL_PH4MFP_GPIO)
#define PH4MFP_EBI_ADR3		NVT_PINMUX('H', 4, SYS_GPH_MFPL_PH4MFP_EBI_ADR3)
#define PH4MFP_SPI1_MISO		NVT_PINMUX('H', 4, SYS_GPH_MFPL_PH4MFP_SPI1_MISO)
#define PH4MFP_LCD_SEG36		NVT_PINMUX('H', 4, SYS_GPH_MFPL_PH4MFP_LCD_SEG36)
#define PH5MFP_GPIO		NVT_PINMUX('H', 5, SYS_GPH_MFPL_PH5MFP_GPIO)
#define PH5MFP_EBI_ADR2		NVT_PINMUX('H', 5, SYS_GPH_MFPL_PH5MFP_EBI_ADR2)
#define PH5MFP_SPI1_MOSI		NVT_PINMUX('H', 5, SYS_GPH_MFPL_PH5MFP_SPI1_MOSI)
#define PH5MFP_LCD_SEG35		NVT_PINMUX('H', 5, SYS_GPH_MFPL_PH5MFP_LCD_SEG35)
#define PH6MFP_GPIO		NVT_PINMUX('H', 6, SYS_GPH_MFPL_PH6MFP_GPIO)
#define PH6MFP_EBI_ADR1		NVT_PINMUX('H', 6, SYS_GPH_MFPL_PH6MFP_EBI_ADR1)
#define PH6MFP_SPI1_CLK		NVT_PINMUX('H', 6, SYS_GPH_MFPL_PH6MFP_SPI1_CLK)
#define PH6MFP_LCD_SEG34		NVT_PINMUX('H', 6, SYS_GPH_MFPL_PH6MFP_LCD_SEG34)
#define PH7MFP_GPIO		NVT_PINMUX('H', 7, SYS_GPH_MFPL_PH7MFP_GPIO)
#define PH7MFP_EBI_ADR0		NVT_PINMUX('H', 7, SYS_GPH_MFPL_PH7MFP_EBI_ADR0)
#define PH7MFP_SPI1_SS		NVT_PINMUX('H', 7, SYS_GPH_MFPL_PH7MFP_SPI1_SS)
#define PH7MFP_LCD_SEG33		NVT_PINMUX('H', 7, SYS_GPH_MFPL_PH7MFP_LCD_SEG33)
#define PH8MFP_GPIO		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_GPIO)
#define PH8MFP_EBI_AD12		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_EBI_AD12)
#define PH8MFP_QSPI0_CLK		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_QSPI0_CLK)
#define PH8MFP_SC2_PWR		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_SC2_PWR)
#define PH8MFP_I2S0_DI		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_I2S0_DI)
#define PH8MFP_SPI1_CLK		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_SPI1_CLK)
#define PH8MFP_I2C1_SMBAL		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_I2C1_SMBAL)
#define PH8MFP_I2C2_SCL		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_I2C2_SCL)
#define PH8MFP_UART1_TXD		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_UART1_TXD)
#define PH8MFP_LCD_SEG4		NVT_PINMUX('H', 8, SYS_GPH_MFPH_PH8MFP_LCD_SEG4)
#define PH9MFP_GPIO		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_GPIO)
#define PH9MFP_EBI_AD13		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_EBI_AD13)
#define PH9MFP_QSPI0_SS		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_QSPI0_SS)
#define PH9MFP_SC2_RST		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_SC2_RST)
#define PH9MFP_I2S0_DO		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_I2S0_DO)
#define PH9MFP_SPI1_SS		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_SPI1_SS)
#define PH9MFP_I2C1_SMBSUS		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_I2C1_SMBSUS)
#define PH9MFP_I2C2_SDA		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_I2C2_SDA)
#define PH9MFP_UART1_RXD		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_UART1_RXD)
#define PH9MFP_LCD_SEG3		NVT_PINMUX('H', 9, SYS_GPH_MFPH_PH9MFP_LCD_SEG3)
#define PH10MFP_GPIO		NVT_PINMUX('H', 10, SYS_GPH_MFPH_PH10MFP_GPIO)
#define PH10MFP_EBI_AD14		NVT_PINMUX('H', 10, SYS_GPH_MFPH_PH10MFP_EBI_AD14)
#define PH10MFP_QSPI0_MISO1		NVT_PINMUX('H', 10, SYS_GPH_MFPH_PH10MFP_QSPI0_MISO1)
#define PH10MFP_I2S0_LRCK		NVT_PINMUX('H', 10, SYS_GPH_MFPH_PH10MFP_I2S0_LRCK)
#define PH10MFP_SPI1_I2SMCLK		NVT_PINMUX('H', 10, SYS_GPH_MFPH_PH10MFP_SPI1_I2SMCLK)
#define PH10MFP_UART4_TXD		NVT_PINMUX('H', 10, SYS_GPH_MFPH_PH10MFP_UART4_TXD)
#define PH10MFP_UART0_TXD		NVT_PINMUX('H', 10, SYS_GPH_MFPH_PH10MFP_UART0_TXD)
#define PH10MFP_LCD_SEG2		NVT_PINMUX('H', 10, SYS_GPH_MFPH_PH10MFP_LCD_SEG2)
#define PH11MFP_GPIO		NVT_PINMUX('H', 11, SYS_GPH_MFPH_PH11MFP_GPIO)
#define PH11MFP_EBI_AD15		NVT_PINMUX('H', 11, SYS_GPH_MFPH_PH11MFP_EBI_AD15)
#define PH11MFP_QSPI0_MOSI1		NVT_PINMUX('H', 11, SYS_GPH_MFPH_PH11MFP_QSPI0_MOSI1)
#define PH11MFP_UART4_RXD		NVT_PINMUX('H', 11, SYS_GPH_MFPH_PH11MFP_UART4_RXD)
#define PH11MFP_UART0_RXD		NVT_PINMUX('H', 11, SYS_GPH_MFPH_PH11MFP_UART0_RXD)
#define PH11MFP_EPWM0_CH5		NVT_PINMUX('H', 11, SYS_GPH_MFPH_PH11MFP_EPWM0_CH5)
#define PH11MFP_LCD_SEG1		NVT_PINMUX('H', 11, SYS_GPH_MFPH_PH11MFP_LCD_SEG1)
