5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -o dly_assign2.cdd -v dly_assign2.v
3 0 main main dly_assign2.v 1 28
2 1 7 50008 1 0 20004 0 0 1 1 0
2 2 7 10001 0 1 400 0 0 a
2 3 7 10008 1 37 1006 1 2
2 4 8 c000f 1 0 20004 0 0 1 1 0
2 5 8 80008 0 1 400 0 0 d
2 6 8 8000f 1 37 6 4 5
2 7 9 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 8 9 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 9 9 10002 2 2c 2000a 7 8 32 0 aa aa aa aa aa aa aa aa
2 10 10 140014 1 1 18 0 0 c
2 11 10 110011 1 1 8 0 0 b
2 12 10 110011 0 2a 20000 0 0 1 0 2
2 13 10 110011 1 29 20000 11 12 1 0 2
2 14 10 c000c 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 15 10 10001 1 0 20004 0 0 32 64 1 0 0 0 0 0 0 0
2 16 10 5000d 1 41 20088 14 15 1 0 2
2 17 10 50012 1 55 20000 13 16 1 0 2
2 18 10 50014 2 54 20020 10 17 1 0 2
2 19 10 10001 0 1 400 0 0 a
2 20 10 10014 2 53 2 18 19
2 21 11 50008 0 0 20010 0 0 1 1 1
2 22 11 10001 0 1 400 0 0 d
2 23 11 10008 0 37 22 21 22
2 24 15 50008 1 0 20008 0 0 1 1 1
2 25 15 10001 0 1 400 0 0 c
2 26 15 10008 1 37 100a 24 25
2 27 16 10003 1 3c 1a 0 0 b
2 28 17 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 29 17 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 30 17 10003 2 2c 2000a 28 29 32 0 aa aa aa aa aa aa aa aa
2 31 18 50008 1 0 20004 0 0 1 1 0
2 32 18 10001 0 1 400 0 0 c
2 33 18 10008 1 37 6 31 32
1 b 0 3 40006 1 48 2
1 a 0 4 30004 1 16 2
1 c 0 4 30007 1 16 1002
1 d 0 4 3000a 1 16 2
4 23 0 0
4 20 23 0
4 9 20 0
4 6 9 9
4 3 6 6
4 33 0 0
4 30 33 0
4 27 30 30
4 26 27 27
