<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="css/testplan.css"/>
  <script type="text/javascript" src="scripts/testplan.js"></script>
</head>
<body id="ucdb2html_summary">
<div class="pageHeaderDiv"> <table class="noborder"><tr><td><input type="button" value="Expand All" onclick="expandAll()" /></td><td><input type="button" value="Collapse All" onclick="collapseAll()" /></td><td><input type="button" value="Show Testplan Sections Only" onclick="showOnlyTpSections()" /></td><td><input type="button" value="Show Testplan Sections And Links" onclick="showTpSectionsAndLinks()" /></td></tr></table></div>
<br/>
  <h1><span class="strip">Questa</span> Testplan Tracking</h1>
  
  <table>
<tr s="5" x1="Testpoint" x2="Weight" x3="Goal"/>
<tr id="t6922Id" l="0" s="5" d="1" n="z6922.htm" z="0 Testplan" f="1" c="58" v="55" hc="G" h="98.61" pc="G" p="98.61" b="169" ht="164" q="97.04%" t="Testplan" ch="" ls="3" x1="" x2="1" x3=""/>
<tr id="t6923Id" l="1" s="4" d="1" n="z6923.htm" z="1 registers" f="1" c="3" v="3" hc="G" h="100.00" pc="G" p="100.00" b="3" ht="3" q="100.00%" t="Testplan" ch="register access test." ls="2" x1="" x2="1" x3="100%"/>
<tr id="t6924Id" l="2" s="3" d="1" n="z6924.htm" z="1.1 hardware reset value" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="1" ht="1" q="100.00%" t="Testplan" ch="check register reset value" ls="2" x1="apply uvm_reg_hw_reset_seq" x2="1" x3="100%"/>
<tr id="t6924L1Id" l="3" s="2" z="rkv_i2c_reg_hw_reset_test_63" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6925Id" l="2" s="3" d="1" n="z6925.htm" z="1.2 bit bash" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="1" ht="1" q="100.00%" t="Testplan" ch="verify writeability and independence of each bit" ls="2" x1="apply uvm_reg_bit_bash_seq" x2="1" x3="100%"/>
<tr id="t6925L1Id" l="3" s="2" z="rkv_i2c_reg_bit_bash_test_22" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6926Id" l="2" s="3" d="1" n="z6926.htm" z="1.3 register access" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="1" ht="1" q="100.00%" t="Testplan" ch="verify register accessibility" ls="2" x1="apply uvm_reg_access_seq" x2="1" x3="100%"/>
<tr id="t6926L1Id" l="3" s="2" z="rkv_i2c_reg_access_test_52" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6927Id" l="1" s="4" d="1" n="z6927.htm" z="2 i2c protocol" f="1" c="6" v="6" hc="G" h="100.00" pc="G" p="100.00" b="31" ht="31" q="100.00%" t="Testplan" ch="i2c protocol" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6928Id" l="2" s="3" d="1" n="z6928.htm" z="2.1 operation modes" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Testplan" ch="master and slave modes" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6929Id" l="3" s="2" z="2.1.1 master mode" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="use the DW_apb_i2c as a master" ls="1" x1="IC_CON.IC_SLAVE_DISABLE=1, IC_CON.MASTER_MODE=1" x2="0" x3="100%" cl="1"/>
<tr id="t6930Id" l="3" s="2" z="2.1.2 slave mode" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="use the DW_apb_i2c as a slave" ls="1" x1="IC_CON.IC_SLAVE_DISABLE=0, IC_CON.MASTER_MODE=0" x2="0" x3="100%" cl="1"/>
<tr id="t6928L1Id" l="3" s="2" i="1" z="...v_i2c_pkg/rkv_i2c_cgm/operation_modes_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Covergroup"/>
<tr id="t6928L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/operation_modes_cg"/>
<tr id="t6931Id" l="2" s="3" d="1" n="z6931.htm" z="2.2 target and slave address" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="8" ht="8" q="100.00%" t="Testplan" ch="IC_TAR, IC_SAR register set" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6932Id" l="3" s="2" z="2.2.1 target address" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="target address for any master transaction" ls="1" x1="IC_TAR register set" x2="0" x3="100%" cl="1"/>
<tr id="t6933Id" l="3" s="2" z="2.2.2 slave address" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="slave address when the I2C is operating as a slave" ls="1" x1="IC_SAR register set" x2="0" x3="100%" cl="1"/>
<tr id="t6931L1Id" l="3" s="2" i="1" z="..._cgm/target_address_and_slave_address_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="8" ht="8" q="100.00%" t="Covergroup"/>
<tr id="t6931L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/target_address_and_slave_address_cg"/>
<tr id="t6934Id" l="2" s="3" d="1" n="z6934.htm" z="2.3 speed modes" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="15" ht="15" q="100.00%" t="Testplan" ch="standard mode, fast mode, high speed" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6935Id" l="3" s="2" z="2.3.1 standard mode" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the DW_apb_i2c operates at standard mode" ls="1" x1="IC_CON.SPEED=1, IC_SS_SCL_HCNT and IC_SS_SCL_LCNT set" x2="0" x3="100%" cl="1"/>
<tr id="t6936Id" l="3" s="2" z="2.3.2 fast or fast plus mode" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the DW_apb_i2c operates at fast or fast plus mode" ls="1" x1="IC_CON.SPEED=2, IC_FS_SCL_HCNT and IC_FS_SCL_LCNT set" x2="0" x3="100%" cl="1"/>
<tr id="t6937Id" l="3" s="2" z="2.3.3 high speed mode" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the DW_apb_i2c operates at high speed mode" ls="1" x1="IC_CON.SPEED=3, IC_HS_SCL_HCNT and IC_HS_SCL_LCNT set" x2="0" x3="100%" cl="1"/>
<tr id="t6934L1Id" l="3" s="2" z="/rkv_i2c_pkg/rkv_i2c_cgm/speed_modes_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="15" ht="15" q="100.00%" t="Covergroup"/>
<tr id="t6938Id" l="2" s="3" d="1" n="z6938.htm" z="2.4 7-or-10 bits addressing" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Testplan" ch="7bits or 10bits addressing" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6939Id" l="3" s="2" z="2.4.1 7-bits addressing" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="7-bits addressing mode" ls="1" x1="IC_CON.IC_10BITADDR_MASTER=0 and IC_CON.IC_10BITADDR_SLAVE=0" x2="0" x3="100%" cl="1"/>
<tr id="t6940Id" l="3" s="2" z="2.4.2 10-bits addressing" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="10-bits addressing mode" ls="1" x1="IC_CON.IC_10BITADDR_MASTER=1 and IC_CON.IC_10BITADDR_SLAVE=1" x2="0" x3="100%" cl="1"/>
<tr id="t6938L1Id" l="3" s="2" i="1" z="...kv_i2c_cgm/bits7_or_bits10_addressing_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Covergroup"/>
<tr id="t6938L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/bits7_or_bits10_addressing_cg"/>
<tr id="t6941Id" l="2" s="3" d="1" n="z6941.htm" z="2.5 restart condition" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Testplan" ch="restart enabled and detected" ls="2" x1="IC_CON.IC_RESTART_EN regester set, write and read sequentially with restart enabled and disabled, check if there STOP between two sequential transfers" x2="1" x3="100%"/>
<tr id="t6941L1Id" l="3" s="2" i="1" z="...i2c_pkg/rkv_i2c_cgm/restart_condition_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Covergroup"/>
<tr id="t6941L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/restart_condition_cg"/>
<tr id="t6942Id" l="2" s="3" d="1" n="z6942.htm" z="2.6 abort I2C transfers" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Testplan" ch="set IC_ENABLE register allows the software to relinquish the I2C bus before completing the issued transfer commands from the Tx FIFO" ls="2" x1="in master mode, when ENABLE is already set, set bit 1 of the IC_ENABLE register (ABORT) to 1" x2="1" x3="100%"/>
<tr id="t6942L1Id" l="3" s="2" z="/rkv_i2c_pkg/rkv_i2c_cgm/abort_enable_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Covergroup"/>
<tr id="t6943Id" l="1" s="4" d="1" n="z6943.htm" z="3 status" f="1" c="2" v="2" hc="G" h="100.00" pc="G" p="100.00" b="8" ht="8" q="100.00%" t="Testplan" ch="i2c module status" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6944Id" l="2" s="3" d="1" n="z6944.htm" z="3.1 activity" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Testplan" ch="if module is in activity mode" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6945Id" l="3" s="2" z="3.1.1 module activity" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="I2C activity status" ls="1" x1="IC_STATUS.ACTIVITY register check" x2="0" x3="100%" cl="1"/>
<tr id="t6946Id" l="3" s="2" z="3.1.2 salve activity" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="slave FSM activity status" ls="1" x1="IC_STATUS.SLV_ACTIVITY register check" x2="0" x3="100%" cl="1"/>
<tr id="t6947Id" l="3" s="2" z="3.1.3 master activity" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="master FSM activity status" ls="1" x1="IC_STATUS.MST_ACTIVITY register check" x2="0" x3="100%" cl="1"/>
<tr id="t6944L1Id" l="3" s="2" z="/rkv_i2c_pkg/rkv_i2c_cgm/activity_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Covergroup"/>
<tr id="t6948Id" l="2" s="3" d="1" n="z6948.htm" z="3.2 enabled" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Testplan" ch="if module is enabled, and would be checked with enabled status" ls="2" x1="IC_ENABLE.ENABLE register check" x2="1" x3="100%"/>
<tr id="t6948L1Id" l="3" s="2" z="/rkv_i2c_pkg/rkv_i2c_cgm/enabled_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Covergroup"/>
<tr id="t6949Id" l="1" s="4" d="1" n="z6949.htm" z="4 data buffer" f="1" c="4" v="3" hc="G" h="97.22" pc="G" p="97.22" b="26" ht="25" q="96.15%" t="Testplan" ch="TX and RX FIFO status" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6950Id" l="2" s="3" d="1" n="z6950.htm" z="4.1 tx fifo status" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Testplan" ch="" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6951Id" l="3" s="2" z="4.1.1 TX FIFO empty" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="transmit FIFO completely empty" ls="1" x1="IC_STATUS.TFE=1" x2="0" x3="100%" cl="1"/>
<tr id="t6952Id" l="3" s="2" z="4.1.2 TX FIFO full" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="transmit FIFO full" ls="1" x1="IC_STATUS.TFNF=0" x2="0" x3="100%" cl="1"/>
<tr id="t6950L1Id" l="3" s="2" i="1" z="...kv_i2c_pkg/rkv_i2c_cgm/tx_fifo_status_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Covergroup"/>
<tr id="t6950L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/tx_fifo_status_cg"/>
<tr id="t6953Id" l="2" s="3" d="1" n="z6953.htm" z="4.2 rx fifo status" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Testplan" ch="" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6954Id" l="3" s="2" z="4.2.1 RX FIFO empty" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="receive FIFO completely empty" ls="1" x1="IC_STATUS.RFNE=0" x2="0" x3="100%" cl="1"/>
<tr id="t6955Id" l="3" s="2" z="4.2.2 RX FIFO full" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="receive FIFO full" ls="1" x1="IC_STATUS.RFF=1" x2="0" x3="100%" cl="1"/>
<tr id="t6953L1Id" l="3" s="2" i="1" z="...kv_i2c_pkg/rkv_i2c_cgm/rx_fifo_status_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Covergroup"/>
<tr id="t6953L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/rx_fifo_status_cg"/>
<tr id="t6956Id" l="2" s="3" d="1" n="z6956.htm" z="4.3 TX FIFO empty threshold control" f="1" c="1" v="0" hc="Y" h="88.88" pc="Y" p="88.88" b="9" ht="8" q="88.88%" t="Testplan" ch="control the threshold that trigger the TX_EMPTY interrupt" ls="2" x1="IC_TX_TL.TX_TL register set" x2="1" x3="100%"/>
<tr id="t6956L1Id" l="3" s="2" i="1" z="...g/rkv_i2c_cgm/tx_fifo_empty_threshold_cg" f="3" hc="Y" h="88.88" pc="Y" p="88.88" b="9" ht="8" q="88.88%" t="Covergroup"/>
<tr id="t6956L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/tx_fifo_empty_threshold_cg"/>
<tr id="t6957Id" l="2" s="3" d="1" n="z6957.htm" z="4.4 RX FIFO full threshold control" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="9" ht="9" q="100.00%" t="Testplan" ch="control the threshold that trigger the RX_FULL interrupt" ls="2" x1="IC_RX_TL.RX_TL register set" x2="1" x3="100%"/>
<tr id="t6957L1Id" l="3" s="2" i="1" z="...kg/rkv_i2c_cgm/rx_fifo_full_threshold_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="9" ht="9" q="100.00%" t="Covergroup"/>
<tr id="t6957L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/rx_fifo_full_threshold_cg"/>
<tr id="t6958Id" l="1" s="4" d="1" n="z6958.htm" z="5 interrupt" f="1" c="4" v="2" hc="G" h="91.66" pc="G" p="91.66" b="52" ht="48" q="92.30%" t="Testplan" ch="" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6959Id" l="2" s="3" d="1" n="z6959.htm" z="5.1 interrupt registers" f="1" c="1" v="0" hc="Y" h="83.33" pc="Y" p="83.33" b="12" ht="10" q="83.33%" t="Testplan" ch="whether interrupt status register would reflect the state and interrupt status mask register would work and interrupt clear register would work" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6960Id" l="3" s="2" z="5.1.1 general call" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when a general call address is acknowledged" ls="1" x1="set IC_INTR_MASK.M_GEN_CALL, check IC_RAW_INTR_STAT.GEN_CALL and IC_INTR_STAT.GEN_CALL, then read IC_CLR_GEN_CALL and check above two registers again" x2="0" x3="100%" cl="1"/>
<tr id="t6961Id" l="3" s="2" z="5.1.2 start detected" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when a start or restart condition has occurred" ls="1" x1="set IC_INTR_MASK.M_START_DEF, check IC_RAW_INTR_STAT.START_DEF and IC_INTR_STAT.START_DEF, then read IC_CLR_START_DEF and check above two registers again" x2="0" x3="100%" cl="1"/>
<tr id="t6962Id" l="3" s="2" z="5.1.3 stop detected" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when a stop condition has occurred" ls="1" x1="IC_RAW_INTR_STAT.STOP_DET" x2="0" x3="100%" cl="1"/>
<tr id="t6963Id" l="3" s="2" z="5.1.4 DW_apb_i2c activity" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the DW_apb_i2c is active" ls="1" x1="IC_RAW_INTR_STAT.ACTIVITY" x2="0" x3="100%" cl="1"/>
<tr id="t6964Id" l="3" s="2" z="5.1.5 slave transmition done" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the DW_apb_i2c is acting as a slave-transmitter and the master does not acknowledge a transmitted byte" ls="1" x1="IC_RAW_INTR_STAT.RX_DONE" x2="0" x3="100%" cl="1"/>
<tr id="t6965Id" l="3" s="2" z="5.1.6 transmit abort" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the DW_apb_i2c is unable to complete the intended actions on the contents of the transmit FIFO" ls="1" x1="IC_RAW_INTR_STAT.TX_ABRT" x2="0" x3="100%" cl="1"/>
<tr id="t6966Id" l="3" s="2" z="5.1.7 read requirement" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the DW_apb_i2c (slave-transmitter) receives a read requst but there is no data in the IC_DATA_CMD register" ls="1" x1="IC_RAW_INTR_STAT.RD_REQ" x2="0" x3="100%" cl="1"/>
<tr id="t6967Id" l="3" s="2" z="5.1.8 TX FIFO empty interrupt" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the transmit buffer is at or below the threshold value set in the IC_TX_TL register" ls="1" x1="IC_RAW_INTR_STAT.TX_EMPTY" x2="0" x3="100%" cl="1"/>
<tr id="t6968Id" l="3" s="2" z="5.1.9 TX FIFO overflow interrupt" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the transmit buffer is filled to IC_TX_BUFFER_DEPTH and the processor attempts to issue another I2C command by writing to the IC_DATA_CMD register" ls="1" x1="IC_RAW_INTR_STAT.TX_OVER" x2="0" x3="100%" cl="1"/>
<tr id="t6969Id" l="3" s="2" z="5.1.10 RX FIFO full interrupt" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the receive buffer reaches or goes above the RX_TL threshold in the IC_RX_TL register" ls="1" x1="IC_RAW_INTR_STAT.RX_FULL" x2="0" x3="100%" cl="1"/>
<tr id="t6970Id" l="3" s="2" z="5.1.11 RX FIFO overflow interrupt" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and an additional byte is received from an external I2C device" ls="1" x1="IC_RAW_INTR_STAT.RX_OVER" x2="0" x3="100%" cl="1"/>
<tr id="t6971Id" l="3" s="2" z="5.1.12 RX FIFO under interrupt" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="whether interrupt is active when the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register" ls="1" x1="IC_RAW_INTR_STAT.RX_UNDER" x2="0" x3="100%" cl="1"/>
<tr id="t6959L1Id" l="3" s="2" i="1" z="..._i2c_pkg/rkv_i2c_cgm/interrupt_status_cg" f="3" hc="Y" h="83.33" pc="Y" p="83.33" b="12" ht="10" q="83.33%" t="Covergroup"/>
<tr id="t6959L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/interrupt_status_cg"/>
<tr id="t6972Id" l="2" s="3" d="1" n="z6972.htm" z="5.2 clear register" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="11" ht="11" q="100.00%" t="Testplan" ch="if dedicated register would clear interrupt" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6973Id" l="3" s="2" z="5.2.1 clear all interrupts" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="clear all software clearable interrupts" ls="1" x1="read register IC_CLR_INTR.CLR_INTR and check whether all interrupt bits in IC_RAW_INTR_STAT are cleared," x2="0" x3="100%" cl="1"/>
<tr id="t6972L1Id" l="3" s="2" i="1" z="...v_i2c_pkg/rkv_i2c_cgm/interrupt_clear_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="11" ht="11" q="100.00%" t="Covergroup"/>
<tr id="t6972L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/interrupt_clear_cg"/>
<tr id="t6974Id" l="2" s="3" d="1" n="z6974.htm" z="5.3 hardware signals" f="1" c="1" v="0" hc="Y" h="83.33" pc="Y" p="83.33" b="12" ht="10" q="83.33%" t="Testplan" ch="if hardware coresponding output would be raised" ls="2" x1="" x2="1" x3="100%"/>
<tr id="t6974L1Id" l="3" s="2" i="1" z="...kv_i2c_cgm/interrupt_hardware_outputs_cg" f="3" hc="Y" h="83.33" pc="Y" p="83.33" b="12" ht="10" q="83.33%" t="Covergroup"/>
<tr id="t6974L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/interrupt_hardware_outputs_cg"/>
<tr id="t6975Id" l="2" s="3" d="1" n="z6975.htm" z="5.4 tx abort source" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="17" ht="17" q="100.00%" t="Testplan" ch="different tx abort source should be identified" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6976Id" l="3" s="2" z="5.4.1 user abort" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="user enables abort before completing the issued transfer commands from the Tx FIFO" ls="1" x1="set bit 1 of the IC_ENABLE register (ABORT) to 1, and wait IC_RAW_INTR_STAT.TX_ABRT=1, then read IC_TX_ABRT_SOURCE.ABRT_USER_ABRT," x2="0" x3="100%" cl="1"/>
<tr id="t6977Id" l="3" s="2" z="5.4.2 slave transmitter but read" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="when the processor side responds to a slave mode request for data to be transmitted to a remote master and user writes a 1 in CMD (bit 8) of IC_DATA_CMD register" ls="1" x1="set IC_CON.IC_SLAVE_DISABLE=0, IC_CON.MASTER_MODE=0, and then set IC_DATA_CMD.CMD=1 (read command)," x2="0" x3="100%" cl="1"/>
<tr id="t6978Id" l="3" s="2" z="5.4.3 slave lost arbitration" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="a slave has lost the bus while transmitting data to a remote master" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6979Id" l="3" s="2" z="5.4.4 slave flushs data in TX FIFO" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the slave has received a read command and some data exists in the TX FIFO, so the slave issues a TX_ABRT interrupt to flush old data in TX FIFO," ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6980Id" l="3" s="2" z="5.4.5 arbitration lost" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the master has lost arbitration," ls="1" x1="master-transmitter or slave-transmitter" x2="0" x3="100%" cl="1"/>
<tr id="t6981Id" l="3" s="2" z="5.4.6 master disable" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the user tries to initiate a master operation with the master mode disabled," ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6982Id" l="3" s="2" z="5.4.7 10-bit read with restart disabled" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the master sends a read command in 10-bit addressing mode," ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6983Id" l="3" s="2" z="5.4.8 start but restart disabled" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="user trying to send START byte when RESTART disabled" ls="1" x1="IC_TX_SOURCE.ABRT_SBYTE_NORSTRT, pay attention to clearing this bit," x2="0" x3="100%" cl="1"/>
<tr id="t6984Id" l="3" s="2" z="5.4.9 high speed mode with restart disabled" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="user trying to switch Master to HS mode when RESTART disabled" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6985Id" l="3" s="2" z="5.4.10 HS master code ACKed in HS mode" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior)" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6986Id" l="3" s="2" z="5.4.11 read follows general call" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="GCALL is followed by read from bus" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6987Id" l="3" s="2" z="5.4.12 general call with no ACK" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6988Id" l="3" s="2" z="5.4.13 transfer data with no ACK" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6989Id" l="3" s="2" z="5.4.14 10ADDR2_NOACK" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="Byte 2 of 10Bit Address not ACKed by any slave" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6990Id" l="3" s="2" z="5.4.15 10ADDR1_NOACK" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="Byte 1 of 10Bit Address not ACKed by any slave" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6991Id" l="3" s="2" z="5.4.16 7B_ADDR_NOACK" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="This abort is generated because of NOACK for 7-bit address" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6975L1Id" l="3" s="2" i="1" z="...kv_i2c_cgm/interrupt_tx_abort_sources_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="17" ht="17" q="100.00%" t="Covergroup"/>
<tr id="t6975L1IdFp" l="3" s="15" z="/rkv_i2c_pkg/rkv_i2c_cgm/interrupt_tx_abort_sources_cg"/>
<tr id="t6992Id" l="1" s="4" d="1" n="z6992.htm" z="6 SDA control" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="9" ht="9" q="100.00%" t="Testplan" ch="setup and hold timing with dedicated registers" ls="3" x1="" x2="1" x3="100%"/>
<tr id="t6993Id" l="2" s="3" z="6.1 SDA setup" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="the amount of time delay (in terms of number of ic_clk clock periods) introduced in the rising edge of SCL - relative to SDA changing - when DW_apb_i2c services a read request in a slave-transmitter operation" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6994Id" l="2" s="3" z="6.2 SDA hold" f="1" c="0" v="0" hc="R" h="0.00" pc="R" p="0.00" b="0" ht="0" q="--" t="Testplan" ch="control the hold time of SDA during transmit in both slave and master mode (after SCL goes from HIGH to LOW)" ls="1" x1="" x2="0" x3="100%" cl="1"/>
<tr id="t6992L1Id" l="2" s="3" z="/rkv_i2c_pkg/rkv_i2c_cgm/sda_control_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="9" ht="9" q="100.00%" t="Covergroup"/>
<tr id="t6995Id" l="1" s="4" d="1" n="z6995.htm" z="7 timeout counter" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="3" ht="3" q="100.00%" t="Testplan" ch="A zero on this counter will break the waited transaction with PSLVERR as high." ls="2" x1="" x2="1" x3="100%"/>
<tr id="t6995L1Id" l="2" s="3" i="1" z="...v_i2c_pkg/rkv_i2c_cgm/timeout_counter_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="3" ht="3" q="100.00%" t="Covergroup"/>
<tr id="t6995L1IdFp" l="2" s="16" z="/rkv_i2c_pkg/rkv_i2c_cgm/timeout_counter_cg"/>
<tr id="t6996Id" l="1" s="4" d="1" n="z6996.htm" z="8 test status" f="1" c="37" v="37" hc="G" h="100.00" pc="G" p="100.00" b="37" ht="37" q="100.00%" t="Testplan" ch="All tests status and pass rate recorded" ls="2" x1="" x2="1" x3="100%"/>
<tr id="t6996L1Id" l="2" s="3" i="1" z="...kv_i2c_master_abrt_10addr1_noack_test_37" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L1IdFp" l="2" s="16" z="rkv_i2c_master_abrt_10addr1_noack_test_37"/>
<tr id="t6996L2Id" l="2" s="3" i="1" z="...v_i2c_master_abrt_10b_rd_norstrt_test_67" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L2IdFp" l="2" s="16" z="rkv_i2c_master_abrt_10b_rd_norstrt_test_67"/>
<tr id="t6996L3Id" l="2" s="3" z="rkv_i2c_master_abrt_gcall_noack_test_55" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L4Id" l="2" s="3" z="rkv_i2c_master_abrt_gcall_read_test_0" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L5Id" l="2" s="3" z="rkv_i2c_master_abrt_hs_ackdet_test_68" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L6Id" l="2" s="3" z="rkv_i2c_master_abrt_hs_norstrt_test_42" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L7Id" l="2" s="3" z="rkv_i2c_master_abrt_sbyte_ackdet_test_69" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L8Id" l="2" s="3" i="1" z="...kv_i2c_master_abrt_sbyte_norstrt_test_31" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L8IdFp" l="2" s="16" z="rkv_i2c_master_abrt_sbyte_norstrt_test_31"/>
<tr id="t6996L9Id" l="2" s="3" z="rkv_i2c_master_abrt_txdata_noack_test_92" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L10Id" l="2" s="3" i="1" z="..._i2c_master_activity_intr_output_test_80" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L10IdFp" l="2" s="16" z="rkv_i2c_master_activity_intr_output_test_80"/>
<tr id="t6996L11Id" l="2" s="3" z="rkv_i2c_master_address_cg_test_50" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L12Id" l="2" s="3" i="1" z="...kv_i2c_master_directed_interrupt_test_80" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L12IdFp" l="2" s="16" z="rkv_i2c_master_directed_interrupt_test_80"/>
<tr id="t6996L13Id" l="2" s="3" i="1" z="..._i2c_master_directed_read_packet_test_84" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L13IdFp" l="2" s="16" z="rkv_i2c_master_directed_read_packet_test_84"/>
<tr id="t6996L14Id" l="2" s="3" i="1" z="...i2c_master_directed_write_packet_test_55" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L14IdFp" l="2" s="16" z="rkv_i2c_master_directed_write_packet_test_55"/>
<tr id="t6996L15Id" l="2" s="3" z="rkv_i2c_master_fs_cnt_test_36" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L16Id" l="2" s="3" z="rkv_i2c_master_hs_cnt_test_30" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L17Id" l="2" s="3" z="rkv_i2c_master_hs_master_code_test_21" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L18Id" l="2" s="3" z="rkv_i2c_master_restart_control_test_12" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L19Id" l="2" s="3" z="rkv_i2c_master_rx_full_intr_test_91" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L20Id" l="2" s="3" z="rkv_i2c_master_rx_over_intr_test_66" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L21Id" l="2" s="3" z="rkv_i2c_master_rx_tl_cover_test_82" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L22Id" l="2" s="3" z="rkv_i2c_master_rx_under_intr_test_7" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L23Id" l="2" s="3" z="rkv_i2c_master_sda_control_cg_test_27" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L24Id" l="2" s="3" z="rkv_i2c_master_ss_cnt_test_83" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L25Id" l="2" s="3" z="rkv_i2c_master_start_byte_test_86" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L26Id" l="2" s="3" z="rkv_i2c_master_timeout_cg_test_73" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L27Id" l="2" s="3" z="rkv_i2c_master_tx_abrt_intr_test_93" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L28Id" l="2" s="3" z="rkv_i2c_master_tx_full_intr_test_43" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L29Id" l="2" s="3" z="rkv_i2c_master_tx_over_intr_test_43" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L30Id" l="2" s="3" z="rkv_i2c_master_tx_tl_cover_test_10" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L31Id" l="2" s="3" z="rkv_i2c_reg_access_test_52" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L32Id" l="2" s="3" z="rkv_i2c_reg_bit_bash_test_22" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L33Id" l="2" s="3" z="rkv_i2c_reg_hw_reset_test_63" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L34Id" l="2" s="3" z="rkv_i2c_slave_abrt_slv_arblost_test_39" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L35Id" l="2" s="3" z="rkv_i2c_slave_abrt_slvrd_intx_test_2" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L36Id" l="2" s="3" z="rkv_i2c_slave_gen_call_test_17" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t6996L37Id" l="2" s="3" z="rkv_i2c_slave_rx_done_intr_test_90" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
</table>
  <script type="text/javascript" src="scripts/buildtestplanpage.js"></script>
  
</body>
</html>
