

================================================================
== Vitis HLS Report for 'rj_sbox_Pipeline_glog'
================================================================
* Date:           Fri Apr  4 01:45:04 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.092 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- glog    |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       61|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       82|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|      143|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_2_fu_94_p2         |         +|   0|  0|  15|           8|           1|
    |icmp_ln26_fu_88_p2   |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln28_fu_134_p2  |      icmp|   0|  0|  11|           8|           2|
    |atb_2_fu_120_p3      |    select|   0|  0|   8|           1|           8|
    |atb_1_fu_114_p2      |       xor|   0|  0|   8|           8|           5|
    |atb_3_fu_128_p2      |       xor|   0|  0|   8|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  61|          41|          32|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_63_p4  |  14|          3|    1|          3|
    |ap_return                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_atb_4                 |   9|          2|    8|         16|
    |ap_sig_allocacmp_i_1                   |   9|          2|    8|         16|
    |i_fu_38                                |   9|          2|    8|         16|
    |i_out                                  |  14|          3|    8|         24|
    |z_fu_42                                |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  82|         18|   43|         95|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  1|   0|    1|          0|
    |i_fu_38         |  8|   0|    8|          0|
    |z_fu_42         |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 19|   0|   19|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------+-----+-----+------------+-----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  rj_sbox_Pipeline_glog|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  rj_sbox_Pipeline_glog|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  rj_sbox_Pipeline_glog|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  rj_sbox_Pipeline_glog|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  rj_sbox_Pipeline_glog|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  rj_sbox_Pipeline_glog|  return value|
|ap_return     |  out|    1|  ap_ctrl_hs|  rj_sbox_Pipeline_glog|  return value|
|x             |   in|    8|     ap_none|                      x|        scalar|
|i_out         |  out|    8|      ap_vld|                  i_out|       pointer|
|i_out_ap_vld  |  out|    1|      ap_vld|                  i_out|       pointer|
+--------------+-----+-----+------------+-----------------------+--------------+

