// Seed: 3833287871
module module_0 ();
  assign id_1 = -1;
  assign module_1.type_0 = 0;
  wire id_2, id_3;
  supply1 id_4 = id_1, id_5;
  assign id_3 = id_3;
endmodule
module module_1 (
    output logic id_0
);
  final id_0 <= -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor   id_0,
    output uwire id_1,
    input  tri0  id_2,
    inout  wor   id_3,
    output tri1  id_4,
    output tri1  id_5
);
  assign id_4 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    input wire id_1,
    input tri id_2,
    input tri0 id_3,
    input supply0 id_4
);
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  tri id_6;
  wand id_7, id_8;
  id_9(
      .id_0(id_6 + id_6), .id_1(1), .id_2(-1'd0)
  );
  assign id_7 = -1;
  wire id_10;
  wire id_11;
endmodule
