// Due to byte array nature of RAM, each instruction needs to be split over 4 lines
3e
80
00
93 // addi x1 , x0, 1000
7d
00
81
13 // addi x2 , x1, 2000
c1
81
01
93 // addi x3 , x2, -1000
83
01
82
13 // addi x4 , x3, -2000
3e
82
02
93 // addi x5 , x4, 1000
00
00
04
67 // jalr x8, x0, 0
