Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Tue Mar 25 15:51:38 2025
| Host         : teixeira-LOQ-15IRX9 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ps2_keyboard_timing_summary_routed.rpt -pb ps2_keyboard_timing_summary_routed.pb -rpx ps2_keyboard_timing_summary_routed.rpx -warn_on_violation
| Design       : ps2_keyboard
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 19          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: ps2_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   63          inf        0.000                      0                   63           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ascii_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ascii[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 6.318ns (60.950%)  route 4.048ns (39.050%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1                     0.000     0.000 r  ascii_reg/CLKARDCLK
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  ascii_reg/DOADO[3]
                         net (fo=1, routed)           1.104     3.558    ascii_reg_n_12
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.152     3.710 r  ascii_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.944     6.654    ascii_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.712    10.366 r  ascii_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.366    ascii[3]
    D18                                                               r  ascii[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ascii[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.002ns  (logic 6.110ns (61.085%)  route 3.892ns (38.915%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1                     0.000     0.000 r  ascii_reg/CLKARDCLK
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  ascii_reg/DOADO[6]
                         net (fo=1, routed)           1.017     3.471    ascii_reg_n_9
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.595 r  ascii_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.875     6.470    ascii_OBUF[6]
    D19                  OBUF (Prop_obuf_I_O)         3.532    10.002 r  ascii_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.002    ascii[6]
    D19                                                               r  ascii[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ascii[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.967ns  (logic 6.063ns (60.835%)  route 3.904ns (39.165%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1                     0.000     0.000 r  ascii_reg/CLKARDCLK
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  ascii_reg/DOADO[2]
                         net (fo=1, routed)           0.889     3.343    ascii_reg_n_13
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.124     3.467 r  ascii_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.014     6.482    ascii_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     9.967 r  ascii_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.967    ascii[2]
    G14                                                               r  ascii[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ascii[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 6.327ns (64.327%)  route 3.509ns (35.673%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1                     0.000     0.000 r  ascii_reg/CLKARDCLK
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.454 r  ascii_reg/DOADO[7]
                         net (fo=1, routed)           1.250     3.704    ascii_reg_n_8
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     3.856 r  ascii_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.259     6.115    ascii_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         3.721     9.836 r  ascii_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.836    ascii[7]
    H17                                                               r  ascii[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ascii[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.520ns  (logic 6.150ns (64.603%)  route 3.370ns (35.397%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1                     0.000     0.000 r  ascii_reg/CLKARDCLK
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.454 r  ascii_reg/DOADO[4]
                         net (fo=1, routed)           1.095     3.549    ascii_reg_n_11
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.673 r  ascii_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.275     5.948    ascii_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.572     9.520 r  ascii_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.520    ascii[4]
    P14                                                               r  ascii[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ascii[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.411ns  (logic 6.354ns (67.516%)  route 3.057ns (32.484%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1                     0.000     0.000 r  ascii_reg/CLKARDCLK
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  ascii_reg/DOADO[5]
                         net (fo=1, routed)           1.245     3.699    ascii_reg_n_10
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     3.851 r  ascii_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.812     5.663    ascii_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         3.748     9.411 r  ascii_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.411    ascii[5]
    L15                                                               r  ascii[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ascii[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 6.337ns (68.985%)  route 2.849ns (31.015%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1                     0.000     0.000 r  ascii_reg/CLKARDCLK
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  ascii_reg/DOADO[0]
                         net (fo=1, routed)           1.037     3.491    ascii_reg_n_15
    SLICE_X40Y55         LUT2 (Prop_lut2_I0_O)        0.150     3.641 r  ascii_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.812     5.453    ascii_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.733     9.186 r  ascii_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.186    ascii[0]
    M14                                                               r  ascii[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ascii[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 6.117ns (69.633%)  route 2.668ns (30.367%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1                     0.000     0.000 r  ascii_reg/CLKARDCLK
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  ascii_reg/DOADO[1]
                         net (fo=1, routed)           0.865     3.319    ascii_reg_n_14
    SLICE_X40Y55         LUT2 (Prop_lut2_I0_O)        0.124     3.443 r  ascii_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.803     5.246    ascii_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     8.785 r  ascii_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.785    ascii[1]
    M15                                                               r  ascii[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comand_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comand[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 3.971ns (63.609%)  route 2.272ns (36.391%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  comand_reg[0]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  comand_reg[0]/Q
                         net (fo=1, routed)           2.272     2.731    comand_OBUF[0]
    H16                  OBUF (Prop_obuf_I_O)         3.512     6.243 r  comand_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.243    comand[0]
    H16                                                               r  comand[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comand_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comand[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.975ns (68.086%)  route 1.863ns (31.914%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  comand_reg[1]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  comand_reg[1]/Q
                         net (fo=1, routed)           1.863     2.322    comand_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     5.837 r  comand_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.837    comand[1]
    H15                                                               r  comand[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 break_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comand_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.146ns (50.688%)  route 0.142ns (49.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE                         0.000     0.000 r  break_flag_reg/C
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  break_flag_reg/Q
                         net (fo=4, routed)           0.142     0.288    break_flag_reg_n_0
    SLICE_X40Y56         FDCE                                         r  comand_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            extended_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.191ns (59.105%)  route 0.132ns (40.896%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE                         0.000     0.000 r  shift_reg_reg[5]/C
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  shift_reg_reg[5]/Q
                         net (fo=5, routed)           0.132     0.278    scan_code[4]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  extended_flag_i_1/O
                         net (fo=1, routed)           0.000     0.323    extended_flag_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  extended_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            break_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.191ns (53.931%)  route 0.163ns (46.069%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE                         0.000     0.000 r  shift_reg_reg[5]/C
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  shift_reg_reg[5]/Q
                         net (fo=5, routed)           0.163     0.309    scan_code[4]
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  break_flag_i_1/O
                         net (fo=1, routed)           0.000     0.354    break_flag_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  break_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.211ns (58.740%)  route 0.148ns (41.260%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  bit_count_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  bit_count_reg[1]/Q
                         net (fo=3, routed)           0.148     0.315    bit_count_reg_n_0_[1]
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.044     0.359 r  bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    bit_count[2]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.212ns (58.855%)  route 0.148ns (41.145%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  bit_count_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  bit_count_reg[1]/Q
                         net (fo=3, routed)           0.148     0.315    bit_count_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.360 r  bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.360    bit_count[1]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.188ns (48.682%)  route 0.198ns (51.318%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE                         0.000     0.000 r  shift_reg_reg[7]/C
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  shift_reg_reg[7]/Q
                         net (fo=4, routed)           0.198     0.344    scan_code[6]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.042     0.386 r  shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.386    shift_reg[6]
    SLICE_X36Y55         FDCE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.212ns (53.545%)  route 0.184ns (46.455%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.184     0.351    state[0]
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.396 r  shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.396    shift_reg[7]
    SLICE_X36Y55         FDCE                                         r  shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.212ns (53.083%)  route 0.187ns (46.917%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.187     0.354    state[1]
    SLICE_X38Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    state__0[0]
    SLICE_X38Y55         FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.194ns (48.514%)  route 0.206ns (51.486%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE                         0.000     0.000 r  shift_reg_reg[3]/C
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  shift_reg_reg[3]/Q
                         net (fo=5, routed)           0.206     0.352    scan_code[2]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.048     0.400 r  shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    shift_reg[2]
    SLICE_X36Y55         FDCE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ascii_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.146ns (34.322%)  route 0.279ns (65.678%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE                         0.000     0.000 r  shift_reg_reg[7]/C
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  shift_reg_reg[7]/Q
                         net (fo=4, routed)           0.279     0.425    scan_code[6]
    RAMB18_X2Y22         RAMB18E1                                     r  ascii_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------





