#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 04 10:20:01 2017
# Process ID: 20824
# Current directory: C:/Users/ECHOES/Desktop/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log traffic_lights_2.vds -mode batch -messageDb vivado.pb -notrace -source traffic_lights_2.tcl
# Log file: C:/Users/ECHOES/Desktop/project_2/project_2.runs/synth_1/traffic_lights_2.vds
# Journal file: C:/Users/ECHOES/Desktop/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source traffic_lights_2.tcl -notrace
Command: synth_design -top traffic_lights_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 285.746 ; gain = 114.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'traffic_lights_2' [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:162]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:162]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:61]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:61]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:99]
INFO: [Synth 8-256] done synthesizing module 'FSM' (3#1) [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:99]
WARNING: [Synth 8-567] referenced signal 'H1' should be on the sensitivity list [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:43]
WARNING: [Synth 8-567] referenced signal 'F1' should be on the sensitivity list [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:43]
INFO: [Synth 8-256] done synthesizing module 'traffic_lights_2' (4#1) [C:/Users/ECHOES/Desktop/project_2/project_2.srcs/sources_1/new/traffic_lights_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 322.043 ; gain = 150.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 322.043 ; gain = 150.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ECHOES/Desktop/project_2/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/ECHOES/Desktop/project_2/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ECHOES/Desktop/project_2/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/traffic_lights_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/traffic_lights_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 619.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "TS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TL" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "H" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "H" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "F" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traffic_lights_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 619.551 ; gain = 448.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt1/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt1/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt1/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt1/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt1/TS_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt1/TL_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f1/F_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[0] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[1] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[2] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[3] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[4] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[5] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[6] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[7] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[8] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[9] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[10] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[11] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[12] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[13] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[14] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[15] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[16] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[17] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[18] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[19] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[20] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[21] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[22] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[23] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[24] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[25] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[26] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[27] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[28] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[29] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[30] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[31] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[32] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[33] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[34] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[35] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\cnt1/counter_reg[3] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\cnt1/counter_reg[2] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\cnt1/counter_reg[1] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\cnt1/counter_reg[0] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\cnt1/TL_reg ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\cnt1/TS_reg ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\f1/H_reg[2] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\f1/H_reg[1] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\f1/H_reg[0] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\f1/F_reg[2] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\f1/F_reg[1] ) is unused and will be removed from module traffic_lights_2.
WARNING: [Synth 8-3332] Sequential element (\f1/F_reg[0] ) is unused and will be removed from module traffic_lights_2.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 619.551 ; gain = 448.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 619.551 ; gain = 113.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 619.551 ; gain = 448.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 619.551 ; gain = 415.020
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 619.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 04 10:20:32 2017...
