var annotated_dup =
[
    [ "__DMA_HandleTypeDef", "struct_____d_m_a___handle_type_def.html", "struct_____d_m_a___handle_type_def" ],
    [ "__iar_u32", "struct____iar__u32.html", "struct____iar__u32" ],
    [ "__SPI_HandleTypeDef", "struct_____s_p_i___handle_type_def.html", "struct_____s_p_i___handle_type_def" ],
    [ "__UART_HandleTypeDef", "struct_____u_a_r_t___handle_type_def.html", "struct_____u_a_r_t___handle_type_def" ],
    [ "ADC_Common_TypeDef", "struct_a_d_c___common___type_def.html", "struct_a_d_c___common___type_def" ],
    [ "ADC_TypeDef", "struct_a_d_c___type_def.html", "struct_a_d_c___type_def" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "ARM_MPU_Region_t", "struct_a_r_m___m_p_u___region__t.html", "struct_a_r_m___m_p_u___region__t" ],
    [ "CAN_FIFOMailBox_TypeDef", "struct_c_a_n___f_i_f_o_mail_box___type_def.html", "struct_c_a_n___f_i_f_o_mail_box___type_def" ],
    [ "CAN_FilterRegister_TypeDef", "struct_c_a_n___filter_register___type_def.html", "struct_c_a_n___filter_register___type_def" ],
    [ "CAN_TxMailBox_TypeDef", "struct_c_a_n___tx_mail_box___type_def.html", "struct_c_a_n___tx_mail_box___type_def" ],
    [ "CAN_TypeDef", "struct_c_a_n___type_def.html", "struct_c_a_n___type_def" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "CRC_TypeDef", "struct_c_r_c___type_def.html", "struct_c_r_c___type_def" ],
    [ "CRYP_TypeDef", "struct_c_r_y_p___type_def.html", "struct_c_r_y_p___type_def" ],
    [ "DAC_TypeDef", "struct_d_a_c___type_def.html", "struct_d_a_c___type_def" ],
    [ "DBGMCU_TypeDef", "struct_d_b_g_m_c_u___type_def.html", "struct_d_b_g_m_c_u___type_def" ],
    [ "DCB_Type", "struct_d_c_b___type.html", "struct_d_c_b___type" ],
    [ "DCMI_TypeDef", "struct_d_c_m_i___type_def.html", "struct_d_c_m_i___type_def" ],
    [ "DIB_Type", "struct_d_i_b___type.html", "struct_d_i_b___type" ],
    [ "DMA2D_TypeDef", "struct_d_m_a2_d___type_def.html", "struct_d_m_a2_d___type_def" ],
    [ "DMA_InitTypeDef", "struct_d_m_a___init_type_def.html", "struct_d_m_a___init_type_def" ],
    [ "DMA_Stream_TypeDef", "struct_d_m_a___stream___type_def.html", "struct_d_m_a___stream___type_def" ],
    [ "DMA_TypeDef", "struct_d_m_a___type_def.html", "struct_d_m_a___type_def" ],
    [ "DWT_Type", "struct_d_w_t___type.html", "struct_d_w_t___type" ],
    [ "EMSS_Type", "struct_e_m_s_s___type.html", "struct_e_m_s_s___type" ],
    [ "ErrBnk_Type", "struct_err_bnk___type.html", "struct_err_bnk___type" ],
    [ "ErrorConditionFn", "struct_error_condition_fn.html", null ],
    [ "ErrorRule_t", "struct_error_rule__t.html", "struct_error_rule__t" ],
    [ "ETH_TypeDef", "struct_e_t_h___type_def.html", "struct_e_t_h___type_def" ],
    [ "EWIC_Type", "struct_e_w_i_c___type.html", "struct_e_w_i_c___type" ],
    [ "EXTI_ConfigTypeDef", "struct_e_x_t_i___config_type_def.html", "struct_e_x_t_i___config_type_def" ],
    [ "EXTI_HandleTypeDef", "struct_e_x_t_i___handle_type_def.html", "struct_e_x_t_i___handle_type_def" ],
    [ "EXTI_TypeDef", "struct_e_x_t_i___type_def.html", "struct_e_x_t_i___type_def" ],
    [ "FLASH_EraseInitTypeDef", "struct_f_l_a_s_h___erase_init_type_def.html", "struct_f_l_a_s_h___erase_init_type_def" ],
    [ "FLASH_OBProgramInitTypeDef", "struct_f_l_a_s_h___o_b_program_init_type_def.html", "struct_f_l_a_s_h___o_b_program_init_type_def" ],
    [ "FLASH_ProcessTypeDef", "struct_f_l_a_s_h___process_type_def.html", "struct_f_l_a_s_h___process_type_def" ],
    [ "FLASH_TypeDef", "struct_f_l_a_s_h___type_def.html", "struct_f_l_a_s_h___type_def" ],
    [ "FMC_Bank1_TypeDef", "struct_f_m_c___bank1___type_def.html", "struct_f_m_c___bank1___type_def" ],
    [ "FMC_Bank1E_TypeDef", "struct_f_m_c___bank1_e___type_def.html", "struct_f_m_c___bank1_e___type_def" ],
    [ "FMC_Bank2_3_TypeDef", "struct_f_m_c___bank2__3___type_def.html", "struct_f_m_c___bank2__3___type_def" ],
    [ "FMC_Bank4_TypeDef", "struct_f_m_c___bank4___type_def.html", "struct_f_m_c___bank4___type_def" ],
    [ "FMC_Bank5_6_TypeDef", "struct_f_m_c___bank5__6___type_def.html", "struct_f_m_c___bank5__6___type_def" ],
    [ "FPU_Type", "struct_f_p_u___type.html", "struct_f_p_u___type" ],
    [ "GPIO_InitTypeDef", "struct_g_p_i_o___init_type_def.html", "struct_g_p_i_o___init_type_def" ],
    [ "GPIO_TypeDef", "struct_g_p_i_o___type_def.html", "struct_g_p_i_o___type_def" ],
    [ "GpioMap_t", "struct_gpio_map__t.html", "struct_gpio_map__t" ],
    [ "HASH_DIGEST_TypeDef", "struct_h_a_s_h___d_i_g_e_s_t___type_def.html", "struct_h_a_s_h___d_i_g_e_s_t___type_def" ],
    [ "HASH_TypeDef", "struct_h_a_s_h___type_def.html", "struct_h_a_s_h___type_def" ],
    [ "I2C_InputsTag", "struct_i2_c___inputs_tag.html", "struct_i2_c___inputs_tag" ],
    [ "I2C_OutputsTag", "struct_i2_c___outputs_tag.html", "struct_i2_c___outputs_tag" ],
    [ "I2C_TypeDef", "struct_i2_c___type_def.html", "struct_i2_c___type_def" ],
    [ "ICB_Type", "struct_i_c_b___type.html", "struct_i_c_b___type" ],
    [ "InputEvent_t", "struct_input_event__t.html", "struct_input_event__t" ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "IWDG_TypeDef", "struct_i_w_d_g___type_def.html", "struct_i_w_d_g___type_def" ],
    [ "LL_UTILS_ClkInitTypeDef", "struct_l_l___u_t_i_l_s___clk_init_type_def.html", "struct_l_l___u_t_i_l_s___clk_init_type_def" ],
    [ "LL_UTILS_PLLInitTypeDef", "struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html", "struct_l_l___u_t_i_l_s___p_l_l_init_type_def" ],
    [ "LogMsg_t", "struct_log_msg__t.html", "struct_log_msg__t" ],
    [ "LTDC_Layer_TypeDef", "struct_l_t_d_c___layer___type_def.html", "struct_l_t_d_c___layer___type_def" ],
    [ "LTDC_TypeDef", "struct_l_t_d_c___type_def.html", "struct_l_t_d_c___type_def" ],
    [ "MAX31855_Data", "struct_m_a_x31855___data.html", "struct_m_a_x31855___data" ],
    [ "MemSysCtl_Type", "struct_mem_sys_ctl___type.html", "struct_mem_sys_ctl___type" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "PrcCfgInf_Type", "struct_prc_cfg_inf___type.html", "struct_prc_cfg_inf___type" ],
    [ "ProtoFrame", "struct_proto_frame.html", "struct_proto_frame" ],
    [ "ProtoParser", "struct_proto_parser.html", "struct_proto_parser" ],
    [ "PWR_PVDTypeDef", "struct_p_w_r___p_v_d_type_def.html", "struct_p_w_r___p_v_d_type_def" ],
    [ "PWR_TypeDef", "struct_p_w_r___type_def.html", "struct_p_w_r___type_def" ],
    [ "PwrModCtl_Type", "struct_pwr_mod_ctl___type.html", "struct_pwr_mod_ctl___type" ],
    [ "RCC_ClkInitTypeDef", "struct_r_c_c___clk_init_type_def.html", "struct_r_c_c___clk_init_type_def" ],
    [ "RCC_OscInitTypeDef", "struct_r_c_c___osc_init_type_def.html", "struct_r_c_c___osc_init_type_def" ],
    [ "RCC_PLLInitTypeDef", "struct_r_c_c___p_l_l_init_type_def.html", "struct_r_c_c___p_l_l_init_type_def" ],
    [ "RCC_TypeDef", "struct_r_c_c___type_def.html", "struct_r_c_c___type_def" ],
    [ "RingBuffer", "struct_ring_buffer.html", "struct_ring_buffer" ],
    [ "RNG_TypeDef", "struct_r_n_g___type_def.html", "struct_r_n_g___type_def" ],
    [ "RTC_TypeDef", "struct_r_t_c___type_def.html", "struct_r_t_c___type_def" ],
    [ "SAI_Block_TypeDef", "struct_s_a_i___block___type_def.html", "struct_s_a_i___block___type_def" ],
    [ "SAI_TypeDef", "struct_s_a_i___type_def.html", "struct_s_a_i___type_def" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SCnSCB_Type", "struct_s_cn_s_c_b___type.html", "struct_s_cn_s_c_b___type" ],
    [ "SDIO_TypeDef", "struct_s_d_i_o___type_def.html", "struct_s_d_i_o___type_def" ],
    [ "SPI_InitTypeDef", "struct_s_p_i___init_type_def.html", "struct_s_p_i___init_type_def" ],
    [ "SPI_TypeDef", "struct_s_p_i___type_def.html", "struct_s_p_i___type_def" ],
    [ "StatusConfig_t", "struct_status_config__t.html", "struct_status_config__t" ],
    [ "STL_Type", "struct_s_t_l___type.html", "struct_s_t_l___type" ],
    [ "SYSCFG_TypeDef", "struct_s_y_s_c_f_g___type_def.html", "struct_s_y_s_c_f_g___type_def" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "TIM_Base_InitTypeDef", "struct_t_i_m___base___init_type_def.html", "struct_t_i_m___base___init_type_def" ],
    [ "TIM_BreakDeadTimeConfigTypeDef", "struct_t_i_m___break_dead_time_config_type_def.html", "struct_t_i_m___break_dead_time_config_type_def" ],
    [ "TIM_ClearInputConfigTypeDef", "struct_t_i_m___clear_input_config_type_def.html", "struct_t_i_m___clear_input_config_type_def" ],
    [ "TIM_ClockConfigTypeDef", "struct_t_i_m___clock_config_type_def.html", "struct_t_i_m___clock_config_type_def" ],
    [ "TIM_Encoder_InitTypeDef", "struct_t_i_m___encoder___init_type_def.html", "struct_t_i_m___encoder___init_type_def" ],
    [ "TIM_HallSensor_InitTypeDef", "struct_t_i_m___hall_sensor___init_type_def.html", "struct_t_i_m___hall_sensor___init_type_def" ],
    [ "TIM_HandleTypeDef", "struct_t_i_m___handle_type_def.html", "struct_t_i_m___handle_type_def" ],
    [ "TIM_IC_InitTypeDef", "struct_t_i_m___i_c___init_type_def.html", "struct_t_i_m___i_c___init_type_def" ],
    [ "TIM_MasterConfigTypeDef", "struct_t_i_m___master_config_type_def.html", "struct_t_i_m___master_config_type_def" ],
    [ "TIM_OC_InitTypeDef", "struct_t_i_m___o_c___init_type_def.html", "struct_t_i_m___o_c___init_type_def" ],
    [ "TIM_OnePulse_InitTypeDef", "struct_t_i_m___one_pulse___init_type_def.html", "struct_t_i_m___one_pulse___init_type_def" ],
    [ "TIM_SlaveConfigTypeDef", "struct_t_i_m___slave_config_type_def.html", "struct_t_i_m___slave_config_type_def" ],
    [ "TIM_TypeDef", "struct_t_i_m___type_def.html", "struct_t_i_m___type_def" ],
    [ "TPI_Type", "struct_t_p_i___type.html", "struct_t_p_i___type" ],
    [ "UART_InitTypeDef", "struct_u_a_r_t___init_type_def.html", "struct_u_a_r_t___init_type_def" ],
    [ "USART_TypeDef", "struct_u_s_a_r_t___type_def.html", "struct_u_s_a_r_t___type_def" ],
    [ "USB_OTG_DeviceTypeDef", "struct_u_s_b___o_t_g___device_type_def.html", "struct_u_s_b___o_t_g___device_type_def" ],
    [ "USB_OTG_GlobalTypeDef", "struct_u_s_b___o_t_g___global_type_def.html", "struct_u_s_b___o_t_g___global_type_def" ],
    [ "USB_OTG_HostChannelTypeDef", "struct_u_s_b___o_t_g___host_channel_type_def.html", "struct_u_s_b___o_t_g___host_channel_type_def" ],
    [ "USB_OTG_HostTypeDef", "struct_u_s_b___o_t_g___host_type_def.html", "struct_u_s_b___o_t_g___host_type_def" ],
    [ "USB_OTG_INEndpointTypeDef", "struct_u_s_b___o_t_g___i_n_endpoint_type_def.html", "struct_u_s_b___o_t_g___i_n_endpoint_type_def" ],
    [ "USB_OTG_OUTEndpointTypeDef", "struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html", "struct_u_s_b___o_t_g___o_u_t_endpoint_type_def" ],
    [ "VarFrame", "struct_var_frame.html", "struct_var_frame" ],
    [ "WWDG_TypeDef", "struct_w_w_d_g___type_def.html", "struct_w_w_d_g___type_def" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ]
];