{
  "performanceSummary":
  {
    "name":"Kernel Summary"
    , "columns":
    ["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"]
    , "children":
    [
      {
        "name":"avgpool2d"
        , "data":
        [
          "NDRange"
          , "No"
          , "n/a"
          , 1
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: NDRange"
          }
          , {
            "type":"text"
            , "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":140
            }
          ]
        ]
      }
      , {
        "name":"conv2d1x1"
        , "data":
        [
          "NDRange"
          , "No"
          , "n/a"
          , 1
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: NDRange"
          }
          , {
            "type":"text"
            , "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":102
            }
          ]
        ]
      }
      , {
        "name":"conv2d3x3"
        , "data":
        [
          "NDRange"
          , "No"
          , "n/a"
          , 1
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: NDRange"
          }
          , {
            "type":"text"
            , "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":53
            }
          ]
        ]
      }
      , {
        "name":"maxpool2d"
        , "data":
        [
          "NDRange"
          , "No"
          , "n/a"
          , 1
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: NDRange"
          }
          , {
            "type":"text"
            , "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":9
            }
          ]
        ]
      }
    ]
  }
  , "estimatedResources":
  {
    "name":"Estimated Resource Usage"
    , "columns":
    ["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "]
    , "children":
    [
      {
        "name":"avgpool2d"
        , "data":
        [5393, 6895, 32, 3.5]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":140
            }
          ]
        ]
      }
      , {
        "name":"conv2d1x1"
        , "data":
        [25611, 31750, 247, 20]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":102
            }
          ]
        ]
      }
      , {
        "name":"conv2d3x3"
        , "data":
        [35023, 34589, 209, 29]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":53
            }
          ]
        ]
      }
      , {
        "name":"maxpool2d"
        , "data":
        [4993, 7296, 29, 12]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":9
            }
          ]
        ]
      }
      , {
        "name":"Kernel Subtotal"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [71020, 80530, 517, 64]
      }
      , {
        "name":"Global Interconnect"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [1477, 5971, 10, 0]
      }
      , {
        "name":"Board Interface"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [2160, 1908, 20, 0]
      }
      , {
        "name":"Total"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [74657, 88409, 547, 64]
        , "data_percent":
        [68.1351, 40.3429, 106.42, 58.0357]
      }
      , {
        "name":"Available"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [109572, 219144, 514, 112]
      }
    ]
  }
  , "compileWarnings":
  {
    "name":"Compile Warnings"
    , "children":
    [
      {
        "name":"Load uses a Burst-coalesced non-aligned cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":81
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced non-aligned cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":81
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced non-aligned cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":81
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced non-aligned cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":81
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":124
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":124
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":124
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":124
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced cached LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
              , "line":124
            }
          ]
        ]
      }
    ]
  }
}
