
---------- Begin Simulation Statistics ----------
simSeconds                                   0.009270                       # Number of seconds simulated (Second)
simTicks                                   9269530000                       # Number of ticks simulated (Tick)
finalTick                                585264852500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     40.76                       # Real time elapsed on the host (Second)
hostTickRate                                227396523                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1217780                       # Number of bytes of host memory used (Byte)
simInsts                                    191878984                       # Number of instructions simulated (Count)
simOps                                      222533908                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4707058                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5459057                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        18554503                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts     13941087                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps     16046841                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses     14220270                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns       790530                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts      1968853                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts     14220270                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts           96                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads     20053422                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites     11058991                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads     47920404                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites     10492215                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads      1977199                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites          709                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs      1992294                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts      1061082                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts       931212                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 2494300.617851                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 16060202.382149                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.865569                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.134431                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches      2620189                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            1      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu     13563803     84.53%     84.53% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult       490686      3.06%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv           59      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead      1061082      6.61%     94.20% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite       931212      5.80%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total     16046843                       # Class of executed instruction. (Count)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                      7                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                   802977                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                     92                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                  931199                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                    10                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                        95                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses               803069                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses              931209                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                      1734176                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                        102                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                  1734278                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                   86                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor           86                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples           86                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0           86    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total           86                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB           76     88.37%     88.37% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::2MiB           10     11.63%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total           86                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total          172                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                 13940906                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                    183                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                       183                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses             13941089                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                     13940906                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                        183                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                 13941089                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                  128                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.walksLongDescriptor          128                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb_walker.walkWaitTime::samples          128                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::0          128    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::total          128                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.pageSizes::4KiB          126     98.44%     98.44% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::2MiB            2      1.56%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::total          128                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst          128                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total          128                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst          128                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total          128                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total          256                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.partialHits             199                       # partial translation hits (Count)
system.cpu0.mmu.l2_shared.instHits                178                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.readHits                 77                       # Read hits (Count)
system.cpu0.mmu.l2_shared.readMisses               15                       # Read misses (Count)
system.cpu0.mmu.l2_shared.writeHits                 8                       # Write hits (Count)
system.cpu0.mmu.l2_shared.writeMisses               2                       # Write misses (Count)
system.cpu0.mmu.l2_shared.inserts                 221                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.readAccesses             92                       # Read accesses (Count)
system.cpu0.mmu.l2_shared.writeAccesses            10                       # Write accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses            183                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                    263                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                   22                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses                285                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             32                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 77622811.705882                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 54048057.039190                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value      7288557                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    162416148                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   8023417701                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   1319587799                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                        18686070                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts       471868                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps       554993                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses       518009                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses          263                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns        31609                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts        62792                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts       518009                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts          263                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads       590366                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites       377611                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads          225                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites          124                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads       109077                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites       107457                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads        54864                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites         7925                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs       179552                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts       102167                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts        77385                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 18126642.284012                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 559427.715988                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.029938                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.970062                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches        98392                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass           96      0.02%      0.02% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu       375074     67.58%     67.59% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult          224      0.04%     67.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv           37      0.01%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd           14      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu           14      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp           12      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc           14      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead       102167     18.41%     86.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite        77385     13.94%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total       555037                       # Class of executed instruction. (Count)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                     11                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         5                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                   102506                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                    165                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                   77362                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                    45                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                       170                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  5                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses               102671                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses               77407                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                       179868                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                        210                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                   180078                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                  192                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor          192                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples          192                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0          192    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total          192                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB          137     84.05%     84.05% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::2MiB           26     15.95%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total          163                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data          192                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total          192                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data          163                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total          163                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total          355                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                   471416                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                    516                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                       496                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses               471932                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                       471416                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                        516                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                   471932                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                  337                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.walksLongDescriptor          337                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb_walker.walkWaitTime::samples          337                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::0          337    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::total          337                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.pageSizes::4KiB          315     99.37%     99.37% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::2MiB            2      0.63%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::total          317                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst          337                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total          337                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst          317                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total          317                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total          654                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.partialHits             469                       # partial translation hits (Count)
system.cpu1.mmu.l2_shared.instHits                504                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses               12                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.readHits                121                       # Read hits (Count)
system.cpu1.mmu.l2_shared.readMisses               44                       # Read misses (Count)
system.cpu1.mmu.l2_shared.writeHits                30                       # Write hits (Count)
system.cpu1.mmu.l2_shared.writeMisses              15                       # Write misses (Count)
system.cpu1.mmu.l2_shared.inserts                 516                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.l2_shared.flushedEntries           26                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.readAccesses            165                       # Read accesses (Count)
system.cpu1.mmu.l2_shared.writeAccesses            45                       # Write accesses (Count)
system.cpu1.mmu.l2_shared.instAccesses            516                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                    655                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                   71                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                726                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions            117                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           59                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 153652411.050847                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 29069435.305380                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           59    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value      6745436                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           59                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    277513248                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   9065492252                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                        18554546                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts        48443                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps        61173                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses        59407                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         6212                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts         3742                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts        59407                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads        62461                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites        46310                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads         4215                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites         4026                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads        11348                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites          654                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs        19890                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts        10651                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts         9239                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 18493350.837284                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 61195.162716                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.003298                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.996702                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches        10037                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu        41219     67.38%     67.38% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult           48      0.08%     67.46% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv           16      0.03%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.49% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead        10651     17.41%     84.90% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite         9239     15.10%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total        61173                       # Class of executed instruction. (Count)
system.cpu2.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu2.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu2.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu2.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readHits                    10652                       # Read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu2.mmu.dtb.writeHits                    9239                       # Write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu2.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.readAccesses                10652                       # Read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                9239                       # Write accesses (Count)
system.cpu2.mmu.dtb.hits                        19891                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                    19891                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                    48427                       # Inst hits (Count)
system.cpu2.mmu.itb.instMisses                     16                       # Inst misses (Count)
system.cpu2.mmu.itb.inserts                        16                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.instAccesses                48443                       # Inst accesses (Count)
system.cpu2.mmu.itb.hits                        48427                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                         16                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                    48443                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.l2_shared.instHits                 16                       # Inst hits (Count)
system.cpu2.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu2.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.l2_shared.instAccesses             16                       # Inst accesses (Count)
system.cpu2.mmu.l2_shared.hits                     16                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.l2_shared.accesses                 16                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu2.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu2.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu2.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu2.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu2.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu2.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu2.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu2.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions            118                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           60                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 155207224.266667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 24286243.415852                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value     64103836                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           60                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON     30572044                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   9312433456                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        18554547                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts        48805                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps        61622                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses        59835                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns         6274                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts         3759                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts        59835                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads        62879                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites        46655                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numCCRegReads         4269                       # Number of times the CC registers were read (Count)
system.cpu3.exec_context.thread_0.numCCRegWrites         4077                       # Number of times the CC registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads        11395                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites          646                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs        20009                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts        10711                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts         9298                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 18492903.499773                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 61643.500227                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.003322                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.996678                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.numBranches        10115                       # Number of branches fetched (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu        41549     67.43%     67.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult           48      0.08%     67.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv           16      0.03%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead        10711     17.38%     84.91% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite         9298     15.09%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total        61622                       # Class of executed instruction. (Count)
system.cpu3.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu3.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu3.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu3.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readHits                    10708                       # Read hits (Count)
system.cpu3.mmu.dtb.readMisses                      4                       # Read misses (Count)
system.cpu3.mmu.dtb.writeHits                    9297                       # Write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu3.mmu.dtb.inserts                         5                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.readAccesses                10712                       # Read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                9298                       # Write accesses (Count)
system.cpu3.mmu.dtb.hits                        20005                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          5                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                    20010                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                    48780                       # Inst hits (Count)
system.cpu3.mmu.itb.instMisses                     25                       # Inst misses (Count)
system.cpu3.mmu.itb.inserts                        25                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.instAccesses                48805                       # Inst accesses (Count)
system.cpu3.mmu.itb.hits                        48780                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                         25                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                    48805                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb_walker.walks                   11                       # Table walker walks requested (Count)
system.cpu3.mmu.itb_walker.walksLongDescriptor           11                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.itb_walker.walkWaitTime::samples           11                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::0           11    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::total           11                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.pageSizes::4KiB           11    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::total           11                       # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Inst           11                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::total           11                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Inst           11                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::total           11                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin::total           22                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.l2_shared.partialHits              12                       # partial translation hits (Count)
system.cpu3.mmu.l2_shared.instHits                 25                       # Inst hits (Count)
system.cpu3.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu3.mmu.l2_shared.readHits                  4                       # Read hits (Count)
system.cpu3.mmu.l2_shared.writeHits                 1                       # Write hits (Count)
system.cpu3.mmu.l2_shared.inserts                  12                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.l2_shared.readAccesses              4                       # Read accesses (Count)
system.cpu3.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu3.mmu.l2_shared.instAccesses             25                       # Inst accesses (Count)
system.cpu3.mmu.l2_shared.hits                     30                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.l2_shared.accesses                 30                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu3.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu3.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu3.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu3.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu3.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu3.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu3.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu3.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions            120                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           61                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 152659171.737705                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 30681289.500518                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           61    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value      7972260                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           61                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON     30796024                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   9312209476                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        18554547                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.exec_context.thread_0.numInsts        45756                       # Number of instructions committed (Count)
system.cpu4.exec_context.thread_0.numOps        58153                       # Number of ops (including micro ops) committed (Count)
system.cpu4.exec_context.thread_0.numIntAluAccesses        56578                       # Number of integer alu accesses (Count)
system.cpu4.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu4.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns         6114                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numCondCtrlInsts         3367                       # Number of instructions that are conditional controls (Count)
system.cpu4.exec_context.thread_0.numIntInsts        56578                       # Number of integer instructions (Count)
system.cpu4.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu4.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu4.exec_context.thread_0.numIntRegReads        58934                       # Number of times the integer registers were read (Count)
system.cpu4.exec_context.thread_0.numIntRegWrites        44283                       # Number of times the integer registers were written (Count)
system.cpu4.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu4.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu4.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu4.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu4.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu4.exec_context.thread_0.numCCRegReads         3504                       # Number of times the CC registers were read (Count)
system.cpu4.exec_context.thread_0.numCCRegWrites         3333                       # Number of times the CC registers were written (Count)
system.cpu4.exec_context.thread_0.numMiscRegReads        11279                       # Number of times the Misc registers were read (Count)
system.cpu4.exec_context.thread_0.numMiscRegWrites          638                       # Number of times the Misc registers were written (Count)
system.cpu4.exec_context.thread_0.numMemRefs        18816                       # Number of memory refs (Count)
system.cpu4.exec_context.thread_0.numLoadInsts         9981                       # Number of load instructions (Count)
system.cpu4.exec_context.thread_0.numStoreInsts         8835                       # Number of store instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 18496376.174324                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 58170.825676                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.003135                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.996865                       # Percentage of idle cycles (Ratio)
system.cpu4.exec_context.thread_0.numBranches         9535                       # Number of branches fetched (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntAlu        39304     67.59%     67.59% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntMult           33      0.06%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.64% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::MemRead         9981     17.16%     84.81% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::MemWrite         8835     15.19%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::total        58153                       # Class of executed instruction. (Count)
system.cpu4.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu4.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu4.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu4.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu4.mmu.dtb.readHits                     9977                       # Read hits (Count)
system.cpu4.mmu.dtb.readMisses                      4                       # Read misses (Count)
system.cpu4.mmu.dtb.writeHits                    8834                       # Write hits (Count)
system.cpu4.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu4.mmu.dtb.inserts                         5                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.dtb.readAccesses                 9981                       # Read accesses (Count)
system.cpu4.mmu.dtb.writeAccesses                8835                       # Write accesses (Count)
system.cpu4.mmu.dtb.hits                        18811                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.dtb.misses                          5                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.dtb.accesses                    18816                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu4.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu4.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.instHits                    45733                       # Inst hits (Count)
system.cpu4.mmu.itb.instMisses                     23                       # Inst misses (Count)
system.cpu4.mmu.itb.inserts                        23                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.itb.instAccesses                45756                       # Inst accesses (Count)
system.cpu4.mmu.itb.hits                        45733                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.itb.misses                         23                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.itb.accesses                    45756                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.itb_walker.walks                   10                       # Table walker walks requested (Count)
system.cpu4.mmu.itb_walker.walksLongDescriptor           10                       # Table walker walks initiated with long descriptors (Count)
system.cpu4.mmu.itb_walker.walkWaitTime::samples           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.walkWaitTime::0           10    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.walkWaitTime::total           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.pageSizes::4KiB           10    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.pageSizes::total           10                       # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin::total           20                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.l2_shared.partialHits              11                       # partial translation hits (Count)
system.cpu4.mmu.l2_shared.instHits                 23                       # Inst hits (Count)
system.cpu4.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu4.mmu.l2_shared.readHits                  4                       # Read hits (Count)
system.cpu4.mmu.l2_shared.writeHits                 1                       # Write hits (Count)
system.cpu4.mmu.l2_shared.inserts                  11                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.l2_shared.readAccesses              4                       # Read accesses (Count)
system.cpu4.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu4.mmu.l2_shared.instAccesses             23                       # Inst accesses (Count)
system.cpu4.mmu.l2_shared.hits                     28                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.l2_shared.accesses                 28                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu4.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu4.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu4.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu4.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu4.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu4.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu4.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu4.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu4.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu4.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu4.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu4.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu4.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions            120                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples           61                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 152687612.524590                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 30225451.850188                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10           61    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value     16356556                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total           61                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON     29061136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   9313944364                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        18554547                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.exec_context.thread_0.numInsts        53651                       # Number of instructions committed (Count)
system.cpu5.exec_context.thread_0.numOps        67426                       # Number of ops (including micro ops) committed (Count)
system.cpu5.exec_context.thread_0.numIntAluAccesses        65356                       # Number of integer alu accesses (Count)
system.cpu5.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu5.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns         6616                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numCondCtrlInsts         4501                       # Number of instructions that are conditional controls (Count)
system.cpu5.exec_context.thread_0.numIntInsts        65356                       # Number of integer instructions (Count)
system.cpu5.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu5.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu5.exec_context.thread_0.numIntRegReads        69122                       # Number of times the integer registers were read (Count)
system.cpu5.exec_context.thread_0.numIntRegWrites        50679                       # Number of times the integer registers were written (Count)
system.cpu5.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu5.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu5.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu5.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu5.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu5.exec_context.thread_0.numCCRegReads         5007                       # Number of times the CC registers were read (Count)
system.cpu5.exec_context.thread_0.numCCRegWrites         4815                       # Number of times the CC registers were written (Count)
system.cpu5.exec_context.thread_0.numMiscRegReads        12577                       # Number of times the Misc registers were read (Count)
system.cpu5.exec_context.thread_0.numMiscRegWrites          794                       # Number of times the Misc registers were written (Count)
system.cpu5.exec_context.thread_0.numMemRefs        22179                       # Number of memory refs (Count)
system.cpu5.exec_context.thread_0.numLoadInsts        12041                       # Number of load instructions (Count)
system.cpu5.exec_context.thread_0.numStoreInsts        10138                       # Number of store instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 18487095.876301                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 67451.123699                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.003635                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.996365                       # Percentage of idle cycles (Ratio)
system.cpu5.exec_context.thread_0.numBranches        11212                       # Number of branches fetched (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntAlu        45188     67.02%     67.02% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntMult           46      0.07%     67.09% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntDiv           13      0.02%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.11% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::MemRead        12041     17.86%     84.96% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::MemWrite        10138     15.04%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::total        67426                       # Class of executed instruction. (Count)
system.cpu5.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu5.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu5.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu5.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu5.mmu.dtb.readHits                    12042                       # Read hits (Count)
system.cpu5.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu5.mmu.dtb.writeHits                   10138                       # Write hits (Count)
system.cpu5.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu5.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.dtb.readAccesses                12042                       # Read accesses (Count)
system.cpu5.mmu.dtb.writeAccesses               10138                       # Write accesses (Count)
system.cpu5.mmu.dtb.hits                        22180                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.dtb.accesses                    22180                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.instHits                    53651                       # Inst hits (Count)
system.cpu5.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu5.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.itb.instAccesses                53651                       # Inst accesses (Count)
system.cpu5.mmu.itb.hits                        53651                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.itb.accesses                    53651                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu5.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu5.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu5.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu5.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu5.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu5.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu5.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu5.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu5.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu5.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu5.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu5.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu5.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu5.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu5.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu5.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions            120                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples           61                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean    152611608                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 30320114.034419                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10           61    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value     26091876                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total           61                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON     33697412                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   9309308088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        18554499                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.exec_context.thread_0.numInsts     14162245                       # Number of instructions committed (Count)
system.cpu6.exec_context.thread_0.numOps     16310284                       # Number of ops (including micro ops) committed (Count)
system.cpu6.exec_context.thread_0.numIntAluAccesses     14466625                       # Number of integer alu accesses (Count)
system.cpu6.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu6.exec_context.thread_0.numVecAluAccesses          630                       # Number of vector alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns       804400                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numCondCtrlInsts      1998332                       # Number of instructions that are conditional controls (Count)
system.cpu6.exec_context.thread_0.numIntInsts     14466625                       # Number of integer instructions (Count)
system.cpu6.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu6.exec_context.thread_0.numVecInsts          630                       # Number of vector instructions (Count)
system.cpu6.exec_context.thread_0.numIntRegReads     20340927                       # Number of times the integer registers were read (Count)
system.cpu6.exec_context.thread_0.numIntRegWrites     11236629                       # Number of times the integer registers were written (Count)
system.cpu6.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu6.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.exec_context.thread_0.numVecRegReads          520                       # Number of times the vector registers were read (Count)
system.cpu6.exec_context.thread_0.numVecRegWrites          166                       # Number of times the vector registers were written (Count)
system.cpu6.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu6.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu6.exec_context.thread_0.numCCRegReads     47988950                       # Number of times the CC registers were read (Count)
system.cpu6.exec_context.thread_0.numCCRegWrites     10545809                       # Number of times the CC registers were written (Count)
system.cpu6.exec_context.thread_0.numMiscRegReads      2011625                       # Number of times the Misc registers were read (Count)
system.cpu6.exec_context.thread_0.numMiscRegWrites         3498                       # Number of times the Misc registers were written (Count)
system.cpu6.exec_context.thread_0.numMemRefs      2081266                       # Number of memory refs (Count)
system.cpu6.exec_context.thread_0.numLoadInsts      1107315                       # Number of load instructions (Count)
system.cpu6.exec_context.thread_0.numStoreInsts       973951                       # Number of store instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 2230615.072684                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 16323883.927316                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.879780                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.120220                       # Percentage of idle cycles (Ratio)
system.cpu6.exec_context.thread_0.numBranches      2665579                       # Number of branches fetched (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::No_OpClass          211      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntAlu     13736453     84.22%     84.22% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntMult       492166      3.02%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntDiv          181      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAdd            6      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAlu           12      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdCmp            8      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMisc            6      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::MemRead      1107315      6.79%     94.03% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::MemWrite       973951      5.97%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::total     16310309                       # Class of executed instruction. (Count)
system.cpu6.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu6.mmu.prefetchFaults                     19                       # Number of MMU faults due to prefetch (Count)
system.cpu6.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu6.mmu.permsFaults                        10                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu6.mmu.dtb.readHits                   849091                       # Read hits (Count)
system.cpu6.mmu.dtb.readMisses                    338                       # Read misses (Count)
system.cpu6.mmu.dtb.writeHits                  973894                       # Write hits (Count)
system.cpu6.mmu.dtb.writeMisses                    55                       # Write misses (Count)
system.cpu6.mmu.dtb.inserts                       367                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.dtb.flushedEntries                136                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.dtb.readAccesses               849429                       # Read accesses (Count)
system.cpu6.mmu.dtb.writeAccesses              973949                       # Write accesses (Count)
system.cpu6.mmu.dtb.hits                      1822985                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.dtb.misses                        393                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.dtb.accesses                  1823378                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.dtb_walker.walks                  287                       # Table walker walks requested (Count)
system.cpu6.mmu.dtb_walker.walksLongDescriptor          287                       # Table walker walks initiated with long descriptors (Count)
system.cpu6.mmu.dtb_walker.walkWaitTime::samples          287                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.walkWaitTime::0          287    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.walkWaitTime::total          287                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.pageSizes::4KiB          244     87.14%     87.14% # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.pageSizes::2MiB           36     12.86%    100.00% # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.pageSizes::total          280                       # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::Data          287                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::total          287                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::Data          280                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::total          280                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin::total          567                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.instHits                 14161520                       # Inst hits (Count)
system.cpu6.mmu.itb.instMisses                    750                       # Inst misses (Count)
system.cpu6.mmu.itb.inserts                       750                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.itb.flushedEntries                126                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.itb.instAccesses             14162270                       # Inst accesses (Count)
system.cpu6.mmu.itb.hits                     14161520                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.itb.misses                        750                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.itb.accesses                 14162270                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.itb_walker.walks                  480                       # Table walker walks requested (Count)
system.cpu6.mmu.itb_walker.walksLongDescriptor          480                       # Table walker walks initiated with long descriptors (Count)
system.cpu6.mmu.itb_walker.walkWaitTime::samples          480                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.walkWaitTime::0          480    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.walkWaitTime::total          480                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.pageSizes::4KiB          474     98.75%     98.75% # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.pageSizes::2MiB            6      1.25%    100.00% # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.pageSizes::total          480                       # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::Inst          480                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::total          480                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::Inst          480                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::total          480                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin::total          960                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.l2_shared.partialHits             694                       # partial translation hits (Count)
system.cpu6.mmu.l2_shared.instHits                731                       # Inst hits (Count)
system.cpu6.mmu.l2_shared.instMisses               19                       # Inst misses (Count)
system.cpu6.mmu.l2_shared.readHits                288                       # Read hits (Count)
system.cpu6.mmu.l2_shared.readMisses               50                       # Read misses (Count)
system.cpu6.mmu.l2_shared.writeHits                32                       # Write hits (Count)
system.cpu6.mmu.l2_shared.writeMisses              23                       # Write misses (Count)
system.cpu6.mmu.l2_shared.inserts                 799                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.l2_shared.flushedEntries          581                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.l2_shared.readAccesses            338                       # Read accesses (Count)
system.cpu6.mmu.l2_shared.writeAccesses            55                       # Write accesses (Count)
system.cpu6.mmu.l2_shared.instAccesses            750                       # Inst accesses (Count)
system.cpu6.mmu.l2_shared.hits                   1051                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.l2_shared.misses                   92                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.l2_shared.accesses               1143                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu6.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu6.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu6.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu6.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu6.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu6.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu6.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu6.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu6.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu6.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu6.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu6.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu6.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             24                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 91373461.538462                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 61826241.918980                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value      2904000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value    162416148                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   8155150500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   1187855000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        18407545                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.exec_context.thread_0.numInsts     17536640                       # Number of instructions committed (Count)
system.cpu7.exec_context.thread_0.numOps     17819173                       # Number of ops (including micro ops) committed (Count)
system.cpu7.exec_context.thread_0.numIntAluAccesses     14504293                       # Number of integer alu accesses (Count)
system.cpu7.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu7.exec_context.thread_0.numVecAluAccesses          787                       # Number of vector alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns       111800                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numCondCtrlInsts      3383971                       # Number of instructions that are conditional controls (Count)
system.cpu7.exec_context.thread_0.numIntInsts     14504293                       # Number of integer instructions (Count)
system.cpu7.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu7.exec_context.thread_0.numVecInsts          787                       # Number of vector instructions (Count)
system.cpu7.exec_context.thread_0.numIntRegReads     17983345                       # Number of times the integer registers were read (Count)
system.cpu7.exec_context.thread_0.numIntRegWrites      7631334                       # Number of times the integer registers were written (Count)
system.cpu7.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu7.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.exec_context.thread_0.numVecRegReads          748                       # Number of times the vector registers were read (Count)
system.cpu7.exec_context.thread_0.numVecRegWrites           83                       # Number of times the vector registers were written (Count)
system.cpu7.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu7.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu7.exec_context.thread_0.numCCRegReads     48871512                       # Number of times the CC registers were read (Count)
system.cpu7.exec_context.thread_0.numCCRegWrites      9992643                       # Number of times the CC registers were written (Count)
system.cpu7.exec_context.thread_0.numMiscRegReads      9878442                       # Number of times the Misc registers were read (Count)
system.cpu7.exec_context.thread_0.numMiscRegWrites        27382                       # Number of times the Misc registers were written (Count)
system.cpu7.exec_context.thread_0.numMemRefs     10157780                       # Number of memory refs (Count)
system.cpu7.exec_context.thread_0.numLoadInsts      6700997                       # Number of load instructions (Count)
system.cpu7.exec_context.thread_0.numStoreInsts      3456783                       # Number of store instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 714711.075545                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles 17692833.924455                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.961173                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.038827                       # Percentage of idle cycles (Ratio)
system.cpu7.exec_context.thread_0.numBranches      3500537                       # Number of branches fetched (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::No_OpClass          102      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::IntAlu      7659856     42.99%     42.99% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::IntMult         1360      0.01%     42.99% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::IntDiv          120      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAdd            3      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAlu            6      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdCmp            4      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdMisc            3      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     43.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::MemRead      6700997     37.61%     80.60% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::MemWrite      3456783     19.40%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu7.exec_context.thread_0.statExecutedInstType::total     17819234                       # Class of executed instruction. (Count)
system.cpu7.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu7.mmu.prefetchFaults                     21                       # Number of MMU faults due to prefetch (Count)
system.cpu7.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu7.mmu.permsFaults                         4                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu7.mmu.dtb.readHits                  6701384                       # Read hits (Count)
system.cpu7.mmu.dtb.readMisses                    613                       # Read misses (Count)
system.cpu7.mmu.dtb.writeHits                 3456662                       # Write hits (Count)
system.cpu7.mmu.dtb.writeMisses                   121                       # Write misses (Count)
system.cpu7.mmu.dtb.inserts                       671                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.dtb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.dtb.flushedEntries                 34                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.dtb.readAccesses              6701997                       # Read accesses (Count)
system.cpu7.mmu.dtb.writeAccesses             3456783                       # Write accesses (Count)
system.cpu7.mmu.dtb.hits                     10158046                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.dtb.misses                        734                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.dtb.accesses                 10158780                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.dtb_walker.walks                  340                       # Table walker walks requested (Count)
system.cpu7.mmu.dtb_walker.walksLongDescriptor          340                       # Table walker walks initiated with long descriptors (Count)
system.cpu7.mmu.dtb_walker.walkWaitTime::samples          340                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.walkWaitTime::0          340    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.walkWaitTime::total          340                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.pageSizes::4KiB          257     86.24%     86.24% # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.pageSizes::2MiB           41     13.76%    100.00% # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.pageSizes::total          298                       # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::Data          340                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::total          340                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::Data          298                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::total          298                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin::total          638                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.instHits                 17535047                       # Inst hits (Count)
system.cpu7.mmu.itb.instMisses                   1670                       # Inst misses (Count)
system.cpu7.mmu.itb.inserts                      1654                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.itb.flushTlbMvaAsid               126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.itb.instAccesses             17536717                       # Inst accesses (Count)
system.cpu7.mmu.itb.hits                     17535047                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.itb.misses                       1670                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.itb.accesses                 17536717                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.itb_walker.walks                  546                       # Table walker walks requested (Count)
system.cpu7.mmu.itb_walker.walksLongDescriptor          546                       # Table walker walks initiated with long descriptors (Count)
system.cpu7.mmu.itb_walker.walkWaitTime::samples          546                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.walkWaitTime::0          546    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.walkWaitTime::total          546                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.pageSizes::4KiB          524     98.87%     98.87% # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.pageSizes::2MiB            6      1.13%    100.00% # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.pageSizes::total          530                       # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::Inst          546                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::total          546                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::Inst          530                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::total          530                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin::total         1076                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.l2_shared.partialHits             806                       # partial translation hits (Count)
system.cpu7.mmu.l2_shared.instHits               1653                       # Inst hits (Count)
system.cpu7.mmu.l2_shared.instMisses               17                       # Inst misses (Count)
system.cpu7.mmu.l2_shared.readHits                550                       # Read hits (Count)
system.cpu7.mmu.l2_shared.readMisses               63                       # Read misses (Count)
system.cpu7.mmu.l2_shared.writeHits               100                       # Write hits (Count)
system.cpu7.mmu.l2_shared.writeMisses              21                       # Write misses (Count)
system.cpu7.mmu.l2_shared.inserts                 874                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.l2_shared.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.l2_shared.flushTlbMvaAsid          126                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.l2_shared.flushTlbAsid              6                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.l2_shared.flushedEntries          130                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.l2_shared.readAccesses            613                       # Read accesses (Count)
system.cpu7.mmu.l2_shared.writeAccesses           121                       # Write accesses (Count)
system.cpu7.mmu.l2_shared.instAccesses           1670                       # Inst accesses (Count)
system.cpu7.mmu.l2_shared.hits                   2303                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.l2_shared.misses                  101                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.l2_shared.accesses               2404                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu7.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu7.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu7.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu7.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.stage2_dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu7.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu7.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu7.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu7.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.stage2_itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.cpu7.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu7.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu7.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu7.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu7.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             19                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 35990870.800000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 49786053.848667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value      1935000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value    162416148                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   9144174792                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED    359908708                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   223                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  223                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 8859                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                8859                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          192                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio          364                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          556                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iobridge.cpu_side_port        17608                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total        17608                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    18164                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio          203                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          587                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iobridge.cpu_side_port       561440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total       561440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    562027                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb_walker          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb_walker         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst     55764356                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      5902940                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb_walker         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb_walker         2864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst      1887648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       909177                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst       193772                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data        99013                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb_walker            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb_walker           88                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst       195220                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data        99688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.mmu.dtb_walker            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.mmu.itb_walker           80                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst       183024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data        93902                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst       214604                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data       110817                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.mmu.dtb_walker         3000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.mmu.itb_walker         4096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst     56649080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data      6317188                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.mmu.dtb_walker         3632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.mmu.itb_walker         4584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst     70146804                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data     28184380                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pci_ide          288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      226974357                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst     55764356                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst      1887648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst       193772                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst       195220                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst       183024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst       214604                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst     56649080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst     70146804                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total    185234508                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu0.data      3774392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu1.data       672145                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu2.data        72436                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu3.data        72932                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu4.data        69503                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu5.data        79309                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu6.data      4203882                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu7.data     14791636                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::pci_ide       561152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     24297387                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb_walker          104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb_walker          136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst     13941089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       802992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb_walker          272                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb_walker          358                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst       471912                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       102632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst        48443                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data        10642                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb_walker           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst        48805                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data        10702                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.mmu.dtb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.mmu.itb_walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst        45756                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data         9972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst        53651                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data        12032                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.mmu.dtb_walker          375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.mmu.itb_walker          512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst     14162270                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data       849368                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.mmu.dtb_walker          454                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.mmu.itb_walker          573                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst     17536701                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data      6701850                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pci_ide            36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        54811660                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu0.data       931177                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu1.data        77381                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu2.data         9236                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu3.data         9295                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu4.data         8832                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu5.data        10135                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu6.data       973922                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu7.data      3449041                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::pci_ide         8768                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        5477787                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb_walker        89756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb_walker       117374                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst    6015877396                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     636811144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb_walker       234748                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb_walker       308969                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst     203640098                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      98082319                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst      20904188                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      10681556                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb_walker          863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb_walker         9493                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst      21060399                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data      10754375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.mmu.dtb_walker          863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.mmu.itb_walker         8630                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst      19744690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data      10130179                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst      23151551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data      11954975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.mmu.dtb_walker       323641                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.mmu.itb_walker       441878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst    6111321717                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data     681500357                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.mmu.dtb_walker       391821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.mmu.itb_walker       494523                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst    7567460702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data    3040540351                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pci_ide           31070                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total       24486069628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst   6015877396                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst    203640098                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst     20904188                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst     21060399                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst     19744690                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst     23151551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst   6111321717                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst   7567460702                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total   19983160743                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu0.data    407182673                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu1.data     72511228                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu2.data      7814420                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu3.data      7867929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu4.data      7498007                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu5.data      8555881                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu6.data    453516198                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu7.data   1595726644                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::pci_ide       60537266                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2621210245                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb_walker        89756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb_walker       117374                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst   6015877396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1043993816                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb_walker       234748                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb_walker       308969                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst    203640098                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    170593547                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst     20904188                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     18495976                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb_walker          863                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb_walker         9493                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst     21060399                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data     18622303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.mmu.dtb_walker          863                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.mmu.itb_walker         8630                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst     19744690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data     17628186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst     23151551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data     20510857                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.mmu.dtb_walker       323641                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.mmu.itb_walker       441878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst   6111321717                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data   1135016554                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.mmu.dtb_walker       391821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.mmu.itb_walker       494523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst   7567460702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data   4636266995                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pci_ide       60568335                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total      27107279873                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3559499520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3559499520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower          384                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 585264852500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3559499520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3559499520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower          384                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 585264852500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             54784357                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            54798091                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             5464211                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            5464211                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                498                       # Transaction distribution (Count)
system.membus.transDist::SoftPFExReq            13350                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             13848                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq          13734                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq           13728                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp          13728                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq          7616                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedResp         7616                       # Transaction distribution (Count)
system.membus.pktCount_system.iobridge.mem_side_port::system.mem_ctrls.port        17608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iobridge.mem_side_port::total        17608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache_port::system.mem_ctrls.port     27882178                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache_port::total     27882178                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.bridge.cpu_side_port          124                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.realview.gic.pio           80                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.mem_ctrls.port      3468338                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::total      3468542                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.itb_walker.port::system.mem_ctrls.port          272                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.itb_walker.port::total          272                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.dtb_walker.port::system.mem_ctrls.port          208                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.dtb_walker.port::total          208                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache_port::system.mem_ctrls.port       943824                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache_port::total       943824                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.bridge.cpu_side_port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.realview.gic.pio           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.mem_ctrls.port       360026                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::total       360066                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.itb_walker.port::system.mem_ctrls.port          716                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.itb_walker.port::total          716                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.dtb_walker.port::system.mem_ctrls.port          544                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.dtb_walker.port::total          544                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache_port::system.mem_ctrls.port        96886                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache_port::total        96886                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.bridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.mem_ctrls.port        39756                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::total        39782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache_port::system.mem_ctrls.port        97610                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache_port::total        97610                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.bridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.mem_ctrls.port        39994                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::total        40020                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.itb_walker.port::system.mem_ctrls.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.itb_walker.port::total           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.dtb_walker.port::system.mem_ctrls.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.dtb_walker.port::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache_port::system.mem_ctrls.port        91512                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache_port::total        91512                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.bridge.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.mem_ctrls.port        37608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::total        37632                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.itb_walker.port::system.mem_ctrls.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.itb_walker.port::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.dtb_walker.port::system.mem_ctrls.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.dtb_walker.port::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache_port::system.mem_ctrls.port       107302                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache_port::total       107302                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.bridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.mem_ctrls.port        44334                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::total        44360                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache_port::system.mem_ctrls.port     28324540                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache_port::total     28324540                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.bridge.cpu_side_port           52                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.realview.gic.pio           52                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.mem_ctrls.port      3646580                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::total      3646684                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.itb_walker.port::system.mem_ctrls.port         1024                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.itb_walker.port::total         1024                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.dtb_walker.port::system.mem_ctrls.port          750                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.dtb_walker.port::total          750                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache_port::system.mem_ctrls.port     35073402                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache_port::total     35073402                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.bridge.cpu_side_port          338                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.realview.gic.pio           74                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.mem_ctrls.port     20317014                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::total     20317426                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.itb_walker.port::system.mem_ctrls.port         1146                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.itb_walker.port::total         1146                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.dtb_walker.port::system.mem_ctrls.port          908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.dtb_walker.port::total          908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               120594988                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.iobridge.mem_side_port::system.mem_ctrls.port       561440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iobridge.mem_side_port::total       561440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache_port::system.mem_ctrls.port     55764356                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache_port::total     55764356                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.bridge.cpu_side_port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.realview.gic.pio          160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.mem_ctrls.port      9677332                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::total      9677572                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.itb_walker.port::system.mem_ctrls.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.itb_walker.port::total         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.dtb_walker.port::system.mem_ctrls.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.dtb_walker.port::total          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache_port::system.mem_ctrls.port      1887648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache_port::total      1887648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.bridge.cpu_side_port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.realview.gic.pio           56                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.mem_ctrls.port      1581322                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::total      1581402                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.itb_walker.port::system.mem_ctrls.port         2864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.itb_walker.port::total         2864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.dtb_walker.port::system.mem_ctrls.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.dtb_walker.port::total         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache_port::system.mem_ctrls.port       193772                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache_port::total       193772                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.mem_ctrls.port       171449                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::total       171501                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache_port::system.mem_ctrls.port       195220                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache_port::total       195220                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.mem_ctrls.port       172620                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::total       172672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.itb_walker.port::system.mem_ctrls.port           88                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.itb_walker.port::total           88                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.dtb_walker.port::system.mem_ctrls.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.dtb_walker.port::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache_port::system.mem_ctrls.port       183024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache_port::total       183024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.bridge.cpu_side_port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.mem_ctrls.port       163405                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::total       163453                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.itb_walker.port::system.mem_ctrls.port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.itb_walker.port::total           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.dtb_walker.port::system.mem_ctrls.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.dtb_walker.port::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache_port::system.mem_ctrls.port       214604                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache_port::total       214604                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.mem_ctrls.port       190126                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::total       190178                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache_port::system.mem_ctrls.port     56649080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache_port::total     56649080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.bridge.cpu_side_port          104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.realview.gic.pio          104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.mem_ctrls.port     10521070                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::total     10521278                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.itb_walker.port::system.mem_ctrls.port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.itb_walker.port::total         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.dtb_walker.port::system.mem_ctrls.port         3000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.dtb_walker.port::total         3000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache_port::system.mem_ctrls.port     70146804                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache_port::total     70146804                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.bridge.cpu_side_port          319                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.realview.gic.pio          148                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.mem_ctrls.port     42976016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::total     42976483                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.itb_walker.port::system.mem_ctrls.port         4584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.itb_walker.port::total         4584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.dtb_walker.port::system.mem_ctrls.port         3632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.dtb_walker.port::total         3632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                251272943                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           60297494                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 60297494    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::6                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::7                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             60297494                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           7616                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages          137                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes       561152                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs          137                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 585264852500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      335                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
