viewName "module"
langName "Verilog"
libDirs ""
libFiles ""
libName ""
extDirs ".v"
