===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.5295 seconds

  ----Wall Time----  ----Name----
    4.0912 ( 11.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.3794 (  9.3%)    Parse modules
    0.6749 (  1.8%)    Verify circuit
   19.1803 ( 52.5%)  'firrtl.circuit' Pipeline
    1.4501 (  4.0%)    'firrtl.module' Pipeline
    1.3577 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0924 (  0.3%)      LowerCHIRRTLPass
    0.1240 (  0.3%)    InferWidths
    0.8494 (  2.3%)    InferResets
    0.0610 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0840 (  0.2%)    WireDFT
    0.0886 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7441 (  2.0%)    LowerFIRRTLTypes
    7.8365 ( 21.5%)    'firrtl.module' Pipeline
    0.8246 (  2.3%)      ExpandWhens
    0.0256 (  0.1%)      RemoveInvalid
    6.5330 ( 17.9%)      Canonicalizer
    0.4532 (  1.2%)      InferReadWrite
    0.6080 (  1.7%)    Inliner
    1.2227 (  3.3%)    IMConstProp
    0.0780 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0726 (  0.2%)    BlackBoxReader
    0.0726 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.9944 ( 13.7%)    'firrtl.module' Pipeline
    4.9943 ( 13.7%)      Canonicalizer
    0.4895 (  1.3%)    RemoveUnusedPorts
    0.0746 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4556 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.8291 ( 10.5%)  LowerFIRRTLToHW
    0.0754 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4035 ( 12.1%)  'hw.module' Pipeline
    0.9785 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7260 (  7.5%)    Canonicalizer
    0.6990 (  1.9%)    HWCleanup
    0.8628 (  2.4%)  'hw.module' Pipeline
    0.0836 (  0.2%)    HWLegalizeModules
    0.7792 (  2.1%)    PrettifyVerilog
    3.9452 ( 10.8%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   36.5295 (100.0%)  Total

{
  totalTime: 36.557,
  maxMemory: 739119104
}
