

================================================================
== Vitis HLS Report for 'krnl_vadd'
================================================================
* Date:           Thu Jan 14 19:48:44 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.086 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       33|    11617| 0.132 us | 46.468 us |   34|  11618|   none  |
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_1  |       32|    11616|  2 ~ 726 |          -|          -|    16|    no    |
        | + read1           |      257|      257|         3|          1|          1|   256|    yes   |
        | + vadd_writeC     |      258|      258|         4|          1|          1|   256|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 217
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 73 74 75 }
  Pipeline-1 : II = 1, D = 4, States = { 146 147 148 149 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 217 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 150 147 
147 --> 148 
148 --> 149 
149 --> 146 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 218 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_4, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_12, i32, i32, void @empty_8, i32, i32, void @empty, void @empty_0, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_1"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_9, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_1"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_12, i32, i32, void @empty_8, i32, i32, void @empty, void @empty_2, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_1"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_9, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_1"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_12, i32, i32, void @empty_8, i32, i32, void @empty, void @empty_3, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_1"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_9, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_1"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_12, i32, i32, void @empty_8, i32, i32, void @empty, void @empty_11, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_9, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_12, i32, i32, void @empty_8, i32, i32, void @empty, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size"   --->   Operation 232 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 233 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_r"   --->   Operation 233 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 234 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in2"   --->   Operation 234 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 235 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in1"   --->   Operation 235 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 236 [1/1] (1.15ns)   --->   "%v1_buffer = alloca i64" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:54]   --->   Operation 236 'alloca' 'v1_buffer' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 237 [1/1] (0.21ns)   --->   "%xor_ln57 = xor i32 %size_read, i32" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 237 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.60ns)   --->   "%br_ln57 = br void" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 238 'br' 'br_ln57' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%indvars_iv7 = phi i32 %indvars_iv_next8, void %._crit_edge7, i32, void %.lr.ph11"   --->   Operation 239 'phi' 'indvars_iv7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%indvars_iv5 = phi i32 %indvars_iv_next6, void %._crit_edge7, i32, void %.lr.ph11"   --->   Operation 240 'phi' 'indvars_iv5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%indvar = phi i32 %add_ln57, void %._crit_edge7, i32, void %.lr.ph11" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 241 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%i = phi i32 %i_1, void %._crit_edge7, i32, void %.lr.ph11"   --->   Operation 242 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp_ult  i32 %i, i32 %size_read" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 243 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.88ns)   --->   "%add_ln57 = add i32 %indvar, i32" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 244 'add' 'add_ln57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %._crit_edge12.loopexit, void %.split" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 245 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.85ns)   --->   "%empty = icmp_ugt  i32 %indvars_iv7, i32 %xor_ln57" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 246 'icmp' 'empty' <Predicate = (icmp_ln57)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node empty_19)   --->   "%umax9 = select i1 %empty, i32 %indvars_iv7, i32 %xor_ln57" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 247 'select' 'umax9' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.88ns) (out node of the LUT)   --->   "%empty_19 = sub i32 %indvars_iv5, i32 %umax9" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 248 'sub' 'empty_19' <Predicate = (icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 249 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 250 'specloopname' 'specloopname_ln57' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %indvar" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 251 'trunc' 'trunc_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i32 %indvar, i32" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 252 'shl' 'shl_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.88ns)   --->   "%sub_ln61 = sub i32, i32 %shl_ln61" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 253 'sub' 'sub_ln61' <Predicate = (icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp_ugt  i32 %sub_ln61, i32 %xor_ln57" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 254 'icmp' 'icmp_ln61' <Predicate = (icmp_ln57)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node sub_ln61_1)   --->   "%select_ln61 = select i1 %icmp_ln61, i32 %sub_ln61, i32 %xor_ln57" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 255 'select' 'select_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node sub_ln61_1)   --->   "%xor_ln61 = xor i32 %shl_ln61, i32" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 256 'xor' 'xor_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln61_1 = sub i32 %xor_ln61, i32 %select_ln61" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 257 'sub' 'sub_ln61_1' <Predicate = (icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %trunc_ln61, i10" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 258 'bitconcatenate' 'shl_ln61_1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i34 %shl_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 259 'zext' 'zext_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.14ns)   --->   "%add_ln61 = add i64 %in2_read, i64 %zext_ln61" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 260 'add' 'add_ln61' <Predicate = (icmp_ln57)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (1.14ns)   --->   "%add_ln61_1 = add i64 %out_r_read, i64 %zext_ln61" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 261 'add' 'add_ln61_1' <Predicate = (icmp_ln57)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (1.14ns)   --->   "%add_ln61_2 = add i64 %in1_read, i64 %zext_ln61" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 262 'add' 'add_ln61_2' <Predicate = (icmp_ln57)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.88ns)   --->   "%i_1 = add i32, i32 %i" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 263 'add' 'i_1' <Predicate = (icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.85ns)   --->   "%icmp_ln61_1 = icmp_ugt  i32 %i_1, i32 %size_read" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61]   --->   Operation 264 'icmp' 'icmp_ln61_1' <Predicate = (icmp_ln57)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_eq  i32 %i, i32 %size_read" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 265 'icmp' 'icmp_ln64' <Predicate = (icmp_ln57)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.12ns)   --->   "%and_ln64 = and i1 %icmp_ln61_1, i1 %icmp_ln64" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 266 'and' 'and_ln64' <Predicate = (icmp_ln57)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %and_ln64, void %.lr.ph, void %._crit_edge7" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 267 'br' 'br_ln64' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln61_2, i32, i32" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 268 'partselect' 'trunc_ln' <Predicate = (icmp_ln57 & !and_ln64)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 269 'sext' 'sext_ln64' <Predicate = (icmp_ln57 & !and_ln64)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln64" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 270 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln57 & !and_ln64)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:78]   --->   Operation 271 'ret' 'ret_ln78' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 272 [70/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 272 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 273 [69/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 273 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 274 [68/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 274 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 275 [67/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 275 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 276 [66/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 276 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 277 [65/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 277 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 278 [64/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 278 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 279 [63/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 279 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 280 [62/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 280 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 281 [61/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 281 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 282 [60/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 282 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 283 [59/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 283 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 284 [58/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 284 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 285 [57/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 285 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 286 [56/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 286 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 287 [55/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 287 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 288 [54/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 288 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 289 [53/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 289 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 290 [52/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 290 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 291 [51/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 291 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 292 [50/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 292 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 293 [49/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 293 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 294 [48/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 294 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 295 [47/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 295 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 296 [46/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 296 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 297 [45/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 297 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 298 [44/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 298 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 299 [43/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 299 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 300 [42/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 300 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 301 [41/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 301 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 302 [40/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 302 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 303 [39/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 303 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 304 [38/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 304 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 305 [37/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 305 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 306 [36/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 306 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 307 [35/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 307 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 308 [34/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 308 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 309 [33/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 309 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 310 [32/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 310 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 311 [31/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 311 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 312 [30/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 312 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 313 [29/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 313 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 314 [28/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 314 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 315 [27/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 315 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 316 [26/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 316 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 317 [25/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 317 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 318 [24/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 318 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 319 [23/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 319 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 320 [22/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 320 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 321 [21/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 321 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 322 [20/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 322 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 323 [19/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 323 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 324 [18/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 324 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 325 [17/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 325 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 326 [16/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 326 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 327 [15/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 327 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 328 [14/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 328 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 329 [13/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 329 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 330 [12/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 330 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 331 [11/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 331 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 332 [10/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 332 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 333 [9/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 333 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 334 [8/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 334 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 335 [7/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 335 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 336 [6/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 336 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 337 [5/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 337 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 338 [4/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 338 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 339 [3/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 339 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 340 [2/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 340 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 341 [1/70] (2.92ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 341 'readreq' 'empty_20' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 342 [1/1] (0.60ns)   --->   "%br_ln64 = br void %bb15" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 342 'br' 'br_ln64' <Predicate = true> <Delay = 0.60>

State 73 <SV = 72> <Delay = 0.85>
ST_73 : Operation 343 [1/1] (0.00ns)   --->   "%j = phi i9 %add_ln64, void %bb15.split, i9, void %.lr.ph" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 343 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 344 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %j" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 344 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 345 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 345 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 346 [1/1] (0.85ns)   --->   "%icmp_ln64_1 = icmp_eq  i32 %j_cast, i32 %empty_19" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 346 'icmp' 'icmp_ln64_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 347 [1/1] (0.71ns)   --->   "%add_ln64 = add i9 %j, i9" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 347 'add' 'add_ln64' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64_1, void %bb15.split, void %.lr.ph6" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 348 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 2.92>
ST_74 : Operation 349 [1/1] (2.92ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:66]   --->   Operation 349 'read' 'gmem_addr_read' <Predicate = (!icmp_ln64_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 1.15>
ST_75 : Operation 350 [1/1] (0.00ns)   --->   "%j_cast1 = zext i9 %j" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 350 'zext' 'j_cast1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_75 : Operation 351 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 351 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_75 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64]   --->   Operation 352 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_75 : Operation 353 [1/1] (0.00ns)   --->   "%v1_buffer_addr = getelementptr i32 %v1_buffer, i64, i64 %j_cast1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:66]   --->   Operation 353 'getelementptr' 'v1_buffer_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_75 : Operation 354 [1/1] (1.15ns)   --->   "%store_ln66 = store i32 %gmem_addr_read, i8 %v1_buffer_addr" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:66]   --->   Operation 354 'store' 'store_ln66' <Predicate = (!icmp_ln64_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb15"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>

State 76 <SV = 73> <Delay = 2.92>
ST_76 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln61, i32, i32" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 356 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i62 %trunc_ln1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 357 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 358 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln71" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 358 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 359 [70/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 359 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln61_1, i32, i32" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 360 'partselect' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i62 %trunc_ln71_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 361 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 362 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln71_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 362 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 363 [1/1] (2.92ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %sub_ln61_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 363 'writereq' 'empty_22' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 74> <Delay = 2.92>
ST_77 : Operation 364 [69/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 364 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 75> <Delay = 2.92>
ST_78 : Operation 365 [68/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 365 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 76> <Delay = 2.92>
ST_79 : Operation 366 [67/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 366 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 77> <Delay = 2.92>
ST_80 : Operation 367 [66/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 367 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 78> <Delay = 2.92>
ST_81 : Operation 368 [65/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 368 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 79> <Delay = 2.92>
ST_82 : Operation 369 [64/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 369 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 80> <Delay = 2.92>
ST_83 : Operation 370 [63/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 370 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 81> <Delay = 2.92>
ST_84 : Operation 371 [62/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 371 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 82> <Delay = 2.92>
ST_85 : Operation 372 [61/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 372 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 83> <Delay = 2.92>
ST_86 : Operation 373 [60/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 373 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 84> <Delay = 2.92>
ST_87 : Operation 374 [59/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 374 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 85> <Delay = 2.92>
ST_88 : Operation 375 [58/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 375 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 86> <Delay = 2.92>
ST_89 : Operation 376 [57/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 376 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 87> <Delay = 2.92>
ST_90 : Operation 377 [56/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 377 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 88> <Delay = 2.92>
ST_91 : Operation 378 [55/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 378 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 89> <Delay = 2.92>
ST_92 : Operation 379 [54/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 379 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 90> <Delay = 2.92>
ST_93 : Operation 380 [53/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 380 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 91> <Delay = 2.92>
ST_94 : Operation 381 [52/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 381 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 92> <Delay = 2.92>
ST_95 : Operation 382 [51/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 382 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 93> <Delay = 2.92>
ST_96 : Operation 383 [50/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 383 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 94> <Delay = 2.92>
ST_97 : Operation 384 [49/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 384 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 95> <Delay = 2.92>
ST_98 : Operation 385 [48/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 385 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 96> <Delay = 2.92>
ST_99 : Operation 386 [47/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 386 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 97> <Delay = 2.92>
ST_100 : Operation 387 [46/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 387 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 98> <Delay = 2.92>
ST_101 : Operation 388 [45/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 388 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 99> <Delay = 2.92>
ST_102 : Operation 389 [44/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 389 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 100> <Delay = 2.92>
ST_103 : Operation 390 [43/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 390 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 101> <Delay = 2.92>
ST_104 : Operation 391 [42/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 391 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 102> <Delay = 2.92>
ST_105 : Operation 392 [41/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 392 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 103> <Delay = 2.92>
ST_106 : Operation 393 [40/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 393 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 104> <Delay = 2.92>
ST_107 : Operation 394 [39/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 394 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 105> <Delay = 2.92>
ST_108 : Operation 395 [38/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 395 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 106> <Delay = 2.92>
ST_109 : Operation 396 [37/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 396 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 107> <Delay = 2.92>
ST_110 : Operation 397 [36/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 397 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 108> <Delay = 2.92>
ST_111 : Operation 398 [35/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 398 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 109> <Delay = 2.92>
ST_112 : Operation 399 [34/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 399 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 110> <Delay = 2.92>
ST_113 : Operation 400 [33/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 400 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 111> <Delay = 2.92>
ST_114 : Operation 401 [32/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 401 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 112> <Delay = 2.92>
ST_115 : Operation 402 [31/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 402 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 113> <Delay = 2.92>
ST_116 : Operation 403 [30/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 403 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 114> <Delay = 2.92>
ST_117 : Operation 404 [29/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 404 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 115> <Delay = 2.92>
ST_118 : Operation 405 [28/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 405 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 116> <Delay = 2.92>
ST_119 : Operation 406 [27/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 406 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 117> <Delay = 2.92>
ST_120 : Operation 407 [26/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 407 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 118> <Delay = 2.92>
ST_121 : Operation 408 [25/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 408 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 119> <Delay = 2.92>
ST_122 : Operation 409 [24/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 409 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 120> <Delay = 2.92>
ST_123 : Operation 410 [23/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 410 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 121> <Delay = 2.92>
ST_124 : Operation 411 [22/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 411 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 122> <Delay = 2.92>
ST_125 : Operation 412 [21/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 412 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 123> <Delay = 2.92>
ST_126 : Operation 413 [20/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 413 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 124> <Delay = 2.92>
ST_127 : Operation 414 [19/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 414 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 125> <Delay = 2.92>
ST_128 : Operation 415 [18/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 415 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 126> <Delay = 2.92>
ST_129 : Operation 416 [17/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 416 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 127> <Delay = 2.92>
ST_130 : Operation 417 [16/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 417 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 128> <Delay = 2.92>
ST_131 : Operation 418 [15/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 418 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 129> <Delay = 2.92>
ST_132 : Operation 419 [14/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 419 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 130> <Delay = 2.92>
ST_133 : Operation 420 [13/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 420 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 131> <Delay = 2.92>
ST_134 : Operation 421 [12/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 421 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 132> <Delay = 2.92>
ST_135 : Operation 422 [11/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 422 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 133> <Delay = 2.92>
ST_136 : Operation 423 [10/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 423 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 134> <Delay = 2.92>
ST_137 : Operation 424 [9/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 424 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 135> <Delay = 2.92>
ST_138 : Operation 425 [8/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 425 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 136> <Delay = 2.92>
ST_139 : Operation 426 [7/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 426 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 137> <Delay = 2.92>
ST_140 : Operation 427 [6/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 427 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 138> <Delay = 2.92>
ST_141 : Operation 428 [5/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 428 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 139> <Delay = 2.92>
ST_142 : Operation 429 [4/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 429 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 140> <Delay = 2.92>
ST_143 : Operation 430 [3/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 430 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 141> <Delay = 2.92>
ST_144 : Operation 431 [2/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 431 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 142> <Delay = 2.92>
ST_145 : Operation 432 [1/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %sub_ln61_1, i1 %empty_20" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 432 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 433 [1/1] (0.60ns)   --->   "%br_ln71 = br void %bb" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 433 'br' 'br_ln71' <Predicate = true> <Delay = 0.60>

State 146 <SV = 143> <Delay = 0.85>
ST_146 : Operation 434 [1/1] (0.00ns)   --->   "%j_1 = phi i9 %add_ln71, void %bb.split, i9, void %.lr.ph6" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 434 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 435 [1/1] (0.00ns)   --->   "%j_1_cast6 = zext i9 %j_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 435 'zext' 'j_1_cast6' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 436 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 436 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 437 [1/1] (0.85ns)   --->   "%icmp_ln71 = icmp_eq  i32 %j_1_cast6, i32 %empty_19" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 437 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 438 [1/1] (0.71ns)   --->   "%add_ln71 = add i9 %j_1, i9" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 438 'add' 'add_ln71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %bb.split, void %._crit_edge7.loopexit" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 439 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>

State 147 <SV = 144> <Delay = 2.92>
ST_147 : Operation 440 [1/1] (0.00ns)   --->   "%j_1_cast = zext i9 %j_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 440 'zext' 'j_1_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_147 : Operation 441 [1/1] (0.00ns)   --->   "%v1_buffer_addr_1 = getelementptr i32 %v1_buffer, i64, i64 %j_1_cast" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:74]   --->   Operation 441 'getelementptr' 'v1_buffer_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_147 : Operation 442 [2/2] (1.15ns)   --->   "%v1_buffer_load = load i8 %v1_buffer_addr_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:74]   --->   Operation 442 'load' 'v1_buffer_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_147 : Operation 443 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1, i1 %empty_20, i1 %empty_21" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:74]   --->   Operation 443 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln71)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 145> <Delay = 2.03>
ST_148 : Operation 444 [1/2] (1.15ns)   --->   "%v1_buffer_load = load i8 %v1_buffer_addr_1" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:74]   --->   Operation 444 'load' 'v1_buffer_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_148 : Operation 445 [1/1] (0.88ns)   --->   "%add_ln74 = add i32 %v1_buffer_load, i32 %gmem_addr_1_read" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:74]   --->   Operation 445 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 146> <Delay = 2.92>
ST_149 : Operation 446 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 446 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_149 : Operation 447 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71]   --->   Operation 447 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_149 : Operation 448 [1/1] (2.92ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %add_ln74, i4, i1 %empty_20, i1 %empty_21, i1 %empty_22" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:74]   --->   Operation 448 'write' 'write_ln74' <Predicate = (!icmp_ln71)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 449 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 150 <SV = 144> <Delay = 2.92>
ST_150 : Operation 450 [68/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 450 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 145> <Delay = 2.92>
ST_151 : Operation 451 [67/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 451 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 146> <Delay = 2.92>
ST_152 : Operation 452 [66/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 452 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 147> <Delay = 2.92>
ST_153 : Operation 453 [65/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 453 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 148> <Delay = 2.92>
ST_154 : Operation 454 [64/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 454 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 149> <Delay = 2.92>
ST_155 : Operation 455 [63/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 455 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 150> <Delay = 2.92>
ST_156 : Operation 456 [62/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 456 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 151> <Delay = 2.92>
ST_157 : Operation 457 [61/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 457 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 152> <Delay = 2.92>
ST_158 : Operation 458 [60/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 458 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 153> <Delay = 2.92>
ST_159 : Operation 459 [59/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 459 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 154> <Delay = 2.92>
ST_160 : Operation 460 [58/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 460 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 155> <Delay = 2.92>
ST_161 : Operation 461 [57/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 461 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 156> <Delay = 2.92>
ST_162 : Operation 462 [56/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 462 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 157> <Delay = 2.92>
ST_163 : Operation 463 [55/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 463 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 158> <Delay = 2.92>
ST_164 : Operation 464 [54/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 464 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 159> <Delay = 2.92>
ST_165 : Operation 465 [53/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 465 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 160> <Delay = 2.92>
ST_166 : Operation 466 [52/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 466 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 161> <Delay = 2.92>
ST_167 : Operation 467 [51/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 467 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 162> <Delay = 2.92>
ST_168 : Operation 468 [50/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 468 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 163> <Delay = 2.92>
ST_169 : Operation 469 [49/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 469 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 164> <Delay = 2.92>
ST_170 : Operation 470 [48/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 470 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 165> <Delay = 2.92>
ST_171 : Operation 471 [47/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 471 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 166> <Delay = 2.92>
ST_172 : Operation 472 [46/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 472 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 167> <Delay = 2.92>
ST_173 : Operation 473 [45/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 473 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 168> <Delay = 2.92>
ST_174 : Operation 474 [44/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 474 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 169> <Delay = 2.92>
ST_175 : Operation 475 [43/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 475 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 170> <Delay = 2.92>
ST_176 : Operation 476 [42/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 476 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 171> <Delay = 2.92>
ST_177 : Operation 477 [41/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 477 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 172> <Delay = 2.92>
ST_178 : Operation 478 [40/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 478 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 173> <Delay = 2.92>
ST_179 : Operation 479 [39/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 479 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 174> <Delay = 2.92>
ST_180 : Operation 480 [38/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 480 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 175> <Delay = 2.92>
ST_181 : Operation 481 [37/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 481 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 176> <Delay = 2.92>
ST_182 : Operation 482 [36/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 482 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 177> <Delay = 2.92>
ST_183 : Operation 483 [35/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 483 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 178> <Delay = 2.92>
ST_184 : Operation 484 [34/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 484 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 179> <Delay = 2.92>
ST_185 : Operation 485 [33/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 485 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 180> <Delay = 2.92>
ST_186 : Operation 486 [32/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 486 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 181> <Delay = 2.92>
ST_187 : Operation 487 [31/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 487 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 182> <Delay = 2.92>
ST_188 : Operation 488 [30/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 488 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 183> <Delay = 2.92>
ST_189 : Operation 489 [29/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 489 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 184> <Delay = 2.92>
ST_190 : Operation 490 [28/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 490 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 185> <Delay = 2.92>
ST_191 : Operation 491 [27/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 491 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 186> <Delay = 2.92>
ST_192 : Operation 492 [26/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 492 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 187> <Delay = 2.92>
ST_193 : Operation 493 [25/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 493 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 188> <Delay = 2.92>
ST_194 : Operation 494 [24/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 494 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 189> <Delay = 2.92>
ST_195 : Operation 495 [23/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 495 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 190> <Delay = 2.92>
ST_196 : Operation 496 [22/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 496 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 191> <Delay = 2.92>
ST_197 : Operation 497 [21/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 497 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 192> <Delay = 2.92>
ST_198 : Operation 498 [20/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 498 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 193> <Delay = 2.92>
ST_199 : Operation 499 [19/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 499 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 194> <Delay = 2.92>
ST_200 : Operation 500 [18/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 500 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 195> <Delay = 2.92>
ST_201 : Operation 501 [17/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 501 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 196> <Delay = 2.92>
ST_202 : Operation 502 [16/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 502 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 197> <Delay = 2.92>
ST_203 : Operation 503 [15/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 503 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 198> <Delay = 2.92>
ST_204 : Operation 504 [14/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 504 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 199> <Delay = 2.92>
ST_205 : Operation 505 [13/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 505 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 200> <Delay = 2.92>
ST_206 : Operation 506 [12/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 506 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 201> <Delay = 2.92>
ST_207 : Operation 507 [11/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 507 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 202> <Delay = 2.92>
ST_208 : Operation 508 [10/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 508 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 203> <Delay = 2.92>
ST_209 : Operation 509 [9/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 509 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 204> <Delay = 2.92>
ST_210 : Operation 510 [8/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 510 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 205> <Delay = 2.92>
ST_211 : Operation 511 [7/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 511 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 206> <Delay = 2.92>
ST_212 : Operation 512 [6/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 512 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 207> <Delay = 2.92>
ST_213 : Operation 513 [5/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 513 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 208> <Delay = 2.92>
ST_214 : Operation 514 [4/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 514 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 209> <Delay = 2.92>
ST_215 : Operation 515 [3/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 515 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 210> <Delay = 2.92>
ST_216 : Operation 516 [2/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 516 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 211> <Delay = 2.92>
ST_217 : Operation 517 [1/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 517 'writeresp' 'empty_23' <Predicate = (!and_ln64)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln57 = br void %._crit_edge7" [/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57]   --->   Operation 518 'br' 'br_ln57' <Predicate = (!and_ln64)> <Delay = 0.00>
ST_217 : Operation 519 [1/1] (0.88ns)   --->   "%indvars_iv_next6 = add i32 %indvars_iv5, i32"   --->   Operation 519 'add' 'indvars_iv_next6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 520 [1/1] (0.88ns)   --->   "%indvars_iv_next8 = add i32 %indvars_iv7, i32"   --->   Operation 520 'add' 'indvars_iv_next8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 521 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
size_read              (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
out_r_read             (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in2_read               (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in1_read               (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v1_buffer              (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln57               (xor              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln57                (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv7            (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv5            (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar                 (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln57              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln57               (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln57                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
umax9                  (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_19               (sub              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln57 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln57      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln61             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln61               (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln61               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln61              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln61            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln61               (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln61_1             (sub              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln61_1             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln61               (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln61_1             (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln61_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                    (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln61_1            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln64              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln64               (and              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln64                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln64              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr    ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln78               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_20               (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln64                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j                      (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_cast                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln64_1            (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln64               (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln64                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read         (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_cast1                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln64 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln64      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v1_buffer_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln66             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln1              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln71              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln71_1           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln71_1            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_22               (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_21               (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_1                    (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000]
j_1_cast6              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln71              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln71               (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln71                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1_cast               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v1_buffer_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000]
v1_buffer_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln74               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln71 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln71      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln74             (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_23               (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln57                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv_next6       (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv_next8       (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                 (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i24.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="v1_buffer_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v1_buffer/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="size_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_r_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in2_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_20/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="gmem_addr_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="72"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/74 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_readreq_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="72"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_21/76 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_writeresp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="72"/>
<pin id="159" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_22/76 empty_23/150 "/>
</bind>
</comp>

<comp id="161" class="1004" name="gmem_addr_1_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="71"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/147 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln74_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="73"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/149 "/>
</bind>
</comp>

<comp id="175" class="1004" name="v1_buffer_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_buffer_addr/75 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln66/75 v1_buffer_load/147 "/>
</bind>
</comp>

<comp id="187" class="1004" name="v1_buffer_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="9" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_buffer_addr_1/147 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvars_iv7_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv7 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvars_iv7_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="10" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv7/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="indvars_iv5_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv5 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvars_iv5_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv5/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="indvar_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="j_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="1"/>
<pin id="242" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/73 "/>
</bind>
</comp>

<comp id="252" class="1005" name="j_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="1"/>
<pin id="254" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="j_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/146 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln57_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln57_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln57_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="umax9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax9/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="empty_19_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="71"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln61_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln61_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln61/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln61_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln61_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln61_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="1"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln61_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sub_ln61_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="shl_ln61_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="34" slack="0"/>
<pin id="341" dir="0" index="1" bw="24" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln61_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="34" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln61_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="0" index="1" bw="34" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="72"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln61_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="0" index="1" bw="34" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="72"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln61_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="0" index="1" bw="34" slack="0"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln61_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln64_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="and_ln64_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="210"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln64/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="62" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln64_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="62" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="gmem_addr_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="62" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="j_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/73 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln64_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="71"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64_1/73 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln64_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/73 "/>
</bind>
</comp>

<comp id="423" class="1004" name="j_cast1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="2"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/75 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="62" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="72"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="0" index="3" bw="7" slack="0"/>
<pin id="433" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/76 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln71_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="62" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/76 "/>
</bind>
</comp>

<comp id="441" class="1004" name="gmem_addr_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="62" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/76 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln71_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="62" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="72"/>
<pin id="451" dir="0" index="2" bw="3" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln71_1/76 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln71_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="62" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_1/76 "/>
</bind>
</comp>

<comp id="461" class="1004" name="gmem_addr_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="62" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/76 "/>
</bind>
</comp>

<comp id="468" class="1004" name="j_1_cast6_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast6/146 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln71_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="142"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/146 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln71_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/146 "/>
</bind>
</comp>

<comp id="483" class="1004" name="j_1_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/147 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln74_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="1"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/148 "/>
</bind>
</comp>

<comp id="493" class="1004" name="indvars_iv_next6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="210"/>
<pin id="495" dir="0" index="1" bw="9" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next6/217 "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvars_iv_next8_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="210"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next8/217 "/>
</bind>
</comp>

<comp id="505" class="1005" name="size_read_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="512" class="1005" name="out_r_read_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_r_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="in2_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="522" class="1005" name="in1_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="527" class="1005" name="xor_ln57_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln57_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="543" class="1005" name="empty_19_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="71"/>
<pin id="545" dir="1" index="1" bw="32" slack="71"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="549" class="1005" name="sub_ln61_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln61_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln61_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="72"/>
<pin id="558" dir="1" index="1" bw="64" slack="72"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="561" class="1005" name="add_ln61_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="72"/>
<pin id="563" dir="1" index="1" bw="64" slack="72"/>
</pin_list>
<bind>
<opset="add_ln61_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="i_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="and_ln64_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="210"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln64 "/>
</bind>
</comp>

<comp id="575" class="1005" name="gmem_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="icmp_ln64_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="add_ln64_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="590" class="1005" name="gmem_addr_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="gmem_addr_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="gmem_addr_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="71"/>
<pin id="603" dir="1" index="1" bw="32" slack="71"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln71_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln71_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="616" class="1005" name="v1_buffer_addr_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v1_buffer_addr_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="gmem_addr_1_read_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="add_ln74_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="631" class="1005" name="indvars_iv_next6_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next6 "/>
</bind>
</comp>

<comp id="636" class="1005" name="indvars_iv_next8_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="90" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="98" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="90" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="102" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="104" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="174"><net_src comp="106" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="180"><net_src comp="96" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="96" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="82" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="82" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="268"><net_src comp="114" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="233" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="222" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="198" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="198" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="210" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="286" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="222" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="222" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="303" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="320" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="299" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="347" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="347" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="233" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="233" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="372" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="361" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="76" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="78" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="388" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="0" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="244" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="244" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="88" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="240" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="436"><net_src comp="78" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="440"><net_src comp="428" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="441" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="76" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="456"><net_src comp="78" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="460"><net_src comp="448" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="0" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="461" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="471"><net_src comp="256" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="256" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="252" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="492"><net_src comp="181" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="206" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="108" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="194" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="108" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="114" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="515"><net_src comp="120" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="520"><net_src comp="126" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="525"><net_src comp="132" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="530"><net_src comp="264" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="534"><net_src comp="527" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="541"><net_src comp="275" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="546"><net_src comp="293" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="552"><net_src comp="333" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="559"><net_src comp="351" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="564"><net_src comp="356" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="569"><net_src comp="366" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="574"><net_src comp="382" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="402" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="584"><net_src comp="412" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="417" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="593"><net_src comp="144" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="598"><net_src comp="441" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="604"><net_src comp="461" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="610"><net_src comp="472" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="477" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="619"><net_src comp="187" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="624"><net_src comp="161" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="629"><net_src comp="488" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="634"><net_src comp="493" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="639"><net_src comp="499" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {76 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 }
 - Input state : 
	Port: krnl_vadd : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 74 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 147 }
	Port: krnl_vadd : in1 | {1 }
	Port: krnl_vadd : in2 | {1 }
	Port: krnl_vadd : out_r | {1 }
	Port: krnl_vadd : size | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln57 : 1
		add_ln57 : 1
		br_ln57 : 2
		empty : 1
		umax9 : 2
		empty_19 : 3
		trunc_ln61 : 1
		shl_ln61 : 1
		sub_ln61 : 1
		icmp_ln61 : 2
		select_ln61 : 3
		xor_ln61 : 1
		sub_ln61_1 : 4
		shl_ln61_1 : 2
		zext_ln61 : 3
		add_ln61 : 4
		add_ln61_1 : 4
		add_ln61_2 : 4
		i_1 : 1
		icmp_ln61_1 : 2
		icmp_ln64 : 1
		and_ln64 : 3
		br_ln64 : 3
		trunc_ln : 5
		sext_ln64 : 6
		gmem_addr : 7
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		j_cast : 1
		icmp_ln64_1 : 2
		add_ln64 : 1
		br_ln64 : 3
	State 74
	State 75
		v1_buffer_addr : 1
		store_ln66 : 2
	State 76
		sext_ln71 : 1
		gmem_addr_1 : 2
		empty_21 : 3
		sext_ln71_1 : 1
		gmem_addr_2 : 2
		empty_22 : 3
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
		j_1_cast6 : 1
		icmp_ln71 : 2
		add_ln71 : 1
		br_ln71 : 3
	State 147
		v1_buffer_addr_1 : 1
		v1_buffer_load : 2
	State 148
		add_ln74 : 1
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln57_fu_275       |    0    |    39   |
|          |        add_ln61_fu_351       |    0    |    71   |
|          |       add_ln61_1_fu_356      |    0    |    71   |
|          |       add_ln61_2_fu_361      |    0    |    71   |
|    add   |          i_1_fu_366          |    0    |    39   |
|          |        add_ln64_fu_417       |    0    |    16   |
|          |        add_ln71_fu_477       |    0    |    16   |
|          |        add_ln74_fu_488       |    0    |    39   |
|          |    indvars_iv_next6_fu_493   |    0    |    39   |
|          |    indvars_iv_next8_fu_499   |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln57_fu_270       |    0    |    20   |
|          |         empty_fu_281         |    0    |    20   |
|          |       icmp_ln61_fu_315       |    0    |    20   |
|   icmp   |      icmp_ln61_1_fu_372      |    0    |    20   |
|          |       icmp_ln64_fu_377       |    0    |    20   |
|          |      icmp_ln64_1_fu_412      |    0    |    20   |
|          |       icmp_ln71_fu_472       |    0    |    20   |
|----------|------------------------------|---------|---------|
|          |        empty_19_fu_293       |    0    |    39   |
|    sub   |        sub_ln61_fu_309       |    0    |    39   |
|          |       sub_ln61_1_fu_333      |    0    |    39   |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln57_fu_264       |    0    |    32   |
|          |        xor_ln61_fu_327       |    0    |    32   |
|----------|------------------------------|---------|---------|
|  select  |         umax9_fu_286         |    0    |    32   |
|          |      select_ln61_fu_320      |    0    |    32   |
|----------|------------------------------|---------|---------|
|    and   |        and_ln64_fu_382       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |     size_read_read_fu_114    |    0    |    0    |
|          |    out_r_read_read_fu_120    |    0    |    0    |
|   read   |     in2_read_read_fu_126     |    0    |    0    |
|          |     in1_read_read_fu_132     |    0    |    0    |
|          |  gmem_addr_read_read_fu_144  |    0    |    0    |
|          | gmem_addr_1_read_read_fu_161 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_138      |    0    |    0    |
|          |      grp_readreq_fu_149      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_155     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln74_write_fu_166   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln61_fu_299      |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |        shl_ln61_fu_303       |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       shl_ln61_1_fu_339      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln61_fu_347       |    0    |    0    |
|          |         j_cast_fu_408        |    0    |    0    |
|   zext   |        j_cast1_fu_423        |    0    |    0    |
|          |       j_1_cast6_fu_468       |    0    |    0    |
|          |        j_1_cast_fu_483       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_388       |    0    |    0    |
|partselect|       trunc_ln1_fu_428       |    0    |    0    |
|          |      trunc_ln71_1_fu_448     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln64_fu_398       |    0    |    0    |
|   sext   |       sext_ln71_fu_437       |    0    |    0    |
|          |      sext_ln71_1_fu_457      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   827   |
|----------|------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|v1_buffer|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln57_reg_538    |   32   |
|   add_ln61_1_reg_561   |   64   |
|    add_ln61_reg_556    |   64   |
|    add_ln64_reg_585    |    9   |
|    add_ln71_reg_611    |    9   |
|    add_ln74_reg_626    |   32   |
|    and_ln64_reg_571    |    1   |
|    empty_19_reg_543    |   32   |
|gmem_addr_1_read_reg_621|   32   |
|   gmem_addr_1_reg_595  |   32   |
|   gmem_addr_2_reg_601  |   32   |
| gmem_addr_read_reg_590 |   32   |
|    gmem_addr_reg_575   |   32   |
|       i_1_reg_566      |   32   |
|        i_reg_229       |   32   |
|   icmp_ln64_1_reg_581  |    1   |
|    icmp_ln71_reg_607   |    1   |
|    in1_read_reg_522    |   64   |
|    in2_read_reg_517    |   64   |
|     indvar_reg_218     |   32   |
|   indvars_iv5_reg_206  |   32   |
|   indvars_iv7_reg_194  |   32   |
|indvars_iv_next6_reg_631|   32   |
|indvars_iv_next8_reg_636|   32   |
|       j_1_reg_252      |    9   |
|        j_reg_240       |    9   |
|   out_r_read_reg_512   |   64   |
|    size_read_reg_505   |   32   |
|   sub_ln61_1_reg_549   |   32   |
|v1_buffer_addr_1_reg_616|    8   |
|    xor_ln57_reg_527    |   32   |
+------------------------+--------+
|          Total         |   943  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_149  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_155 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_155 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_181  |  p0  |   3  |   8  |   24   ||    15   |
|  indvars_iv7_reg_194 |  p0  |   2  |  32  |   64   ||    9    |
|  indvars_iv5_reg_206 |  p0  |   2  |  32  |   64   ||    9    |
|       j_reg_240      |  p0  |   2  |   9  |   18   ||    9    |
|      j_1_reg_252     |  p0  |   2  |   9  |   18   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   318  || 4.83825 ||    69   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   827  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   69   |
|  Register |    -   |    -   |   943  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   943  |   896  |
+-----------+--------+--------+--------+--------+
