[2025-09-17 09:56:17] START suite=qualcomm_srv trace=srv775_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv775_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2647953 heartbeat IPC: 3.777 cumulative IPC: 3.777 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5076676 heartbeat IPC: 4.117 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5076676 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5076676 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13759392 heartbeat IPC: 1.152 cumulative IPC: 1.152 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22269308 heartbeat IPC: 1.175 cumulative IPC: 1.163 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30809284 heartbeat IPC: 1.171 cumulative IPC: 1.166 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 39427399 heartbeat IPC: 1.16 cumulative IPC: 1.164 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 48095029 heartbeat IPC: 1.154 cumulative IPC: 1.162 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 56434654 heartbeat IPC: 1.199 cumulative IPC: 1.168 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 65162590 heartbeat IPC: 1.146 cumulative IPC: 1.165 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73800788 heartbeat IPC: 1.158 cumulative IPC: 1.164 (Simulation time: 00 hr 10 min 25 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv775_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 82361200 heartbeat IPC: 1.168 cumulative IPC: 1.165 (Simulation time: 00 hr 11 min 36 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 86072138 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 39 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 86072138 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv775_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.162 instructions: 100000001 cycles: 86072138
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2735
BRANCH_INDIRECT: 0.4176
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.6919
BRANCH_INDIRECT_CALL: 0.5079
BRANCH_RETURN: 0.4497


====Backend Stall Breakdown====
ROB_STALL: 224244
LQ_STALL: 0
SQ_STALL: 504888


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.93799
REPLAY_LOAD: 78.78658
NON_REPLAY_LOAD: 19.485058

== Total ==
ADDR_TRANS: 16375
REPLAY_LOAD: 12921
NON_REPLAY_LOAD: 194948

== Counts ==
ADDR_TRANS: 129
REPLAY_LOAD: 164
NON_REPLAY_LOAD: 10005

cpu0->cpu0_STLB TOTAL        ACCESS:    1761543 HIT:    1755994 MISS:       5549 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1761543 HIT:    1755994 MISS:       5549 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 191.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7668438 HIT:    6632919 MISS:    1035519 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6220193 HIT:    5357500 MISS:     862693 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     532386 HIT:     388578 MISS:     143808 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     905688 HIT:     885764 MISS:      19924 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10171 HIT:       1077 MISS:       9094 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14425141 HIT:    8071224 MISS:    6353917 MSHR_MERGE:    1526828
cpu0->cpu0_L1I LOAD         ACCESS:   14425141 HIT:    8071224 MISS:    6353917 MSHR_MERGE:    1526828
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.06 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29920019 HIT:   26611902 MISS:    3308117 MSHR_MERGE:    1372426
cpu0->cpu0_L1D LOAD         ACCESS:   16873274 HIT:   15142569 MISS:    1730705 MSHR_MERGE:     337577
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13035241 HIT:   11468016 MISS:    1567225 MSHR_MERGE:    1034833
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11504 HIT:       1317 MISS:      10187 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12071620 HIT:   10348386 MISS:    1723234 MSHR_MERGE:     866727
cpu0->cpu0_ITLB LOAD         ACCESS:   12071620 HIT:   10348386 MISS:    1723234 MSHR_MERGE:     866727
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.131 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28311861 HIT:   27103251 MISS:    1208610 MSHR_MERGE:     303574
cpu0->cpu0_DTLB LOAD         ACCESS:   28311861 HIT:   27103251 MISS:    1208610 MSHR_MERGE:     303574
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.053 cycles
cpu0->LLC TOTAL        ACCESS:    1225820 HIT:    1155266 MISS:      70554 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     862689 HIT:     834993 MISS:      27696 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     143808 HIT:     105718 MISS:      38090 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210229 HIT:     209949 MISS:        280 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9094 HIT:       4606 MISS:       4488 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 121.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3617
  ROW_BUFFER_MISS:      66655
  AVG DBUS CONGESTED CYCLE: 3.682
Channel 0 WQ ROW_BUFFER_HIT:       1803
  ROW_BUFFER_MISS:      34879
  FULL:          0
Channel 0 REFRESHES ISSUED:       7172

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536847       400969        85184         5146
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          314          450          219
  STLB miss resolved @ L2C                0          243          314          498          177
  STLB miss resolved @ LLC                0          316          485         2399          985
  STLB miss resolved @ MEM                0            4          259         2171         2474

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156106        56383      1120982       135884          551
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          157          194           50
  STLB miss resolved @ L2C                0          153          125           88            6
  STLB miss resolved @ LLC                0           96          244          597           71
  STLB miss resolved @ MEM                0            2           98          271          171
[2025-09-17 10:08:56] END   suite=qualcomm_srv trace=srv775_ap (rc=0)
