
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004ac8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000864  20400000  00404ac8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00005f4c  20400864  0040532c  00020864  2**2
                  ALLOC
  3 .stack        00002000  204067b0  0040b278  00020864  2**0
                  ALLOC
  4 .heap         00000200  204087b0  0040d278  00020864  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020864  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020892  2**0
                  CONTENTS, READONLY
  7 .debug_info   000186a2  00000000  00000000  000208eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002f08  00000000  00000000  00038f8d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008588  00000000  00000000  0003be95  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e60  00000000  00000000  0004441d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000da0  00000000  00000000  0004527d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00020355  00000000  00000000  0004601d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000dcbf  00000000  00000000  00066372  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008cb37  00000000  00000000  00074031  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004690  00000000  00000000  00100b68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 87 40 20 b9 29 40 00 69 2a 40 00 69 2a 40 00     ..@ .)@.i*@.i*@.
  400010:	69 2a 40 00 69 2a 40 00 69 2a 40 00 00 00 00 00     i*@.i*@.i*@.....
	...
  40002c:	69 2a 40 00 69 2a 40 00 00 00 00 00 69 2a 40 00     i*@.i*@.....i*@.
  40003c:	69 2a 40 00 69 2a 40 00 69 2a 40 00 69 2a 40 00     i*@.i*@.i*@.i*@.
  40004c:	69 2a 40 00 69 2a 40 00 69 2a 40 00 69 2a 40 00     i*@.i*@.i*@.i*@.
  40005c:	69 2a 40 00 69 2a 40 00 00 00 00 00 2d 22 40 00     i*@.i*@.....-"@.
  40006c:	45 22 40 00 5d 22 40 00 69 2a 40 00 69 2a 40 00     E"@.]"@.i*@.i*@.
  40007c:	69 2a 40 00 75 22 40 00 8d 22 40 00 69 2a 40 00     i*@.u"@.."@.i*@.
  40008c:	69 2a 40 00 69 2a 40 00 69 2a 40 00 69 2a 40 00     i*@.i*@.i*@.i*@.
  40009c:	d5 09 40 00 69 2a 40 00 69 2a 40 00 69 2a 40 00     ..@.i*@.i*@.i*@.
  4000ac:	69 2a 40 00 69 2a 40 00 d9 1f 40 00 69 2a 40 00     i*@.i*@...@.i*@.
  4000bc:	69 2a 40 00 69 2a 40 00 69 2a 40 00 69 2a 40 00     i*@.i*@.i*@.i*@.
  4000cc:	69 2a 40 00 00 00 00 00 69 2a 40 00 00 00 00 00     i*@.....i*@.....
  4000dc:	69 2a 40 00 f1 1f 40 00 69 2a 40 00 69 2a 40 00     i*@...@.i*@.i*@.
  4000ec:	69 2a 40 00 69 2a 40 00 69 2a 40 00 69 2a 40 00     i*@.i*@.i*@.i*@.
  4000fc:	69 2a 40 00 69 2a 40 00 69 2a 40 00 69 2a 40 00     i*@.i*@.i*@.i*@.
  40010c:	69 2a 40 00 69 2a 40 00 00 00 00 00 00 00 00 00     i*@.i*@.........
  40011c:	00 00 00 00 69 2a 40 00 69 2a 40 00 69 2a 40 00     ....i*@.i*@.i*@.
  40012c:	69 2a 40 00 69 2a 40 00 00 00 00 00 69 2a 40 00     i*@.i*@.....i*@.
  40013c:	69 2a 40 00                                         i*@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400864 	.word	0x20400864
  40015c:	00000000 	.word	0x00000000
  400160:	00404ac8 	.word	0x00404ac8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404ac8 	.word	0x00404ac8
  4001a0:	20400868 	.word	0x20400868
  4001a4:	00404ac8 	.word	0x00404ac8
  4001a8:	00000000 	.word	0x00000000

004001ac <dacc_reset>:
 * \brief Reset DACC.
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	p_dacc->DACC_CR = DACC_CR_SWRST;
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2201      	movs	r2, #1
  4001b8:	601a      	str	r2, [r3, #0]
}
  4001ba:	bf00      	nop
  4001bc:	370c      	adds	r7, #12
  4001be:	46bd      	mov	sp, r7
  4001c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c4:	4770      	bx	lr

004001c6 <dacc_get_interrupt_status>:
 * \param p_dacc Pointer to a DACC instance. 
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
  4001c6:	b480      	push	{r7}
  4001c8:	b083      	sub	sp, #12
  4001ca:	af00      	add	r7, sp, #0
  4001cc:	6078      	str	r0, [r7, #4]
	return p_dacc->DACC_ISR;
  4001ce:	687b      	ldr	r3, [r7, #4]
  4001d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4001d2:	4618      	mov	r0, r3
  4001d4:	370c      	adds	r7, #12
  4001d6:	46bd      	mov	sp, r7
  4001d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001dc:	4770      	bx	lr

004001de <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
  4001de:	b480      	push	{r7}
  4001e0:	b085      	sub	sp, #20
  4001e2:	af00      	add	r7, sp, #0
  4001e4:	60f8      	str	r0, [r7, #12]
  4001e6:	60b9      	str	r1, [r7, #8]
  4001e8:	607a      	str	r2, [r7, #4]
	p_dacc->DACC_CDR[channel] = ul_data;
  4001ea:	68fa      	ldr	r2, [r7, #12]
  4001ec:	687b      	ldr	r3, [r7, #4]
  4001ee:	3306      	adds	r3, #6
  4001f0:	009b      	lsls	r3, r3, #2
  4001f2:	4413      	add	r3, r2
  4001f4:	68ba      	ldr	r2, [r7, #8]
  4001f6:	605a      	str	r2, [r3, #4]
}
  4001f8:	bf00      	nop
  4001fa:	3714      	adds	r7, #20
  4001fc:	46bd      	mov	sp, r7
  4001fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400202:	4770      	bx	lr

00400204 <dacc_enable_channel>:
 * \param ul_channel The output channel to enable.
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
  400204:	b480      	push	{r7}
  400206:	b083      	sub	sp, #12
  400208:	af00      	add	r7, sp, #0
  40020a:	6078      	str	r0, [r7, #4]
  40020c:	6039      	str	r1, [r7, #0]
	if (ul_channel > MAX_CH_NB)
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	2b01      	cmp	r3, #1
  400212:	d901      	bls.n	400218 <dacc_enable_channel+0x14>
		return DACC_RC_INVALID_PARAM;
  400214:	2301      	movs	r3, #1
  400216:	e005      	b.n	400224 <dacc_enable_channel+0x20>

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  400218:	2201      	movs	r2, #1
  40021a:	683b      	ldr	r3, [r7, #0]
  40021c:	409a      	lsls	r2, r3
  40021e:	687b      	ldr	r3, [r7, #4]
  400220:	611a      	str	r2, [r3, #16]
	return DACC_RC_OK;
  400222:	2300      	movs	r3, #0
}
  400224:	4618      	mov	r0, r3
  400226:	370c      	adds	r7, #12
  400228:	46bd      	mov	sp, r7
  40022a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40022e:	4770      	bx	lr

00400230 <ppbuf_insert_active>:

#include <string.h>
#include "PingPong.h"


int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
  400230:	b580      	push	{r7, lr}
  400232:	b088      	sub	sp, #32
  400234:	af00      	add	r7, sp, #0
  400236:	60f8      	str	r0, [r7, #12]
  400238:	60b9      	str	r1, [r7, #8]
  40023a:	607a      	str	r2, [r7, #4]
	int ret = 0;
  40023c:	2300      	movs	r3, #0
  40023e:	61fb      	str	r3, [r7, #28]
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  400240:	68fb      	ldr	r3, [r7, #12]
  400242:	2b00      	cmp	r3, #0
  400244:	d005      	beq.n	400252 <ppbuf_insert_active+0x22>
  400246:	68bb      	ldr	r3, [r7, #8]
  400248:	2b00      	cmp	r3, #0
  40024a:	d002      	beq.n	400252 <ppbuf_insert_active+0x22>
  40024c:	687b      	ldr	r3, [r7, #4]
  40024e:	2b00      	cmp	r3, #0
  400250:	d103      	bne.n	40025a <ppbuf_insert_active+0x2a>
		/* check your parameters */
		ret = -1;
  400252:	f04f 33ff 	mov.w	r3, #4294967295
  400256:	61fb      	str	r3, [r7, #28]
  400258:	e034      	b.n	4002c4 <ppbuf_insert_active+0x94>
	} else {
		if(size > (p->buffer_size - p->put_index)) {
  40025a:	68fb      	ldr	r3, [r7, #12]
  40025c:	689a      	ldr	r2, [r3, #8]
  40025e:	68fb      	ldr	r3, [r7, #12]
  400260:	68db      	ldr	r3, [r3, #12]
  400262:	1ad2      	subs	r2, r2, r3
  400264:	687b      	ldr	r3, [r7, #4]
  400266:	429a      	cmp	r2, r3
  400268:	da03      	bge.n	400272 <ppbuf_insert_active+0x42>
			/* not enough room for new samples */
			ret = -1;
  40026a:	f04f 33ff 	mov.w	r3, #4294967295
  40026e:	61fb      	str	r3, [r7, #28]
  400270:	e028      	b.n	4002c4 <ppbuf_insert_active+0x94>
		} else {
			/* take the current position */
			int mem_position = ((p->ping) * p->buffer_size) + p->put_index;
  400272:	68fb      	ldr	r3, [r7, #12]
  400274:	791b      	ldrb	r3, [r3, #4]
  400276:	461a      	mov	r2, r3
  400278:	68fb      	ldr	r3, [r7, #12]
  40027a:	689b      	ldr	r3, [r3, #8]
  40027c:	fb03 f202 	mul.w	r2, r3, r2
  400280:	68fb      	ldr	r3, [r7, #12]
  400282:	68db      	ldr	r3, [r3, #12]
  400284:	4413      	add	r3, r2
  400286:	61bb      	str	r3, [r7, #24]
			ptr = (unsigned char *)p->buffer_data; //uint8_t
  400288:	68fb      	ldr	r3, [r7, #12]
  40028a:	681b      	ldr	r3, [r3, #0]
  40028c:	617b      	str	r3, [r7, #20]

			/* copy the contents */
			memcpy(&ptr[mem_position], data, size);
  40028e:	69bb      	ldr	r3, [r7, #24]
  400290:	697a      	ldr	r2, [r7, #20]
  400292:	4413      	add	r3, r2
  400294:	687a      	ldr	r2, [r7, #4]
  400296:	68b9      	ldr	r1, [r7, #8]
  400298:	4618      	mov	r0, r3
  40029a:	4b0d      	ldr	r3, [pc, #52]	; (4002d0 <ppbuf_insert_active+0xa0>)
  40029c:	4798      	blx	r3

			/* update put index */
			p->put_index += size;
  40029e:	68fb      	ldr	r3, [r7, #12]
  4002a0:	68da      	ldr	r2, [r3, #12]
  4002a2:	687b      	ldr	r3, [r7, #4]
  4002a4:	441a      	add	r2, r3
  4002a6:	68fb      	ldr	r3, [r7, #12]
  4002a8:	60da      	str	r2, [r3, #12]
			p->full_signal = (p->put_index >= p->buffer_size?true:false);
  4002aa:	68fb      	ldr	r3, [r7, #12]
  4002ac:	68da      	ldr	r2, [r3, #12]
  4002ae:	68fb      	ldr	r3, [r7, #12]
  4002b0:	689b      	ldr	r3, [r3, #8]
  4002b2:	429a      	cmp	r2, r3
  4002b4:	bfac      	ite	ge
  4002b6:	2301      	movge	r3, #1
  4002b8:	2300      	movlt	r3, #0
  4002ba:	b2da      	uxtb	r2, r3
  4002bc:	68fb      	ldr	r3, [r7, #12]
  4002be:	751a      	strb	r2, [r3, #20]

			/* swap will only generated when ppbuf_get_full_signal is called */
			ret = 0;
  4002c0:	2300      	movs	r3, #0
  4002c2:	61fb      	str	r3, [r7, #28]
		}
	}
	return(ret);
  4002c4:	69fb      	ldr	r3, [r7, #28]
}
  4002c6:	4618      	mov	r0, r3
  4002c8:	3720      	adds	r7, #32
  4002ca:	46bd      	mov	sp, r7
  4002cc:	bd80      	pop	{r7, pc}
  4002ce:	bf00      	nop
  4002d0:	00402d99 	.word	0x00402d99

004002d4 <ppbuf_remove_inactive>:

int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
  4002d4:	b580      	push	{r7, lr}
  4002d6:	b088      	sub	sp, #32
  4002d8:	af00      	add	r7, sp, #0
  4002da:	60f8      	str	r0, [r7, #12]
  4002dc:	60b9      	str	r1, [r7, #8]
  4002de:	607a      	str	r2, [r7, #4]
	int ret = 0;
  4002e0:	2300      	movs	r3, #0
  4002e2:	61fb      	str	r3, [r7, #28]
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  4002e4:	68fb      	ldr	r3, [r7, #12]
  4002e6:	2b00      	cmp	r3, #0
  4002e8:	d005      	beq.n	4002f6 <ppbuf_remove_inactive+0x22>
  4002ea:	68bb      	ldr	r3, [r7, #8]
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d002      	beq.n	4002f6 <ppbuf_remove_inactive+0x22>
  4002f0:	687b      	ldr	r3, [r7, #4]
  4002f2:	2b00      	cmp	r3, #0
  4002f4:	d103      	bne.n	4002fe <ppbuf_remove_inactive+0x2a>
		/* check your parameters */
		ret = -1;
  4002f6:	f04f 33ff 	mov.w	r3, #4294967295
  4002fa:	61fb      	str	r3, [r7, #28]
  4002fc:	e029      	b.n	400352 <ppbuf_remove_inactive+0x7e>
	} else {
		if(size > (p->buffer_size - p->get_index)) {
  4002fe:	68fb      	ldr	r3, [r7, #12]
  400300:	689a      	ldr	r2, [r3, #8]
  400302:	68fb      	ldr	r3, [r7, #12]
  400304:	691b      	ldr	r3, [r3, #16]
  400306:	1ad2      	subs	r2, r2, r3
  400308:	687b      	ldr	r3, [r7, #4]
  40030a:	429a      	cmp	r2, r3
  40030c:	da03      	bge.n	400316 <ppbuf_remove_inactive+0x42>
			/* not enough data in sample buffer */
			ret = -1;
  40030e:	f04f 33ff 	mov.w	r3, #4294967295
  400312:	61fb      	str	r3, [r7, #28]
  400314:	e01d      	b.n	400352 <ppbuf_remove_inactive+0x7e>
		} else {
			/* take the current position */
			int mem_position = ((p->pong) * p->buffer_size) + p->get_index;
  400316:	68fb      	ldr	r3, [r7, #12]
  400318:	795b      	ldrb	r3, [r3, #5]
  40031a:	461a      	mov	r2, r3
  40031c:	68fb      	ldr	r3, [r7, #12]
  40031e:	689b      	ldr	r3, [r3, #8]
  400320:	fb03 f202 	mul.w	r2, r3, r2
  400324:	68fb      	ldr	r3, [r7, #12]
  400326:	691b      	ldr	r3, [r3, #16]
  400328:	4413      	add	r3, r2
  40032a:	61bb      	str	r3, [r7, #24]
			ptr = (unsigned char *)p->buffer_data;
  40032c:	68fb      	ldr	r3, [r7, #12]
  40032e:	681b      	ldr	r3, [r3, #0]
  400330:	617b      	str	r3, [r7, #20]

			/* copy the contents */
			memcpy(data,&ptr[mem_position], size);
  400332:	69bb      	ldr	r3, [r7, #24]
  400334:	697a      	ldr	r2, [r7, #20]
  400336:	4413      	add	r3, r2
  400338:	687a      	ldr	r2, [r7, #4]
  40033a:	4619      	mov	r1, r3
  40033c:	68b8      	ldr	r0, [r7, #8]
  40033e:	4b07      	ldr	r3, [pc, #28]	; (40035c <ppbuf_remove_inactive+0x88>)
  400340:	4798      	blx	r3

			/* update put index */
			p->get_index += size;
  400342:	68fb      	ldr	r3, [r7, #12]
  400344:	691a      	ldr	r2, [r3, #16]
  400346:	687b      	ldr	r3, [r7, #4]
  400348:	441a      	add	r2, r3
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	611a      	str	r2, [r3, #16]

			/* when buffer is empty we are not able to extract anymore data */
			ret = 0;
  40034e:	2300      	movs	r3, #0
  400350:	61fb      	str	r3, [r7, #28]
		}
	}
	return(ret);
  400352:	69fb      	ldr	r3, [r7, #28]


}
  400354:	4618      	mov	r0, r3
  400356:	3720      	adds	r7, #32
  400358:	46bd      	mov	sp, r7
  40035a:	bd80      	pop	{r7, pc}
  40035c:	00402d99 	.word	0x00402d99

00400360 <ppbuf_get_full_signal>:

	}
	return(ret);
}

bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
  400360:	b480      	push	{r7}
  400362:	b085      	sub	sp, #20
  400364:	af00      	add	r7, sp, #0
  400366:	6078      	str	r0, [r7, #4]
  400368:	460b      	mov	r3, r1
  40036a:	70fb      	strb	r3, [r7, #3]
	/* take the last signaled full occurrence */
	bool ret = (p != NULL ? p->full_signal : false);
  40036c:	687b      	ldr	r3, [r7, #4]
  40036e:	2b00      	cmp	r3, #0
  400370:	d005      	beq.n	40037e <ppbuf_get_full_signal+0x1e>
  400372:	687b      	ldr	r3, [r7, #4]
  400374:	7d1b      	ldrb	r3, [r3, #20]
  400376:	2b00      	cmp	r3, #0
  400378:	d001      	beq.n	40037e <ppbuf_get_full_signal+0x1e>
  40037a:	2301      	movs	r3, #1
  40037c:	e000      	b.n	400380 <ppbuf_get_full_signal+0x20>
  40037e:	2300      	movs	r3, #0
  400380:	73fb      	strb	r3, [r7, #15]

	if((consume != false) && (p != NULL) && (ret != false)) {
  400382:	78fb      	ldrb	r3, [r7, #3]
  400384:	2b00      	cmp	r3, #0
  400386:	d026      	beq.n	4003d6 <ppbuf_get_full_signal+0x76>
  400388:	687b      	ldr	r3, [r7, #4]
  40038a:	2b00      	cmp	r3, #0
  40038c:	d023      	beq.n	4003d6 <ppbuf_get_full_signal+0x76>
  40038e:	7bfb      	ldrb	r3, [r7, #15]
  400390:	2b00      	cmp	r3, #0
  400392:	d020      	beq.n	4003d6 <ppbuf_get_full_signal+0x76>
		p->full_signal = false;
  400394:	687b      	ldr	r3, [r7, #4]
  400396:	2200      	movs	r2, #0
  400398:	751a      	strb	r2, [r3, #20]

		/* swap the buffer switches */
		p->ping = p->ping ^ p->pong;
  40039a:	687b      	ldr	r3, [r7, #4]
  40039c:	791a      	ldrb	r2, [r3, #4]
  40039e:	687b      	ldr	r3, [r7, #4]
  4003a0:	795b      	ldrb	r3, [r3, #5]
  4003a2:	4053      	eors	r3, r2
  4003a4:	b2da      	uxtb	r2, r3
  4003a6:	687b      	ldr	r3, [r7, #4]
  4003a8:	711a      	strb	r2, [r3, #4]
		p->pong = p->pong ^ p->ping;
  4003aa:	687b      	ldr	r3, [r7, #4]
  4003ac:	795a      	ldrb	r2, [r3, #5]
  4003ae:	687b      	ldr	r3, [r7, #4]
  4003b0:	791b      	ldrb	r3, [r3, #4]
  4003b2:	4053      	eors	r3, r2
  4003b4:	b2da      	uxtb	r2, r3
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	715a      	strb	r2, [r3, #5]
		p->ping = p->ping ^ p->pong;
  4003ba:	687b      	ldr	r3, [r7, #4]
  4003bc:	791a      	ldrb	r2, [r3, #4]
  4003be:	687b      	ldr	r3, [r7, #4]
  4003c0:	795b      	ldrb	r3, [r3, #5]
  4003c2:	4053      	eors	r3, r2
  4003c4:	b2da      	uxtb	r2, r3
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	711a      	strb	r2, [r3, #4]

		/* resets the buffer position */
		p->get_index = 0;
  4003ca:	687b      	ldr	r3, [r7, #4]
  4003cc:	2200      	movs	r2, #0
  4003ce:	611a      	str	r2, [r3, #16]
		p->put_index = 0;
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	2200      	movs	r2, #0
  4003d4:	60da      	str	r2, [r3, #12]
	}

	return(ret);
  4003d6:	7bfb      	ldrb	r3, [r7, #15]
}
  4003d8:	4618      	mov	r0, r3
  4003da:	3714      	adds	r7, #20
  4003dc:	46bd      	mov	sp, r7
  4003de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003e2:	4770      	bx	lr

004003e4 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4003e4:	b480      	push	{r7}
  4003e6:	b083      	sub	sp, #12
  4003e8:	af00      	add	r7, sp, #0
  4003ea:	6078      	str	r0, [r7, #4]
  4003ec:	460b      	mov	r3, r1
  4003ee:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4003f0:	bf00      	nop
  4003f2:	370c      	adds	r7, #12
  4003f4:	46bd      	mov	sp, r7
  4003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003fa:	4770      	bx	lr

004003fc <afec_set_trigger>:
 * \param trigger Conversion trigger.
 *
 */
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
  4003fc:	b480      	push	{r7}
  4003fe:	b085      	sub	sp, #20
  400400:	af00      	add	r7, sp, #0
  400402:	6078      	str	r0, [r7, #4]
  400404:	460b      	mov	r3, r1
  400406:	70fb      	strb	r3, [r7, #3]
	uint32_t reg;

	reg = afec->AFEC_MR;
  400408:	687b      	ldr	r3, [r7, #4]
  40040a:	685b      	ldr	r3, [r3, #4]
  40040c:	60fb      	str	r3, [r7, #12]

	if (trigger == AFEC_TRIG_FREERUN) {
  40040e:	78fb      	ldrb	r3, [r7, #3]
  400410:	2bff      	cmp	r3, #255	; 0xff
  400412:	d104      	bne.n	40041e <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  400414:	68fb      	ldr	r3, [r7, #12]
  400416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40041a:	60fb      	str	r3, [r7, #12]
  40041c:	e007      	b.n	40042e <afec_set_trigger+0x32>
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  400424:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  400426:	78fb      	ldrb	r3, [r7, #3]
  400428:	68fa      	ldr	r2, [r7, #12]
  40042a:	4313      	orrs	r3, r2
  40042c:	60fb      	str	r3, [r7, #12]
	}

	afec->AFEC_MR = reg;
  40042e:	687b      	ldr	r3, [r7, #4]
  400430:	68fa      	ldr	r2, [r7, #12]
  400432:	605a      	str	r2, [r3, #4]
}
  400434:	bf00      	nop
  400436:	3714      	adds	r7, #20
  400438:	46bd      	mov	sp, r7
  40043a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40043e:	4770      	bx	lr

00400440 <afec_channel_enable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_enable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  400440:	b580      	push	{r7, lr}
  400442:	b082      	sub	sp, #8
  400444:	af00      	add	r7, sp, #0
  400446:	6078      	str	r0, [r7, #4]
  400448:	460b      	mov	r3, r1
  40044a:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  40044c:	887b      	ldrh	r3, [r7, #2]
  40044e:	f640 72ff 	movw	r2, #4095	; 0xfff
  400452:	4293      	cmp	r3, r2
  400454:	d004      	beq.n	400460 <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  400456:	887b      	ldrh	r3, [r7, #2]
  400458:	4619      	mov	r1, r3
  40045a:	6878      	ldr	r0, [r7, #4]
  40045c:	4b0a      	ldr	r3, [pc, #40]	; (400488 <afec_channel_enable+0x48>)
  40045e:	4798      	blx	r3
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  400460:	887b      	ldrh	r3, [r7, #2]
  400462:	f640 72ff 	movw	r2, #4095	; 0xfff
  400466:	4293      	cmp	r3, r2
  400468:	d005      	beq.n	400476 <afec_channel_enable+0x36>
  40046a:	887b      	ldrh	r3, [r7, #2]
  40046c:	2201      	movs	r2, #1
  40046e:	fa02 f303 	lsl.w	r3, r2, r3
  400472:	461a      	mov	r2, r3
  400474:	e001      	b.n	40047a <afec_channel_enable+0x3a>
  400476:	f640 72ff 	movw	r2, #4095	; 0xfff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40047a:	687b      	ldr	r3, [r7, #4]
  40047c:	615a      	str	r2, [r3, #20]
}
  40047e:	bf00      	nop
  400480:	3708      	adds	r7, #8
  400482:	46bd      	mov	sp, r7
  400484:	bd80      	pop	{r7, pc}
  400486:	bf00      	nop
  400488:	004003e5 	.word	0x004003e5

0040048c <afec_channel_get_value>:
 *
 * \return AFEC converted value of the selected channel.
 */
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
  40048c:	b580      	push	{r7, lr}
  40048e:	b082      	sub	sp, #8
  400490:	af00      	add	r7, sp, #0
  400492:	6078      	str	r0, [r7, #4]
  400494:	460b      	mov	r3, r1
  400496:	807b      	strh	r3, [r7, #2]
	afec_ch_sanity_check(afec, afec_ch);
  400498:	887b      	ldrh	r3, [r7, #2]
  40049a:	4619      	mov	r1, r3
  40049c:	6878      	ldr	r0, [r7, #4]
  40049e:	4b05      	ldr	r3, [pc, #20]	; (4004b4 <afec_channel_get_value+0x28>)
  4004a0:	4798      	blx	r3

	afec->AFEC_CSELR = afec_ch;
  4004a2:	887a      	ldrh	r2, [r7, #2]
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4004a8:	687b      	ldr	r3, [r7, #4]
  4004aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
  4004ac:	4618      	mov	r0, r3
  4004ae:	3708      	adds	r7, #8
  4004b0:	46bd      	mov	sp, r7
  4004b2:	bd80      	pop	{r7, pc}
  4004b4:	004003e5 	.word	0x004003e5

004004b8 <afec_channel_set_analog_offset>:
 * \param afec_ch AFEC channel number.
 * \param aoffset  Analog offset value.
 */
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
  4004b8:	b580      	push	{r7, lr}
  4004ba:	b082      	sub	sp, #8
  4004bc:	af00      	add	r7, sp, #0
  4004be:	6078      	str	r0, [r7, #4]
  4004c0:	460b      	mov	r3, r1
  4004c2:	807b      	strh	r3, [r7, #2]
  4004c4:	4613      	mov	r3, r2
  4004c6:	803b      	strh	r3, [r7, #0]
	afec_ch_sanity_check(afec, afec_ch);
  4004c8:	887b      	ldrh	r3, [r7, #2]
  4004ca:	4619      	mov	r1, r3
  4004cc:	6878      	ldr	r0, [r7, #4]
  4004ce:	4b07      	ldr	r3, [pc, #28]	; (4004ec <afec_channel_set_analog_offset+0x34>)
  4004d0:	4798      	blx	r3

	afec->AFEC_CSELR = afec_ch;
  4004d2:	887a      	ldrh	r2, [r7, #2]
  4004d4:	687b      	ldr	r3, [r7, #4]
  4004d6:	665a      	str	r2, [r3, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4004d8:	883b      	ldrh	r3, [r7, #0]
  4004da:	f3c3 020b 	ubfx	r2, r3, #0, #12
  4004de:	687b      	ldr	r3, [r7, #4]
  4004e0:	66da      	str	r2, [r3, #108]	; 0x6c
}
  4004e2:	bf00      	nop
  4004e4:	3708      	adds	r7, #8
  4004e6:	46bd      	mov	sp, r7
  4004e8:	bd80      	pop	{r7, pc}
  4004ea:	bf00      	nop
  4004ec:	004003e5 	.word	0x004003e5

004004f0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4004f0:	b480      	push	{r7}
  4004f2:	b083      	sub	sp, #12
  4004f4:	af00      	add	r7, sp, #0
  4004f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4004f8:	687b      	ldr	r3, [r7, #4]
  4004fa:	2b07      	cmp	r3, #7
  4004fc:	d825      	bhi.n	40054a <osc_get_rate+0x5a>
  4004fe:	a201      	add	r2, pc, #4	; (adr r2, 400504 <osc_get_rate+0x14>)
  400500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400504:	00400525 	.word	0x00400525
  400508:	0040052b 	.word	0x0040052b
  40050c:	00400531 	.word	0x00400531
  400510:	00400537 	.word	0x00400537
  400514:	0040053b 	.word	0x0040053b
  400518:	0040053f 	.word	0x0040053f
  40051c:	00400543 	.word	0x00400543
  400520:	00400547 	.word	0x00400547
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400524:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400528:	e010      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40052a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40052e:	e00d      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400530:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400534:	e00a      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400536:	4b08      	ldr	r3, [pc, #32]	; (400558 <osc_get_rate+0x68>)
  400538:	e008      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40053a:	4b08      	ldr	r3, [pc, #32]	; (40055c <osc_get_rate+0x6c>)
  40053c:	e006      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40053e:	4b08      	ldr	r3, [pc, #32]	; (400560 <osc_get_rate+0x70>)
  400540:	e004      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400542:	4b07      	ldr	r3, [pc, #28]	; (400560 <osc_get_rate+0x70>)
  400544:	e002      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400546:	4b06      	ldr	r3, [pc, #24]	; (400560 <osc_get_rate+0x70>)
  400548:	e000      	b.n	40054c <osc_get_rate+0x5c>
	}

	return 0;
  40054a:	2300      	movs	r3, #0
}
  40054c:	4618      	mov	r0, r3
  40054e:	370c      	adds	r7, #12
  400550:	46bd      	mov	sp, r7
  400552:	f85d 7b04 	ldr.w	r7, [sp], #4
  400556:	4770      	bx	lr
  400558:	003d0900 	.word	0x003d0900
  40055c:	007a1200 	.word	0x007a1200
  400560:	00b71b00 	.word	0x00b71b00

00400564 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400564:	b580      	push	{r7, lr}
  400566:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400568:	2006      	movs	r0, #6
  40056a:	4b05      	ldr	r3, [pc, #20]	; (400580 <sysclk_get_main_hz+0x1c>)
  40056c:	4798      	blx	r3
  40056e:	4602      	mov	r2, r0
  400570:	4613      	mov	r3, r2
  400572:	009b      	lsls	r3, r3, #2
  400574:	4413      	add	r3, r2
  400576:	009a      	lsls	r2, r3, #2
  400578:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40057a:	4618      	mov	r0, r3
  40057c:	bd80      	pop	{r7, pc}
  40057e:	bf00      	nop
  400580:	004004f1 	.word	0x004004f1

00400584 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400584:	b580      	push	{r7, lr}
  400586:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400588:	4b02      	ldr	r3, [pc, #8]	; (400594 <sysclk_get_cpu_hz+0x10>)
  40058a:	4798      	blx	r3
  40058c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40058e:	4618      	mov	r0, r3
  400590:	bd80      	pop	{r7, pc}
  400592:	bf00      	nop
  400594:	00400565 	.word	0x00400565

00400598 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400598:	b580      	push	{r7, lr}
  40059a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40059c:	4b02      	ldr	r3, [pc, #8]	; (4005a8 <sysclk_get_peripheral_hz+0x10>)
  40059e:	4798      	blx	r3
  4005a0:	4603      	mov	r3, r0
  4005a2:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4005a4:	4618      	mov	r0, r3
  4005a6:	bd80      	pop	{r7, pc}
  4005a8:	00400565 	.word	0x00400565

004005ac <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4005ac:	b580      	push	{r7, lr}
  4005ae:	b082      	sub	sp, #8
  4005b0:	af00      	add	r7, sp, #0
  4005b2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4005b4:	6878      	ldr	r0, [r7, #4]
  4005b6:	4b03      	ldr	r3, [pc, #12]	; (4005c4 <sysclk_enable_peripheral_clock+0x18>)
  4005b8:	4798      	blx	r3
}
  4005ba:	bf00      	nop
  4005bc:	3708      	adds	r7, #8
  4005be:	46bd      	mov	sp, r7
  4005c0:	bd80      	pop	{r7, pc}
  4005c2:	bf00      	nop
  4005c4:	00402569 	.word	0x00402569

004005c8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4005c8:	b580      	push	{r7, lr}
  4005ca:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4005cc:	200a      	movs	r0, #10
  4005ce:	4b08      	ldr	r3, [pc, #32]	; (4005f0 <ioport_init+0x28>)
  4005d0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4005d2:	200b      	movs	r0, #11
  4005d4:	4b06      	ldr	r3, [pc, #24]	; (4005f0 <ioport_init+0x28>)
  4005d6:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4005d8:	200c      	movs	r0, #12
  4005da:	4b05      	ldr	r3, [pc, #20]	; (4005f0 <ioport_init+0x28>)
  4005dc:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4005de:	2010      	movs	r0, #16
  4005e0:	4b03      	ldr	r3, [pc, #12]	; (4005f0 <ioport_init+0x28>)
  4005e2:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4005e4:	2011      	movs	r0, #17
  4005e6:	4b02      	ldr	r3, [pc, #8]	; (4005f0 <ioport_init+0x28>)
  4005e8:	4798      	blx	r3
	arch_ioport_init();
}
  4005ea:	bf00      	nop
  4005ec:	bd80      	pop	{r7, pc}
  4005ee:	bf00      	nop
  4005f0:	004005ad 	.word	0x004005ad

004005f4 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  4005f4:	b580      	push	{r7, lr}
  4005f6:	b08c      	sub	sp, #48	; 0x30
  4005f8:	af00      	add	r7, sp, #0
  4005fa:	6078      	str	r0, [r7, #4]
  4005fc:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4005fe:	4b49      	ldr	r3, [pc, #292]	; (400724 <usart_serial_init+0x130>)
  400600:	4798      	blx	r3
  400602:	4603      	mov	r3, r0
  400604:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  400606:	683b      	ldr	r3, [r7, #0]
  400608:	681b      	ldr	r3, [r3, #0]
  40060a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  40060c:	683b      	ldr	r3, [r7, #0]
  40060e:	689b      	ldr	r3, [r3, #8]
  400610:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  400612:	683b      	ldr	r3, [r7, #0]
  400614:	681b      	ldr	r3, [r3, #0]
  400616:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  400618:	683b      	ldr	r3, [r7, #0]
  40061a:	685b      	ldr	r3, [r3, #4]
  40061c:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40061e:	683b      	ldr	r3, [r7, #0]
  400620:	689b      	ldr	r3, [r3, #8]
  400622:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  400624:	683b      	ldr	r3, [r7, #0]
  400626:	68db      	ldr	r3, [r3, #12]
  400628:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40062a:	2300      	movs	r3, #0
  40062c:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40062e:	687b      	ldr	r3, [r7, #4]
  400630:	4a3d      	ldr	r2, [pc, #244]	; (400728 <usart_serial_init+0x134>)
  400632:	4293      	cmp	r3, r2
  400634:	d108      	bne.n	400648 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  400636:	2007      	movs	r0, #7
  400638:	4b3c      	ldr	r3, [pc, #240]	; (40072c <usart_serial_init+0x138>)
  40063a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40063c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400640:	4619      	mov	r1, r3
  400642:	6878      	ldr	r0, [r7, #4]
  400644:	4b3a      	ldr	r3, [pc, #232]	; (400730 <usart_serial_init+0x13c>)
  400646:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400648:	687b      	ldr	r3, [r7, #4]
  40064a:	4a3a      	ldr	r2, [pc, #232]	; (400734 <usart_serial_init+0x140>)
  40064c:	4293      	cmp	r3, r2
  40064e:	d108      	bne.n	400662 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  400650:	2008      	movs	r0, #8
  400652:	4b36      	ldr	r3, [pc, #216]	; (40072c <usart_serial_init+0x138>)
  400654:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400656:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40065a:	4619      	mov	r1, r3
  40065c:	6878      	ldr	r0, [r7, #4]
  40065e:	4b34      	ldr	r3, [pc, #208]	; (400730 <usart_serial_init+0x13c>)
  400660:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400662:	687b      	ldr	r3, [r7, #4]
  400664:	4a34      	ldr	r2, [pc, #208]	; (400738 <usart_serial_init+0x144>)
  400666:	4293      	cmp	r3, r2
  400668:	d108      	bne.n	40067c <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  40066a:	202c      	movs	r0, #44	; 0x2c
  40066c:	4b2f      	ldr	r3, [pc, #188]	; (40072c <usart_serial_init+0x138>)
  40066e:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400670:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400674:	4619      	mov	r1, r3
  400676:	6878      	ldr	r0, [r7, #4]
  400678:	4b2d      	ldr	r3, [pc, #180]	; (400730 <usart_serial_init+0x13c>)
  40067a:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40067c:	687b      	ldr	r3, [r7, #4]
  40067e:	4a2f      	ldr	r2, [pc, #188]	; (40073c <usart_serial_init+0x148>)
  400680:	4293      	cmp	r3, r2
  400682:	d108      	bne.n	400696 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  400684:	202d      	movs	r0, #45	; 0x2d
  400686:	4b29      	ldr	r3, [pc, #164]	; (40072c <usart_serial_init+0x138>)
  400688:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40068a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40068e:	4619      	mov	r1, r3
  400690:	6878      	ldr	r0, [r7, #4]
  400692:	4b27      	ldr	r3, [pc, #156]	; (400730 <usart_serial_init+0x13c>)
  400694:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400696:	687b      	ldr	r3, [r7, #4]
  400698:	4a29      	ldr	r2, [pc, #164]	; (400740 <usart_serial_init+0x14c>)
  40069a:	4293      	cmp	r3, r2
  40069c:	d111      	bne.n	4006c2 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40069e:	200d      	movs	r0, #13
  4006a0:	4b22      	ldr	r3, [pc, #136]	; (40072c <usart_serial_init+0x138>)
  4006a2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4006a4:	4b1f      	ldr	r3, [pc, #124]	; (400724 <usart_serial_init+0x130>)
  4006a6:	4798      	blx	r3
  4006a8:	4602      	mov	r2, r0
  4006aa:	f107 030c 	add.w	r3, r7, #12
  4006ae:	4619      	mov	r1, r3
  4006b0:	6878      	ldr	r0, [r7, #4]
  4006b2:	4b24      	ldr	r3, [pc, #144]	; (400744 <usart_serial_init+0x150>)
  4006b4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4006b6:	6878      	ldr	r0, [r7, #4]
  4006b8:	4b23      	ldr	r3, [pc, #140]	; (400748 <usart_serial_init+0x154>)
  4006ba:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4006bc:	6878      	ldr	r0, [r7, #4]
  4006be:	4b23      	ldr	r3, [pc, #140]	; (40074c <usart_serial_init+0x158>)
  4006c0:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4006c2:	687b      	ldr	r3, [r7, #4]
  4006c4:	4a22      	ldr	r2, [pc, #136]	; (400750 <usart_serial_init+0x15c>)
  4006c6:	4293      	cmp	r3, r2
  4006c8:	d111      	bne.n	4006ee <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4006ca:	200e      	movs	r0, #14
  4006cc:	4b17      	ldr	r3, [pc, #92]	; (40072c <usart_serial_init+0x138>)
  4006ce:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4006d0:	4b14      	ldr	r3, [pc, #80]	; (400724 <usart_serial_init+0x130>)
  4006d2:	4798      	blx	r3
  4006d4:	4602      	mov	r2, r0
  4006d6:	f107 030c 	add.w	r3, r7, #12
  4006da:	4619      	mov	r1, r3
  4006dc:	6878      	ldr	r0, [r7, #4]
  4006de:	4b19      	ldr	r3, [pc, #100]	; (400744 <usart_serial_init+0x150>)
  4006e0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4006e2:	6878      	ldr	r0, [r7, #4]
  4006e4:	4b18      	ldr	r3, [pc, #96]	; (400748 <usart_serial_init+0x154>)
  4006e6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4006e8:	6878      	ldr	r0, [r7, #4]
  4006ea:	4b18      	ldr	r3, [pc, #96]	; (40074c <usart_serial_init+0x158>)
  4006ec:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4006ee:	687b      	ldr	r3, [r7, #4]
  4006f0:	4a18      	ldr	r2, [pc, #96]	; (400754 <usart_serial_init+0x160>)
  4006f2:	4293      	cmp	r3, r2
  4006f4:	d111      	bne.n	40071a <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  4006f6:	200f      	movs	r0, #15
  4006f8:	4b0c      	ldr	r3, [pc, #48]	; (40072c <usart_serial_init+0x138>)
  4006fa:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4006fc:	4b09      	ldr	r3, [pc, #36]	; (400724 <usart_serial_init+0x130>)
  4006fe:	4798      	blx	r3
  400700:	4602      	mov	r2, r0
  400702:	f107 030c 	add.w	r3, r7, #12
  400706:	4619      	mov	r1, r3
  400708:	6878      	ldr	r0, [r7, #4]
  40070a:	4b0e      	ldr	r3, [pc, #56]	; (400744 <usart_serial_init+0x150>)
  40070c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40070e:	6878      	ldr	r0, [r7, #4]
  400710:	4b0d      	ldr	r3, [pc, #52]	; (400748 <usart_serial_init+0x154>)
  400712:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400714:	6878      	ldr	r0, [r7, #4]
  400716:	4b0d      	ldr	r3, [pc, #52]	; (40074c <usart_serial_init+0x158>)
  400718:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40071a:	bf00      	nop
  40071c:	3730      	adds	r7, #48	; 0x30
  40071e:	46bd      	mov	sp, r7
  400720:	bd80      	pop	{r7, pc}
  400722:	bf00      	nop
  400724:	00400599 	.word	0x00400599
  400728:	400e0800 	.word	0x400e0800
  40072c:	004005ad 	.word	0x004005ad
  400730:	004025ed 	.word	0x004025ed
  400734:	400e0a00 	.word	0x400e0a00
  400738:	400e1a00 	.word	0x400e1a00
  40073c:	400e1c00 	.word	0x400e1c00
  400740:	40024000 	.word	0x40024000
  400744:	00402785 	.word	0x00402785
  400748:	00402809 	.word	0x00402809
  40074c:	0040283d 	.word	0x0040283d
  400750:	40028000 	.word	0x40028000
  400754:	4002c000 	.word	0x4002c000

00400758 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400758:	b580      	push	{r7, lr}
  40075a:	b082      	sub	sp, #8
  40075c:	af00      	add	r7, sp, #0
  40075e:	6078      	str	r0, [r7, #4]
  400760:	460b      	mov	r3, r1
  400762:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400764:	687b      	ldr	r3, [r7, #4]
  400766:	4a36      	ldr	r2, [pc, #216]	; (400840 <usart_serial_putchar+0xe8>)
  400768:	4293      	cmp	r3, r2
  40076a:	d10a      	bne.n	400782 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  40076c:	bf00      	nop
  40076e:	78fb      	ldrb	r3, [r7, #3]
  400770:	4619      	mov	r1, r3
  400772:	6878      	ldr	r0, [r7, #4]
  400774:	4b33      	ldr	r3, [pc, #204]	; (400844 <usart_serial_putchar+0xec>)
  400776:	4798      	blx	r3
  400778:	4603      	mov	r3, r0
  40077a:	2b00      	cmp	r3, #0
  40077c:	d1f7      	bne.n	40076e <usart_serial_putchar+0x16>
		return 1;
  40077e:	2301      	movs	r3, #1
  400780:	e05a      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400782:	687b      	ldr	r3, [r7, #4]
  400784:	4a30      	ldr	r2, [pc, #192]	; (400848 <usart_serial_putchar+0xf0>)
  400786:	4293      	cmp	r3, r2
  400788:	d10a      	bne.n	4007a0 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40078a:	bf00      	nop
  40078c:	78fb      	ldrb	r3, [r7, #3]
  40078e:	4619      	mov	r1, r3
  400790:	6878      	ldr	r0, [r7, #4]
  400792:	4b2c      	ldr	r3, [pc, #176]	; (400844 <usart_serial_putchar+0xec>)
  400794:	4798      	blx	r3
  400796:	4603      	mov	r3, r0
  400798:	2b00      	cmp	r3, #0
  40079a:	d1f7      	bne.n	40078c <usart_serial_putchar+0x34>
		return 1;
  40079c:	2301      	movs	r3, #1
  40079e:	e04b      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4007a0:	687b      	ldr	r3, [r7, #4]
  4007a2:	4a2a      	ldr	r2, [pc, #168]	; (40084c <usart_serial_putchar+0xf4>)
  4007a4:	4293      	cmp	r3, r2
  4007a6:	d10a      	bne.n	4007be <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007a8:	bf00      	nop
  4007aa:	78fb      	ldrb	r3, [r7, #3]
  4007ac:	4619      	mov	r1, r3
  4007ae:	6878      	ldr	r0, [r7, #4]
  4007b0:	4b24      	ldr	r3, [pc, #144]	; (400844 <usart_serial_putchar+0xec>)
  4007b2:	4798      	blx	r3
  4007b4:	4603      	mov	r3, r0
  4007b6:	2b00      	cmp	r3, #0
  4007b8:	d1f7      	bne.n	4007aa <usart_serial_putchar+0x52>
		return 1;
  4007ba:	2301      	movs	r3, #1
  4007bc:	e03c      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4007be:	687b      	ldr	r3, [r7, #4]
  4007c0:	4a23      	ldr	r2, [pc, #140]	; (400850 <usart_serial_putchar+0xf8>)
  4007c2:	4293      	cmp	r3, r2
  4007c4:	d10a      	bne.n	4007dc <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007c6:	bf00      	nop
  4007c8:	78fb      	ldrb	r3, [r7, #3]
  4007ca:	4619      	mov	r1, r3
  4007cc:	6878      	ldr	r0, [r7, #4]
  4007ce:	4b1d      	ldr	r3, [pc, #116]	; (400844 <usart_serial_putchar+0xec>)
  4007d0:	4798      	blx	r3
  4007d2:	4603      	mov	r3, r0
  4007d4:	2b00      	cmp	r3, #0
  4007d6:	d1f7      	bne.n	4007c8 <usart_serial_putchar+0x70>
		return 1;
  4007d8:	2301      	movs	r3, #1
  4007da:	e02d      	b.n	400838 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4007dc:	687b      	ldr	r3, [r7, #4]
  4007de:	4a1d      	ldr	r2, [pc, #116]	; (400854 <usart_serial_putchar+0xfc>)
  4007e0:	4293      	cmp	r3, r2
  4007e2:	d10a      	bne.n	4007fa <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4007e4:	bf00      	nop
  4007e6:	78fb      	ldrb	r3, [r7, #3]
  4007e8:	4619      	mov	r1, r3
  4007ea:	6878      	ldr	r0, [r7, #4]
  4007ec:	4b1a      	ldr	r3, [pc, #104]	; (400858 <usart_serial_putchar+0x100>)
  4007ee:	4798      	blx	r3
  4007f0:	4603      	mov	r3, r0
  4007f2:	2b00      	cmp	r3, #0
  4007f4:	d1f7      	bne.n	4007e6 <usart_serial_putchar+0x8e>
		return 1;
  4007f6:	2301      	movs	r3, #1
  4007f8:	e01e      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4007fa:	687b      	ldr	r3, [r7, #4]
  4007fc:	4a17      	ldr	r2, [pc, #92]	; (40085c <usart_serial_putchar+0x104>)
  4007fe:	4293      	cmp	r3, r2
  400800:	d10a      	bne.n	400818 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  400802:	bf00      	nop
  400804:	78fb      	ldrb	r3, [r7, #3]
  400806:	4619      	mov	r1, r3
  400808:	6878      	ldr	r0, [r7, #4]
  40080a:	4b13      	ldr	r3, [pc, #76]	; (400858 <usart_serial_putchar+0x100>)
  40080c:	4798      	blx	r3
  40080e:	4603      	mov	r3, r0
  400810:	2b00      	cmp	r3, #0
  400812:	d1f7      	bne.n	400804 <usart_serial_putchar+0xac>
		return 1;
  400814:	2301      	movs	r3, #1
  400816:	e00f      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400818:	687b      	ldr	r3, [r7, #4]
  40081a:	4a11      	ldr	r2, [pc, #68]	; (400860 <usart_serial_putchar+0x108>)
  40081c:	4293      	cmp	r3, r2
  40081e:	d10a      	bne.n	400836 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400820:	bf00      	nop
  400822:	78fb      	ldrb	r3, [r7, #3]
  400824:	4619      	mov	r1, r3
  400826:	6878      	ldr	r0, [r7, #4]
  400828:	4b0b      	ldr	r3, [pc, #44]	; (400858 <usart_serial_putchar+0x100>)
  40082a:	4798      	blx	r3
  40082c:	4603      	mov	r3, r0
  40082e:	2b00      	cmp	r3, #0
  400830:	d1f7      	bne.n	400822 <usart_serial_putchar+0xca>
		return 1;
  400832:	2301      	movs	r3, #1
  400834:	e000      	b.n	400838 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400836:	2300      	movs	r3, #0
}
  400838:	4618      	mov	r0, r3
  40083a:	3708      	adds	r7, #8
  40083c:	46bd      	mov	sp, r7
  40083e:	bd80      	pop	{r7, pc}
  400840:	400e0800 	.word	0x400e0800
  400844:	00402645 	.word	0x00402645
  400848:	400e0a00 	.word	0x400e0a00
  40084c:	400e1a00 	.word	0x400e1a00
  400850:	400e1c00 	.word	0x400e1c00
  400854:	40024000 	.word	0x40024000
  400858:	004028a9 	.word	0x004028a9
  40085c:	40028000 	.word	0x40028000
  400860:	4002c000 	.word	0x4002c000

00400864 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400864:	b580      	push	{r7, lr}
  400866:	b084      	sub	sp, #16
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
  40086c:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40086e:	2300      	movs	r3, #0
  400870:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400872:	687b      	ldr	r3, [r7, #4]
  400874:	4a34      	ldr	r2, [pc, #208]	; (400948 <usart_serial_getchar+0xe4>)
  400876:	4293      	cmp	r3, r2
  400878:	d107      	bne.n	40088a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40087a:	bf00      	nop
  40087c:	6839      	ldr	r1, [r7, #0]
  40087e:	6878      	ldr	r0, [r7, #4]
  400880:	4b32      	ldr	r3, [pc, #200]	; (40094c <usart_serial_getchar+0xe8>)
  400882:	4798      	blx	r3
  400884:	4603      	mov	r3, r0
  400886:	2b00      	cmp	r3, #0
  400888:	d1f8      	bne.n	40087c <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40088a:	687b      	ldr	r3, [r7, #4]
  40088c:	4a30      	ldr	r2, [pc, #192]	; (400950 <usart_serial_getchar+0xec>)
  40088e:	4293      	cmp	r3, r2
  400890:	d107      	bne.n	4008a2 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  400892:	bf00      	nop
  400894:	6839      	ldr	r1, [r7, #0]
  400896:	6878      	ldr	r0, [r7, #4]
  400898:	4b2c      	ldr	r3, [pc, #176]	; (40094c <usart_serial_getchar+0xe8>)
  40089a:	4798      	blx	r3
  40089c:	4603      	mov	r3, r0
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d1f8      	bne.n	400894 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4008a2:	687b      	ldr	r3, [r7, #4]
  4008a4:	4a2b      	ldr	r2, [pc, #172]	; (400954 <usart_serial_getchar+0xf0>)
  4008a6:	4293      	cmp	r3, r2
  4008a8:	d107      	bne.n	4008ba <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4008aa:	bf00      	nop
  4008ac:	6839      	ldr	r1, [r7, #0]
  4008ae:	6878      	ldr	r0, [r7, #4]
  4008b0:	4b26      	ldr	r3, [pc, #152]	; (40094c <usart_serial_getchar+0xe8>)
  4008b2:	4798      	blx	r3
  4008b4:	4603      	mov	r3, r0
  4008b6:	2b00      	cmp	r3, #0
  4008b8:	d1f8      	bne.n	4008ac <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4008ba:	687b      	ldr	r3, [r7, #4]
  4008bc:	4a26      	ldr	r2, [pc, #152]	; (400958 <usart_serial_getchar+0xf4>)
  4008be:	4293      	cmp	r3, r2
  4008c0:	d107      	bne.n	4008d2 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4008c2:	bf00      	nop
  4008c4:	6839      	ldr	r1, [r7, #0]
  4008c6:	6878      	ldr	r0, [r7, #4]
  4008c8:	4b20      	ldr	r3, [pc, #128]	; (40094c <usart_serial_getchar+0xe8>)
  4008ca:	4798      	blx	r3
  4008cc:	4603      	mov	r3, r0
  4008ce:	2b00      	cmp	r3, #0
  4008d0:	d1f8      	bne.n	4008c4 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4008d2:	687b      	ldr	r3, [r7, #4]
  4008d4:	4a21      	ldr	r2, [pc, #132]	; (40095c <usart_serial_getchar+0xf8>)
  4008d6:	4293      	cmp	r3, r2
  4008d8:	d10d      	bne.n	4008f6 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4008da:	bf00      	nop
  4008dc:	f107 030c 	add.w	r3, r7, #12
  4008e0:	4619      	mov	r1, r3
  4008e2:	6878      	ldr	r0, [r7, #4]
  4008e4:	4b1e      	ldr	r3, [pc, #120]	; (400960 <usart_serial_getchar+0xfc>)
  4008e6:	4798      	blx	r3
  4008e8:	4603      	mov	r3, r0
  4008ea:	2b00      	cmp	r3, #0
  4008ec:	d1f6      	bne.n	4008dc <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4008ee:	68fb      	ldr	r3, [r7, #12]
  4008f0:	b2da      	uxtb	r2, r3
  4008f2:	683b      	ldr	r3, [r7, #0]
  4008f4:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4008f6:	687b      	ldr	r3, [r7, #4]
  4008f8:	4a1a      	ldr	r2, [pc, #104]	; (400964 <usart_serial_getchar+0x100>)
  4008fa:	4293      	cmp	r3, r2
  4008fc:	d10d      	bne.n	40091a <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  4008fe:	bf00      	nop
  400900:	f107 030c 	add.w	r3, r7, #12
  400904:	4619      	mov	r1, r3
  400906:	6878      	ldr	r0, [r7, #4]
  400908:	4b15      	ldr	r3, [pc, #84]	; (400960 <usart_serial_getchar+0xfc>)
  40090a:	4798      	blx	r3
  40090c:	4603      	mov	r3, r0
  40090e:	2b00      	cmp	r3, #0
  400910:	d1f6      	bne.n	400900 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  400912:	68fb      	ldr	r3, [r7, #12]
  400914:	b2da      	uxtb	r2, r3
  400916:	683b      	ldr	r3, [r7, #0]
  400918:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40091a:	687b      	ldr	r3, [r7, #4]
  40091c:	4a12      	ldr	r2, [pc, #72]	; (400968 <usart_serial_getchar+0x104>)
  40091e:	4293      	cmp	r3, r2
  400920:	d10d      	bne.n	40093e <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  400922:	bf00      	nop
  400924:	f107 030c 	add.w	r3, r7, #12
  400928:	4619      	mov	r1, r3
  40092a:	6878      	ldr	r0, [r7, #4]
  40092c:	4b0c      	ldr	r3, [pc, #48]	; (400960 <usart_serial_getchar+0xfc>)
  40092e:	4798      	blx	r3
  400930:	4603      	mov	r3, r0
  400932:	2b00      	cmp	r3, #0
  400934:	d1f6      	bne.n	400924 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  400936:	68fb      	ldr	r3, [r7, #12]
  400938:	b2da      	uxtb	r2, r3
  40093a:	683b      	ldr	r3, [r7, #0]
  40093c:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40093e:	bf00      	nop
  400940:	3710      	adds	r7, #16
  400942:	46bd      	mov	sp, r7
  400944:	bd80      	pop	{r7, pc}
  400946:	bf00      	nop
  400948:	400e0800 	.word	0x400e0800
  40094c:	00402675 	.word	0x00402675
  400950:	400e0a00 	.word	0x400e0a00
  400954:	400e1a00 	.word	0x400e1a00
  400958:	400e1c00 	.word	0x400e1c00
  40095c:	40024000 	.word	0x40024000
  400960:	004028db 	.word	0x004028db
  400964:	40028000 	.word	0x40028000
  400968:	4002c000 	.word	0x4002c000

0040096c <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  40096c:	b580      	push	{r7, lr}
  40096e:	b082      	sub	sp, #8
  400970:	af00      	add	r7, sp, #0
  400972:	6078      	str	r0, [r7, #4]
  400974:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  400976:	4a0f      	ldr	r2, [pc, #60]	; (4009b4 <stdio_serial_init+0x48>)
  400978:	687b      	ldr	r3, [r7, #4]
  40097a:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40097c:	4b0e      	ldr	r3, [pc, #56]	; (4009b8 <stdio_serial_init+0x4c>)
  40097e:	4a0f      	ldr	r2, [pc, #60]	; (4009bc <stdio_serial_init+0x50>)
  400980:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400982:	4b0f      	ldr	r3, [pc, #60]	; (4009c0 <stdio_serial_init+0x54>)
  400984:	4a0f      	ldr	r2, [pc, #60]	; (4009c4 <stdio_serial_init+0x58>)
  400986:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  400988:	6839      	ldr	r1, [r7, #0]
  40098a:	6878      	ldr	r0, [r7, #4]
  40098c:	4b0e      	ldr	r3, [pc, #56]	; (4009c8 <stdio_serial_init+0x5c>)
  40098e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400990:	4b0e      	ldr	r3, [pc, #56]	; (4009cc <stdio_serial_init+0x60>)
  400992:	681b      	ldr	r3, [r3, #0]
  400994:	689b      	ldr	r3, [r3, #8]
  400996:	2100      	movs	r1, #0
  400998:	4618      	mov	r0, r3
  40099a:	4b0d      	ldr	r3, [pc, #52]	; (4009d0 <stdio_serial_init+0x64>)
  40099c:	4798      	blx	r3
	setbuf(stdin, NULL);
  40099e:	4b0b      	ldr	r3, [pc, #44]	; (4009cc <stdio_serial_init+0x60>)
  4009a0:	681b      	ldr	r3, [r3, #0]
  4009a2:	685b      	ldr	r3, [r3, #4]
  4009a4:	2100      	movs	r1, #0
  4009a6:	4618      	mov	r0, r3
  4009a8:	4b09      	ldr	r3, [pc, #36]	; (4009d0 <stdio_serial_init+0x64>)
  4009aa:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4009ac:	bf00      	nop
  4009ae:	3708      	adds	r7, #8
  4009b0:	46bd      	mov	sp, r7
  4009b2:	bd80      	pop	{r7, pc}
  4009b4:	20406704 	.word	0x20406704
  4009b8:	20406700 	.word	0x20406700
  4009bc:	00400759 	.word	0x00400759
  4009c0:	204066fc 	.word	0x204066fc
  4009c4:	00400865 	.word	0x00400865
  4009c8:	004005f5 	.word	0x004005f5
  4009cc:	20400024 	.word	0x20400024
  4009d0:	00403015 	.word	0x00403015

004009d4 <TC0_Handler>:
/* Callbacks / Handler                                                 */
/************************************************************************/
/**
*  Interrupt handler for TC1 interrupt.
*/
void TC0_Handler(void){
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b082      	sub	sp, #8
  4009d8:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  4009da:	2100      	movs	r1, #0
  4009dc:	4804      	ldr	r0, [pc, #16]	; (4009f0 <TC0_Handler+0x1c>)
  4009de:	4b05      	ldr	r3, [pc, #20]	; (4009f4 <TC0_Handler+0x20>)
  4009e0:	4798      	blx	r3
  4009e2:	4603      	mov	r3, r0
  4009e4:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4009e6:	687b      	ldr	r3, [r7, #4]

}
  4009e8:	bf00      	nop
  4009ea:	3708      	adds	r7, #8
  4009ec:	46bd      	mov	sp, r7
  4009ee:	bd80      	pop	{r7, pc}
  4009f0:	4000c000 	.word	0x4000c000
  4009f4:	00400dd9 	.word	0x00400dd9

004009f8 <AFEC_Temp_callback>:
static void Volume(){
	g_ul_value  = (int) ((float) g_ul_value * volume);

}

static void AFEC_Temp_callback(void){
  4009f8:	b580      	push	{r7, lr}
  4009fa:	af00      	add	r7, sp, #0
	/** The conversion data value */
	
	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  4009fc:	2100      	movs	r1, #0
  4009fe:	4828      	ldr	r0, [pc, #160]	; (400aa0 <AFEC_Temp_callback+0xa8>)
  400a00:	4b28      	ldr	r3, [pc, #160]	; (400aa4 <AFEC_Temp_callback+0xac>)
  400a02:	4798      	blx	r3
  400a04:	4602      	mov	r2, r0
  400a06:	4b28      	ldr	r3, [pc, #160]	; (400aa8 <AFEC_Temp_callback+0xb0>)
  400a08:	601a      	str	r2, [r3, #0]
	
	
	 //VOLUME
	if(!pio_get(BUT_PIO, PIO_INPUT, BUT_PIN_MASK)){
  400a0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a0e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400a12:	4826      	ldr	r0, [pc, #152]	; (400aac <AFEC_Temp_callback+0xb4>)
  400a14:	4b26      	ldr	r3, [pc, #152]	; (400ab0 <AFEC_Temp_callback+0xb8>)
  400a16:	4798      	blx	r3
  400a18:	4603      	mov	r3, r0
  400a1a:	2b00      	cmp	r3, #0
  400a1c:	d110      	bne.n	400a40 <AFEC_Temp_callback+0x48>
		g_ul_value  = (int) ((float) g_ul_value * volume);
  400a1e:	4b22      	ldr	r3, [pc, #136]	; (400aa8 <AFEC_Temp_callback+0xb0>)
  400a20:	681b      	ldr	r3, [r3, #0]
  400a22:	ee07 3a90 	vmov	s15, r3
  400a26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  400a2a:	4b22      	ldr	r3, [pc, #136]	; (400ab4 <AFEC_Temp_callback+0xbc>)
  400a2c:	edd3 7a00 	vldr	s15, [r3]
  400a30:	ee67 7a27 	vmul.f32	s15, s14, s15
  400a34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400a38:	ee17 2a90 	vmov	r2, s15
  400a3c:	4b1a      	ldr	r3, [pc, #104]	; (400aa8 <AFEC_Temp_callback+0xb0>)
  400a3e:	601a      	str	r2, [r3, #0]
	}
	

	// check swap
	if(ppbuf_get_full_signal(&buffer,false) == true) {
  400a40:	2100      	movs	r1, #0
  400a42:	481d      	ldr	r0, [pc, #116]	; (400ab8 <AFEC_Temp_callback+0xc0>)
  400a44:	4b1d      	ldr	r3, [pc, #116]	; (400abc <AFEC_Temp_callback+0xc4>)
  400a46:	4798      	blx	r3
  400a48:	4603      	mov	r3, r0
  400a4a:	2b00      	cmp	r3, #0
  400a4c:	d003      	beq.n	400a56 <AFEC_Temp_callback+0x5e>
		ppbuf_get_full_signal(&buffer,true); // swap
  400a4e:	2101      	movs	r1, #1
  400a50:	4819      	ldr	r0, [pc, #100]	; (400ab8 <AFEC_Temp_callback+0xc0>)
  400a52:	4b1a      	ldr	r3, [pc, #104]	; (400abc <AFEC_Temp_callback+0xc4>)
  400a54:	4798      	blx	r3
	}
	
	ppbuf_insert_active(&buffer, &g_ul_value, sizeof(g_ul_value));
  400a56:	2204      	movs	r2, #4
  400a58:	4913      	ldr	r1, [pc, #76]	; (400aa8 <AFEC_Temp_callback+0xb0>)
  400a5a:	4817      	ldr	r0, [pc, #92]	; (400ab8 <AFEC_Temp_callback+0xc0>)
  400a5c:	4b18      	ldr	r3, [pc, #96]	; (400ac0 <AFEC_Temp_callback+0xc8>)
  400a5e:	4798      	blx	r3
	
	/* gets the data on the pong buffer */
	ppbuf_remove_inactive(&buffer, &buf, sizeof(buf));
  400a60:	2204      	movs	r2, #4
  400a62:	4918      	ldr	r1, [pc, #96]	; (400ac4 <AFEC_Temp_callback+0xcc>)
  400a64:	4814      	ldr	r0, [pc, #80]	; (400ab8 <AFEC_Temp_callback+0xc0>)
  400a66:	4b18      	ldr	r3, [pc, #96]	; (400ac8 <AFEC_Temp_callback+0xd0>)
  400a68:	4798      	blx	r3
	
	dacc_get_interrupt_status(DACC_BASE);
  400a6a:	4818      	ldr	r0, [pc, #96]	; (400acc <AFEC_Temp_callback+0xd4>)
  400a6c:	4b18      	ldr	r3, [pc, #96]	; (400ad0 <AFEC_Temp_callback+0xd8>)
  400a6e:	4798      	blx	r3
		//	dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);

	
	if ((buffer.ping == 0)){
  400a70:	4b11      	ldr	r3, [pc, #68]	; (400ab8 <AFEC_Temp_callback+0xc0>)
  400a72:	791b      	ldrb	r3, [r3, #4]
  400a74:	2b00      	cmp	r3, #0
  400a76:	d108      	bne.n	400a8a <AFEC_Temp_callback+0x92>
		dacc_write_conversion_data(DACC_BASE, buf/16, DACC_CHANNEL);
  400a78:	4b12      	ldr	r3, [pc, #72]	; (400ac4 <AFEC_Temp_callback+0xcc>)
  400a7a:	681b      	ldr	r3, [r3, #0]
  400a7c:	091b      	lsrs	r3, r3, #4
  400a7e:	2200      	movs	r2, #0
  400a80:	4619      	mov	r1, r3
  400a82:	4812      	ldr	r0, [pc, #72]	; (400acc <AFEC_Temp_callback+0xd4>)
  400a84:	4b13      	ldr	r3, [pc, #76]	; (400ad4 <AFEC_Temp_callback+0xdc>)
  400a86:	4798      	blx	r3
	}
	else{
		dacc_write_conversion_data(DACC_BASE, buf/4, DACC_CHANNEL);
	}
}
  400a88:	e007      	b.n	400a9a <AFEC_Temp_callback+0xa2>
		dacc_write_conversion_data(DACC_BASE, buf/4, DACC_CHANNEL);
  400a8a:	4b0e      	ldr	r3, [pc, #56]	; (400ac4 <AFEC_Temp_callback+0xcc>)
  400a8c:	681b      	ldr	r3, [r3, #0]
  400a8e:	089b      	lsrs	r3, r3, #2
  400a90:	2200      	movs	r2, #0
  400a92:	4619      	mov	r1, r3
  400a94:	480d      	ldr	r0, [pc, #52]	; (400acc <AFEC_Temp_callback+0xd4>)
  400a96:	4b0f      	ldr	r3, [pc, #60]	; (400ad4 <AFEC_Temp_callback+0xdc>)
  400a98:	4798      	blx	r3
}
  400a9a:	bf00      	nop
  400a9c:	bd80      	pop	{r7, pc}
  400a9e:	bf00      	nop
  400aa0:	4003c000 	.word	0x4003c000
  400aa4:	0040048d 	.word	0x0040048d
  400aa8:	20406644 	.word	0x20406644
  400aac:	400e0e00 	.word	0x400e0e00
  400ab0:	00402065 	.word	0x00402065
  400ab4:	20400018 	.word	0x20400018
  400ab8:	20400000 	.word	0x20400000
  400abc:	00400361 	.word	0x00400361
  400ac0:	00400231 	.word	0x00400231
  400ac4:	20406640 	.word	0x20406640
  400ac8:	004002d5 	.word	0x004002d5
  400acc:	40040000 	.word	0x40040000
  400ad0:	004001c7 	.word	0x004001c7
  400ad4:	004001df 	.word	0x004001df

00400ad8 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  400ad8:	b590      	push	{r4, r7, lr}
  400ada:	b085      	sub	sp, #20
  400adc:	af00      	add	r7, sp, #0
 
	const usart_serial_options_t uart_serial_options = {
  400ade:	4b08      	ldr	r3, [pc, #32]	; (400b00 <configure_console+0x28>)
  400ae0:	463c      	mov	r4, r7
  400ae2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400ae4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  400ae8:	200e      	movs	r0, #14
  400aea:	4b06      	ldr	r3, [pc, #24]	; (400b04 <configure_console+0x2c>)
  400aec:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  400aee:	463b      	mov	r3, r7
  400af0:	4619      	mov	r1, r3
  400af2:	4805      	ldr	r0, [pc, #20]	; (400b08 <configure_console+0x30>)
  400af4:	4b05      	ldr	r3, [pc, #20]	; (400b0c <configure_console+0x34>)
  400af6:	4798      	blx	r3
}
  400af8:	bf00      	nop
  400afa:	3714      	adds	r7, #20
  400afc:	46bd      	mov	sp, r7
  400afe:	bd90      	pop	{r4, r7, pc}
  400b00:	00404a2c 	.word	0x00404a2c
  400b04:	004005ad 	.word	0x004005ad
  400b08:	40028000 	.word	0x40028000
  400b0c:	0040096d 	.word	0x0040096d

00400b10 <config_ADC_TEMP>:

static void config_ADC_TEMP(void){
  400b10:	b590      	push	{r4, r7, lr}
  400b12:	b08b      	sub	sp, #44	; 0x2c
  400b14:	af00      	add	r7, sp, #0
/************************************* 
   * Ativa e configura AFEC
   *************************************/  
  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400b16:	4821      	ldr	r0, [pc, #132]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b18:	4b21      	ldr	r3, [pc, #132]	; (400ba0 <config_ADC_TEMP+0x90>)
  400b1a:	4798      	blx	r3

	/* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

	/* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  400b1c:	f107 0310 	add.w	r3, r7, #16
  400b20:	4618      	mov	r0, r3
  400b22:	4b20      	ldr	r3, [pc, #128]	; (400ba4 <config_ADC_TEMP+0x94>)
  400b24:	4798      	blx	r3

	/* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400b26:	f107 0310 	add.w	r3, r7, #16
  400b2a:	4619      	mov	r1, r3
  400b2c:	481b      	ldr	r0, [pc, #108]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b2e:	4b1e      	ldr	r3, [pc, #120]	; (400ba8 <config_ADC_TEMP+0x98>)
  400b30:	4798      	blx	r3
  
	/* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_TIO_CH_0);
  400b32:	2103      	movs	r1, #3
  400b34:	4819      	ldr	r0, [pc, #100]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b36:	4b1d      	ldr	r3, [pc, #116]	; (400bac <config_ADC_TEMP+0x9c>)
  400b38:	4798      	blx	r3
		
	AFEC0->AFEC_MR |= 3;
  400b3a:	4a18      	ldr	r2, [pc, #96]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b3c:	4b17      	ldr	r3, [pc, #92]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b3e:	685b      	ldr	r3, [r3, #4]
  400b40:	f043 0303 	orr.w	r3, r3, #3
  400b44:	6053      	str	r3, [r2, #4]
  
	/* configura call back */
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_0,	AFEC_Temp_callback, 1); 
  400b46:	2301      	movs	r3, #1
  400b48:	4a19      	ldr	r2, [pc, #100]	; (400bb0 <config_ADC_TEMP+0xa0>)
  400b4a:	2100      	movs	r1, #0
  400b4c:	4813      	ldr	r0, [pc, #76]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b4e:	4c19      	ldr	r4, [pc, #100]	; (400bb4 <config_ADC_TEMP+0xa4>)
  400b50:	47a0      	blx	r4
   
	/*** Configuracao especfica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  400b52:	f107 030c 	add.w	r3, r7, #12
  400b56:	4618      	mov	r0, r3
  400b58:	4b17      	ldr	r3, [pc, #92]	; (400bb8 <config_ADC_TEMP+0xa8>)
  400b5a:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  400b5c:	2300      	movs	r3, #0
  400b5e:	737b      	strb	r3, [r7, #13]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  400b60:	f107 030c 	add.w	r3, r7, #12
  400b64:	461a      	mov	r2, r3
  400b66:	2100      	movs	r1, #0
  400b68:	480c      	ldr	r0, [pc, #48]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b6a:	4b14      	ldr	r3, [pc, #80]	; (400bbc <config_ADC_TEMP+0xac>)
  400b6c:	4798      	blx	r3
	/*
	* Calibracao:
	* Because the internal ADC offset is 0x200, it should cancel it and shift
	 down to 0.
	 */
	afec_channel_set_analog_offset(AFEC0, canal_generico_pino, 0x200);
  400b6e:	f44f 7200 	mov.w	r2, #512	; 0x200
  400b72:	2100      	movs	r1, #0
  400b74:	4809      	ldr	r0, [pc, #36]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b76:	4b12      	ldr	r3, [pc, #72]	; (400bc0 <config_ADC_TEMP+0xb0>)
  400b78:	4798      	blx	r3

	/***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400b7a:	1d3b      	adds	r3, r7, #4
  400b7c:	4618      	mov	r0, r3
  400b7e:	4b11      	ldr	r3, [pc, #68]	; (400bc4 <config_ADC_TEMP+0xb4>)
  400b80:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  400b82:	1d3b      	adds	r3, r7, #4
  400b84:	4619      	mov	r1, r3
  400b86:	4805      	ldr	r0, [pc, #20]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b88:	4b0f      	ldr	r3, [pc, #60]	; (400bc8 <config_ADC_TEMP+0xb8>)
  400b8a:	4798      	blx	r3

	/* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC0, canal_generico_pino);
  400b8c:	2100      	movs	r1, #0
  400b8e:	4803      	ldr	r0, [pc, #12]	; (400b9c <config_ADC_TEMP+0x8c>)
  400b90:	4b0e      	ldr	r3, [pc, #56]	; (400bcc <config_ADC_TEMP+0xbc>)
  400b92:	4798      	blx	r3
}
  400b94:	bf00      	nop
  400b96:	372c      	adds	r7, #44	; 0x2c
  400b98:	46bd      	mov	sp, r7
  400b9a:	bd90      	pop	{r4, r7, pc}
  400b9c:	4003c000 	.word	0x4003c000
  400ba0:	00402009 	.word	0x00402009
  400ba4:	00401c99 	.word	0x00401c99
  400ba8:	00401d49 	.word	0x00401d49
  400bac:	004003fd 	.word	0x004003fd
  400bb0:	004009f9 	.word	0x004009f9
  400bb4:	00401de1 	.word	0x00401de1
  400bb8:	00401cf9 	.word	0x00401cf9
  400bbc:	00401bbd 	.word	0x00401bbd
  400bc0:	004004b9 	.word	0x004004b9
  400bc4:	00401d19 	.word	0x00401d19
  400bc8:	00401c51 	.word	0x00401c51
  400bcc:	00400441 	.word	0x00400441

00400bd0 <config_DAC>:

static void config_DAC(void){
  400bd0:	b580      	push	{r7, lr}
  400bd2:	af00      	add	r7, sp, #0
	/* Enable clock for DACC */
	sysclk_enable_peripheral_clock(DACC_ID);
  400bd4:	201e      	movs	r0, #30
  400bd6:	4b05      	ldr	r3, [pc, #20]	; (400bec <config_DAC+0x1c>)
  400bd8:	4798      	blx	r3

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  400bda:	4805      	ldr	r0, [pc, #20]	; (400bf0 <config_DAC+0x20>)
  400bdc:	4b05      	ldr	r3, [pc, #20]	; (400bf4 <config_DAC+0x24>)
  400bde:	4798      	blx	r3
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  400be0:	2100      	movs	r1, #0
  400be2:	4803      	ldr	r0, [pc, #12]	; (400bf0 <config_DAC+0x20>)
  400be4:	4b04      	ldr	r3, [pc, #16]	; (400bf8 <config_DAC+0x28>)
  400be6:	4798      	blx	r3
}
  400be8:	bf00      	nop
  400bea:	bd80      	pop	{r7, pc}
  400bec:	004005ad 	.word	0x004005ad
  400bf0:	40040000 	.word	0x40040000
  400bf4:	004001ad 	.word	0x004001ad
  400bf8:	00400205 	.word	0x00400205

00400bfc <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  400bfc:	b590      	push	{r4, r7, lr}
  400bfe:	b08b      	sub	sp, #44	; 0x2c
  400c00:	af02      	add	r7, sp, #8
  400c02:	60f8      	str	r0, [r7, #12]
  400c04:	60b9      	str	r1, [r7, #8]
  400c06:	607a      	str	r2, [r7, #4]
  400c08:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  400c0a:	4b1f      	ldr	r3, [pc, #124]	; (400c88 <TC_init+0x8c>)
  400c0c:	4798      	blx	r3
  400c0e:	61f8      	str	r0, [r7, #28]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  400c10:	68bb      	ldr	r3, [r7, #8]
  400c12:	4618      	mov	r0, r3
  400c14:	4b1d      	ldr	r3, [pc, #116]	; (400c8c <TC_init+0x90>)
  400c16:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400c18:	6838      	ldr	r0, [r7, #0]
  400c1a:	f107 0114 	add.w	r1, r7, #20
  400c1e:	f107 0218 	add.w	r2, r7, #24
  400c22:	69fb      	ldr	r3, [r7, #28]
  400c24:	9300      	str	r3, [sp, #0]
  400c26:	460b      	mov	r3, r1
  400c28:	69f9      	ldr	r1, [r7, #28]
  400c2a:	4c19      	ldr	r4, [pc, #100]	; (400c90 <TC_init+0x94>)
  400c2c:	47a0      	blx	r4
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  400c2e:	2301      	movs	r3, #1
  400c30:	617b      	str	r3, [r7, #20]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  400c32:	6879      	ldr	r1, [r7, #4]
  400c34:	697b      	ldr	r3, [r7, #20]
  400c36:	f443 231c 	orr.w	r3, r3, #638976	; 0x9c000
  400c3a:	461a      	mov	r2, r3
  400c3c:	68f8      	ldr	r0, [r7, #12]
  400c3e:	4b15      	ldr	r3, [pc, #84]	; (400c94 <TC_init+0x98>)
  400c40:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  400c42:	6879      	ldr	r1, [r7, #4]
  400c44:	69bb      	ldr	r3, [r7, #24]
  400c46:	69fa      	ldr	r2, [r7, #28]
  400c48:	fbb2 f2f3 	udiv	r2, r2, r3
  400c4c:	683b      	ldr	r3, [r7, #0]
  400c4e:	fbb2 f3f3 	udiv	r3, r2, r3
  400c52:	08db      	lsrs	r3, r3, #3
  400c54:	461a      	mov	r2, r3
  400c56:	68f8      	ldr	r0, [r7, #12]
  400c58:	4b0f      	ldr	r3, [pc, #60]	; (400c98 <TC_init+0x9c>)
  400c5a:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  400c5c:	6879      	ldr	r1, [r7, #4]
  400c5e:	69bb      	ldr	r3, [r7, #24]
  400c60:	69fa      	ldr	r2, [r7, #28]
  400c62:	fbb2 f2f3 	udiv	r2, r2, r3
  400c66:	683b      	ldr	r3, [r7, #0]
  400c68:	fbb2 f3f3 	udiv	r3, r2, r3
  400c6c:	091b      	lsrs	r3, r3, #4
  400c6e:	461a      	mov	r2, r3
  400c70:	68f8      	ldr	r0, [r7, #12]
  400c72:	4b0a      	ldr	r3, [pc, #40]	; (400c9c <TC_init+0xa0>)
  400c74:	4798      	blx	r3
	/* Interrupo no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  400c76:	687b      	ldr	r3, [r7, #4]
  400c78:	4619      	mov	r1, r3
  400c7a:	68f8      	ldr	r0, [r7, #12]
  400c7c:	4b08      	ldr	r3, [pc, #32]	; (400ca0 <TC_init+0xa4>)
  400c7e:	4798      	blx	r3
}
  400c80:	bf00      	nop
  400c82:	3724      	adds	r7, #36	; 0x24
  400c84:	46bd      	mov	sp, r7
  400c86:	bd90      	pop	{r4, r7, pc}
  400c88:	00400585 	.word	0x00400585
  400c8c:	00402569 	.word	0x00402569
  400c90:	00400dfd 	.word	0x00400dfd
  400c94:	00400d31 	.word	0x00400d31
  400c98:	00400db3 	.word	0x00400db3
  400c9c:	00400d8d 	.word	0x00400d8d
  400ca0:	00400d6b 	.word	0x00400d6b

00400ca4 <BUT_init>:

void BUT_init(void){
  400ca4:	b580      	push	{r7, lr}
  400ca6:	af00      	add	r7, sp, #0
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  400ca8:	200a      	movs	r0, #10
  400caa:	4b05      	ldr	r3, [pc, #20]	; (400cc0 <BUT_init+0x1c>)
  400cac:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  400cae:	2209      	movs	r2, #9
  400cb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400cb4:	4803      	ldr	r0, [pc, #12]	; (400cc4 <BUT_init+0x20>)
  400cb6:	4b04      	ldr	r3, [pc, #16]	; (400cc8 <BUT_init+0x24>)
  400cb8:	4798      	blx	r3

	/* habilita interrup?c?o do PIO que controla o botao */
	/* e configura sua prioridade                        */
	//NVIC_EnableIRQ(BUT_PIO_ID);
	//NVIC_SetPriority(BUT_PIO_ID, 1);
};
  400cba:	bf00      	nop
  400cbc:	bd80      	pop	{r7, pc}
  400cbe:	bf00      	nop
  400cc0:	00402569 	.word	0x00402569
  400cc4:	400e0e00 	.word	0x400e0e00
  400cc8:	004020ad 	.word	0x004020ad

00400ccc <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  400ccc:	b598      	push	{r3, r4, r7, lr}
  400cce:	af00      	add	r7, sp, #0

	/* Initialize the SAM system. */
	sysclk_init();
  400cd0:	4b0b      	ldr	r3, [pc, #44]	; (400d00 <main+0x34>)
  400cd2:	4798      	blx	r3
	ioport_init();
  400cd4:	4b0b      	ldr	r3, [pc, #44]	; (400d04 <main+0x38>)
  400cd6:	4798      	blx	r3
	board_init();
  400cd8:	4b0b      	ldr	r3, [pc, #44]	; (400d08 <main+0x3c>)
  400cda:	4798      	blx	r3
  
	/* inicializa delay */
	delay_init(sysclk_get_cpu_hz());

	/* inicializa console (printf) */
	configure_console();
  400cdc:	4b0b      	ldr	r3, [pc, #44]	; (400d0c <main+0x40>)
  400cde:	4798      	blx	r3
	
	/* inicializa e configura adc */
	config_ADC_TEMP();
  400ce0:	4b0b      	ldr	r3, [pc, #44]	; (400d10 <main+0x44>)
  400ce2:	4798      	blx	r3
  
	/* Output example information. */
	puts(STRING_HEADER);
  400ce4:	480b      	ldr	r0, [pc, #44]	; (400d14 <main+0x48>)
  400ce6:	4b0c      	ldr	r3, [pc, #48]	; (400d18 <main+0x4c>)
  400ce8:	4798      	blx	r3
	
	BUT_init();
  400cea:	4b0c      	ldr	r3, [pc, #48]	; (400d1c <main+0x50>)
  400cec:	4798      	blx	r3
	
	TC_init(TC0, ID_TC0, 0, 100000);
  400cee:	4b0c      	ldr	r3, [pc, #48]	; (400d20 <main+0x54>)
  400cf0:	2200      	movs	r2, #0
  400cf2:	2117      	movs	r1, #23
  400cf4:	480b      	ldr	r0, [pc, #44]	; (400d24 <main+0x58>)
  400cf6:	4c0c      	ldr	r4, [pc, #48]	; (400d28 <main+0x5c>)
  400cf8:	47a0      	blx	r4

	config_DAC();
  400cfa:	4b0c      	ldr	r3, [pc, #48]	; (400d2c <main+0x60>)
  400cfc:	4798      	blx	r3

	while (1) {
  400cfe:	e7fe      	b.n	400cfe <main+0x32>
  400d00:	004011a5 	.word	0x004011a5
  400d04:	004005c9 	.word	0x004005c9
  400d08:	00401775 	.word	0x00401775
  400d0c:	00400ad9 	.word	0x00400ad9
  400d10:	00400b11 	.word	0x00400b11
  400d14:	00404a3c 	.word	0x00404a3c
  400d18:	00403005 	.word	0x00403005
  400d1c:	00400ca5 	.word	0x00400ca5
  400d20:	000186a0 	.word	0x000186a0
  400d24:	4000c000 	.word	0x4000c000
  400d28:	00400bfd 	.word	0x00400bfd
  400d2c:	00400bd1 	.word	0x00400bd1

00400d30 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400d30:	b480      	push	{r7}
  400d32:	b087      	sub	sp, #28
  400d34:	af00      	add	r7, sp, #0
  400d36:	60f8      	str	r0, [r7, #12]
  400d38:	60b9      	str	r1, [r7, #8]
  400d3a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d3c:	68fa      	ldr	r2, [r7, #12]
  400d3e:	68bb      	ldr	r3, [r7, #8]
  400d40:	019b      	lsls	r3, r3, #6
  400d42:	4413      	add	r3, r2
  400d44:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400d46:	697b      	ldr	r3, [r7, #20]
  400d48:	2202      	movs	r2, #2
  400d4a:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400d4c:	697b      	ldr	r3, [r7, #20]
  400d4e:	f04f 32ff 	mov.w	r2, #4294967295
  400d52:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400d54:	697b      	ldr	r3, [r7, #20]
  400d56:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400d58:	697b      	ldr	r3, [r7, #20]
  400d5a:	687a      	ldr	r2, [r7, #4]
  400d5c:	605a      	str	r2, [r3, #4]
}
  400d5e:	bf00      	nop
  400d60:	371c      	adds	r7, #28
  400d62:	46bd      	mov	sp, r7
  400d64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d68:	4770      	bx	lr

00400d6a <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400d6a:	b480      	push	{r7}
  400d6c:	b083      	sub	sp, #12
  400d6e:	af00      	add	r7, sp, #0
  400d70:	6078      	str	r0, [r7, #4]
  400d72:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400d74:	687a      	ldr	r2, [r7, #4]
  400d76:	683b      	ldr	r3, [r7, #0]
  400d78:	019b      	lsls	r3, r3, #6
  400d7a:	4413      	add	r3, r2
  400d7c:	2205      	movs	r2, #5
  400d7e:	601a      	str	r2, [r3, #0]
}
  400d80:	bf00      	nop
  400d82:	370c      	adds	r7, #12
  400d84:	46bd      	mov	sp, r7
  400d86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d8a:	4770      	bx	lr

00400d8c <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400d8c:	b480      	push	{r7}
  400d8e:	b085      	sub	sp, #20
  400d90:	af00      	add	r7, sp, #0
  400d92:	60f8      	str	r0, [r7, #12]
  400d94:	60b9      	str	r1, [r7, #8]
  400d96:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400d98:	68fa      	ldr	r2, [r7, #12]
  400d9a:	68bb      	ldr	r3, [r7, #8]
  400d9c:	019b      	lsls	r3, r3, #6
  400d9e:	4413      	add	r3, r2
  400da0:	3314      	adds	r3, #20
  400da2:	687a      	ldr	r2, [r7, #4]
  400da4:	601a      	str	r2, [r3, #0]
}
  400da6:	bf00      	nop
  400da8:	3714      	adds	r7, #20
  400daa:	46bd      	mov	sp, r7
  400dac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db0:	4770      	bx	lr

00400db2 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400db2:	b480      	push	{r7}
  400db4:	b085      	sub	sp, #20
  400db6:	af00      	add	r7, sp, #0
  400db8:	60f8      	str	r0, [r7, #12]
  400dba:	60b9      	str	r1, [r7, #8]
  400dbc:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400dbe:	68fa      	ldr	r2, [r7, #12]
  400dc0:	68bb      	ldr	r3, [r7, #8]
  400dc2:	019b      	lsls	r3, r3, #6
  400dc4:	4413      	add	r3, r2
  400dc6:	331c      	adds	r3, #28
  400dc8:	687a      	ldr	r2, [r7, #4]
  400dca:	601a      	str	r2, [r3, #0]
}
  400dcc:	bf00      	nop
  400dce:	3714      	adds	r7, #20
  400dd0:	46bd      	mov	sp, r7
  400dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dd6:	4770      	bx	lr

00400dd8 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400dd8:	b480      	push	{r7}
  400dda:	b085      	sub	sp, #20
  400ddc:	af00      	add	r7, sp, #0
  400dde:	6078      	str	r0, [r7, #4]
  400de0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400de2:	687a      	ldr	r2, [r7, #4]
  400de4:	683b      	ldr	r3, [r7, #0]
  400de6:	019b      	lsls	r3, r3, #6
  400de8:	4413      	add	r3, r2
  400dea:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400dec:	68fb      	ldr	r3, [r7, #12]
  400dee:	6a1b      	ldr	r3, [r3, #32]
}
  400df0:	4618      	mov	r0, r3
  400df2:	3714      	adds	r7, #20
  400df4:	46bd      	mov	sp, r7
  400df6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dfa:	4770      	bx	lr

00400dfc <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400dfc:	b480      	push	{r7}
  400dfe:	b08d      	sub	sp, #52	; 0x34
  400e00:	af00      	add	r7, sp, #0
  400e02:	60f8      	str	r0, [r7, #12]
  400e04:	60b9      	str	r1, [r7, #8]
  400e06:	607a      	str	r2, [r7, #4]
  400e08:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400e0a:	2302      	movs	r3, #2
  400e0c:	613b      	str	r3, [r7, #16]
  400e0e:	2308      	movs	r3, #8
  400e10:	617b      	str	r3, [r7, #20]
  400e12:	2320      	movs	r3, #32
  400e14:	61bb      	str	r3, [r7, #24]
  400e16:	2380      	movs	r3, #128	; 0x80
  400e18:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400e1c:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400e1e:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400e20:	2300      	movs	r3, #0
  400e22:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e24:	e01a      	b.n	400e5c <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e28:	009b      	lsls	r3, r3, #2
  400e2a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400e2e:	4413      	add	r3, r2
  400e30:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400e34:	68ba      	ldr	r2, [r7, #8]
  400e36:	fbb2 f3f3 	udiv	r3, r2, r3
  400e3a:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400e3e:	0c1b      	lsrs	r3, r3, #16
  400e40:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400e42:	68fa      	ldr	r2, [r7, #12]
  400e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400e46:	429a      	cmp	r2, r3
  400e48:	d901      	bls.n	400e4e <tc_find_mck_divisor+0x52>
			return 0;
  400e4a:	2300      	movs	r3, #0
  400e4c:	e023      	b.n	400e96 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400e4e:	68fa      	ldr	r2, [r7, #12]
  400e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e52:	429a      	cmp	r2, r3
  400e54:	d206      	bcs.n	400e64 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e58:	3301      	adds	r3, #1
  400e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e5e:	2b04      	cmp	r3, #4
  400e60:	d9e1      	bls.n	400e26 <tc_find_mck_divisor+0x2a>
  400e62:	e000      	b.n	400e66 <tc_find_mck_divisor+0x6a>
			break;
  400e64:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e68:	2b04      	cmp	r3, #4
  400e6a:	d901      	bls.n	400e70 <tc_find_mck_divisor+0x74>
		return 0;
  400e6c:	2300      	movs	r3, #0
  400e6e:	e012      	b.n	400e96 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400e70:	687b      	ldr	r3, [r7, #4]
  400e72:	2b00      	cmp	r3, #0
  400e74:	d008      	beq.n	400e88 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e78:	009b      	lsls	r3, r3, #2
  400e7a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400e7e:	4413      	add	r3, r2
  400e80:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400e84:	687b      	ldr	r3, [r7, #4]
  400e86:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400e88:	683b      	ldr	r3, [r7, #0]
  400e8a:	2b00      	cmp	r3, #0
  400e8c:	d002      	beq.n	400e94 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400e8e:	683b      	ldr	r3, [r7, #0]
  400e90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400e92:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400e94:	2301      	movs	r3, #1
}
  400e96:	4618      	mov	r0, r3
  400e98:	3734      	adds	r7, #52	; 0x34
  400e9a:	46bd      	mov	sp, r7
  400e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea0:	4770      	bx	lr
	...

00400ea4 <osc_enable>:
{
  400ea4:	b580      	push	{r7, lr}
  400ea6:	b082      	sub	sp, #8
  400ea8:	af00      	add	r7, sp, #0
  400eaa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400eac:	687b      	ldr	r3, [r7, #4]
  400eae:	2b07      	cmp	r3, #7
  400eb0:	d831      	bhi.n	400f16 <osc_enable+0x72>
  400eb2:	a201      	add	r2, pc, #4	; (adr r2, 400eb8 <osc_enable+0x14>)
  400eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400eb8:	00400f15 	.word	0x00400f15
  400ebc:	00400ed9 	.word	0x00400ed9
  400ec0:	00400ee1 	.word	0x00400ee1
  400ec4:	00400ee9 	.word	0x00400ee9
  400ec8:	00400ef1 	.word	0x00400ef1
  400ecc:	00400ef9 	.word	0x00400ef9
  400ed0:	00400f01 	.word	0x00400f01
  400ed4:	00400f0b 	.word	0x00400f0b
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400ed8:	2000      	movs	r0, #0
  400eda:	4b11      	ldr	r3, [pc, #68]	; (400f20 <osc_enable+0x7c>)
  400edc:	4798      	blx	r3
		break;
  400ede:	e01a      	b.n	400f16 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400ee0:	2001      	movs	r0, #1
  400ee2:	4b0f      	ldr	r3, [pc, #60]	; (400f20 <osc_enable+0x7c>)
  400ee4:	4798      	blx	r3
		break;
  400ee6:	e016      	b.n	400f16 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400ee8:	2000      	movs	r0, #0
  400eea:	4b0e      	ldr	r3, [pc, #56]	; (400f24 <osc_enable+0x80>)
  400eec:	4798      	blx	r3
		break;
  400eee:	e012      	b.n	400f16 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400ef0:	2010      	movs	r0, #16
  400ef2:	4b0c      	ldr	r3, [pc, #48]	; (400f24 <osc_enable+0x80>)
  400ef4:	4798      	blx	r3
		break;
  400ef6:	e00e      	b.n	400f16 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400ef8:	2020      	movs	r0, #32
  400efa:	4b0a      	ldr	r3, [pc, #40]	; (400f24 <osc_enable+0x80>)
  400efc:	4798      	blx	r3
		break;
  400efe:	e00a      	b.n	400f16 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400f00:	213e      	movs	r1, #62	; 0x3e
  400f02:	2000      	movs	r0, #0
  400f04:	4b08      	ldr	r3, [pc, #32]	; (400f28 <osc_enable+0x84>)
  400f06:	4798      	blx	r3
		break;
  400f08:	e005      	b.n	400f16 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400f0a:	213e      	movs	r1, #62	; 0x3e
  400f0c:	2001      	movs	r0, #1
  400f0e:	4b06      	ldr	r3, [pc, #24]	; (400f28 <osc_enable+0x84>)
  400f10:	4798      	blx	r3
		break;
  400f12:	e000      	b.n	400f16 <osc_enable+0x72>
		break;
  400f14:	bf00      	nop
}
  400f16:	bf00      	nop
  400f18:	3708      	adds	r7, #8
  400f1a:	46bd      	mov	sp, r7
  400f1c:	bd80      	pop	{r7, pc}
  400f1e:	bf00      	nop
  400f20:	004023a5 	.word	0x004023a5
  400f24:	00402411 	.word	0x00402411
  400f28:	00402481 	.word	0x00402481

00400f2c <osc_is_ready>:
{
  400f2c:	b580      	push	{r7, lr}
  400f2e:	b082      	sub	sp, #8
  400f30:	af00      	add	r7, sp, #0
  400f32:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400f34:	687b      	ldr	r3, [r7, #4]
  400f36:	2b07      	cmp	r3, #7
  400f38:	d826      	bhi.n	400f88 <osc_is_ready+0x5c>
  400f3a:	a201      	add	r2, pc, #4	; (adr r2, 400f40 <osc_is_ready+0x14>)
  400f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f40:	00400f61 	.word	0x00400f61
  400f44:	00400f65 	.word	0x00400f65
  400f48:	00400f65 	.word	0x00400f65
  400f4c:	00400f77 	.word	0x00400f77
  400f50:	00400f77 	.word	0x00400f77
  400f54:	00400f77 	.word	0x00400f77
  400f58:	00400f77 	.word	0x00400f77
  400f5c:	00400f77 	.word	0x00400f77
		return 1;
  400f60:	2301      	movs	r3, #1
  400f62:	e012      	b.n	400f8a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  400f64:	4b0b      	ldr	r3, [pc, #44]	; (400f94 <osc_is_ready+0x68>)
  400f66:	4798      	blx	r3
  400f68:	4603      	mov	r3, r0
  400f6a:	2b00      	cmp	r3, #0
  400f6c:	bf14      	ite	ne
  400f6e:	2301      	movne	r3, #1
  400f70:	2300      	moveq	r3, #0
  400f72:	b2db      	uxtb	r3, r3
  400f74:	e009      	b.n	400f8a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  400f76:	4b08      	ldr	r3, [pc, #32]	; (400f98 <osc_is_ready+0x6c>)
  400f78:	4798      	blx	r3
  400f7a:	4603      	mov	r3, r0
  400f7c:	2b00      	cmp	r3, #0
  400f7e:	bf14      	ite	ne
  400f80:	2301      	movne	r3, #1
  400f82:	2300      	moveq	r3, #0
  400f84:	b2db      	uxtb	r3, r3
  400f86:	e000      	b.n	400f8a <osc_is_ready+0x5e>
	return 0;
  400f88:	2300      	movs	r3, #0
}
  400f8a:	4618      	mov	r0, r3
  400f8c:	3708      	adds	r7, #8
  400f8e:	46bd      	mov	sp, r7
  400f90:	bd80      	pop	{r7, pc}
  400f92:	bf00      	nop
  400f94:	004023dd 	.word	0x004023dd
  400f98:	004024f9 	.word	0x004024f9

00400f9c <osc_get_rate>:
{
  400f9c:	b480      	push	{r7}
  400f9e:	b083      	sub	sp, #12
  400fa0:	af00      	add	r7, sp, #0
  400fa2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400fa4:	687b      	ldr	r3, [r7, #4]
  400fa6:	2b07      	cmp	r3, #7
  400fa8:	d825      	bhi.n	400ff6 <osc_get_rate+0x5a>
  400faa:	a201      	add	r2, pc, #4	; (adr r2, 400fb0 <osc_get_rate+0x14>)
  400fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400fb0:	00400fd1 	.word	0x00400fd1
  400fb4:	00400fd7 	.word	0x00400fd7
  400fb8:	00400fdd 	.word	0x00400fdd
  400fbc:	00400fe3 	.word	0x00400fe3
  400fc0:	00400fe7 	.word	0x00400fe7
  400fc4:	00400feb 	.word	0x00400feb
  400fc8:	00400fef 	.word	0x00400fef
  400fcc:	00400ff3 	.word	0x00400ff3
		return OSC_SLCK_32K_RC_HZ;
  400fd0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400fd4:	e010      	b.n	400ff8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400fd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400fda:	e00d      	b.n	400ff8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400fdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400fe0:	e00a      	b.n	400ff8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400fe2:	4b08      	ldr	r3, [pc, #32]	; (401004 <osc_get_rate+0x68>)
  400fe4:	e008      	b.n	400ff8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400fe6:	4b08      	ldr	r3, [pc, #32]	; (401008 <osc_get_rate+0x6c>)
  400fe8:	e006      	b.n	400ff8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400fea:	4b08      	ldr	r3, [pc, #32]	; (40100c <osc_get_rate+0x70>)
  400fec:	e004      	b.n	400ff8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400fee:	4b07      	ldr	r3, [pc, #28]	; (40100c <osc_get_rate+0x70>)
  400ff0:	e002      	b.n	400ff8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400ff2:	4b06      	ldr	r3, [pc, #24]	; (40100c <osc_get_rate+0x70>)
  400ff4:	e000      	b.n	400ff8 <osc_get_rate+0x5c>
	return 0;
  400ff6:	2300      	movs	r3, #0
}
  400ff8:	4618      	mov	r0, r3
  400ffa:	370c      	adds	r7, #12
  400ffc:	46bd      	mov	sp, r7
  400ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401002:	4770      	bx	lr
  401004:	003d0900 	.word	0x003d0900
  401008:	007a1200 	.word	0x007a1200
  40100c:	00b71b00 	.word	0x00b71b00

00401010 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401010:	b580      	push	{r7, lr}
  401012:	b082      	sub	sp, #8
  401014:	af00      	add	r7, sp, #0
  401016:	4603      	mov	r3, r0
  401018:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40101a:	bf00      	nop
  40101c:	79fb      	ldrb	r3, [r7, #7]
  40101e:	4618      	mov	r0, r3
  401020:	4b05      	ldr	r3, [pc, #20]	; (401038 <osc_wait_ready+0x28>)
  401022:	4798      	blx	r3
  401024:	4603      	mov	r3, r0
  401026:	f083 0301 	eor.w	r3, r3, #1
  40102a:	b2db      	uxtb	r3, r3
  40102c:	2b00      	cmp	r3, #0
  40102e:	d1f5      	bne.n	40101c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401030:	bf00      	nop
  401032:	3708      	adds	r7, #8
  401034:	46bd      	mov	sp, r7
  401036:	bd80      	pop	{r7, pc}
  401038:	00400f2d 	.word	0x00400f2d

0040103c <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40103c:	b580      	push	{r7, lr}
  40103e:	b086      	sub	sp, #24
  401040:	af00      	add	r7, sp, #0
  401042:	60f8      	str	r0, [r7, #12]
  401044:	607a      	str	r2, [r7, #4]
  401046:	603b      	str	r3, [r7, #0]
  401048:	460b      	mov	r3, r1
  40104a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  40104c:	687b      	ldr	r3, [r7, #4]
  40104e:	2b00      	cmp	r3, #0
  401050:	d107      	bne.n	401062 <pll_config_init+0x26>
  401052:	683b      	ldr	r3, [r7, #0]
  401054:	2b00      	cmp	r3, #0
  401056:	d104      	bne.n	401062 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401058:	68fb      	ldr	r3, [r7, #12]
  40105a:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40105e:	601a      	str	r2, [r3, #0]
  401060:	e019      	b.n	401096 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401062:	7afb      	ldrb	r3, [r7, #11]
  401064:	4618      	mov	r0, r3
  401066:	4b0e      	ldr	r3, [pc, #56]	; (4010a0 <pll_config_init+0x64>)
  401068:	4798      	blx	r3
  40106a:	4602      	mov	r2, r0
  40106c:	687b      	ldr	r3, [r7, #4]
  40106e:	fbb2 f3f3 	udiv	r3, r2, r3
  401072:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401074:	697b      	ldr	r3, [r7, #20]
  401076:	683a      	ldr	r2, [r7, #0]
  401078:	fb02 f303 	mul.w	r3, r2, r3
  40107c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40107e:	683b      	ldr	r3, [r7, #0]
  401080:	3b01      	subs	r3, #1
  401082:	041a      	lsls	r2, r3, #16
  401084:	4b07      	ldr	r3, [pc, #28]	; (4010a4 <pll_config_init+0x68>)
  401086:	4013      	ands	r3, r2
  401088:	687a      	ldr	r2, [r7, #4]
  40108a:	b2d2      	uxtb	r2, r2
  40108c:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40108e:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401092:	68fb      	ldr	r3, [r7, #12]
  401094:	601a      	str	r2, [r3, #0]
	}
}
  401096:	bf00      	nop
  401098:	3718      	adds	r7, #24
  40109a:	46bd      	mov	sp, r7
  40109c:	bd80      	pop	{r7, pc}
  40109e:	bf00      	nop
  4010a0:	00400f9d 	.word	0x00400f9d
  4010a4:	07ff0000 	.word	0x07ff0000

004010a8 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4010a8:	b580      	push	{r7, lr}
  4010aa:	b082      	sub	sp, #8
  4010ac:	af00      	add	r7, sp, #0
  4010ae:	6078      	str	r0, [r7, #4]
  4010b0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4010b2:	683b      	ldr	r3, [r7, #0]
  4010b4:	2b00      	cmp	r3, #0
  4010b6:	d108      	bne.n	4010ca <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4010b8:	4b09      	ldr	r3, [pc, #36]	; (4010e0 <pll_enable+0x38>)
  4010ba:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4010bc:	4a09      	ldr	r2, [pc, #36]	; (4010e4 <pll_enable+0x3c>)
  4010be:	687b      	ldr	r3, [r7, #4]
  4010c0:	681b      	ldr	r3, [r3, #0]
  4010c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4010c6:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4010c8:	e005      	b.n	4010d6 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4010ca:	4a06      	ldr	r2, [pc, #24]	; (4010e4 <pll_enable+0x3c>)
  4010cc:	687b      	ldr	r3, [r7, #4]
  4010ce:	681b      	ldr	r3, [r3, #0]
  4010d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4010d4:	61d3      	str	r3, [r2, #28]
}
  4010d6:	bf00      	nop
  4010d8:	3708      	adds	r7, #8
  4010da:	46bd      	mov	sp, r7
  4010dc:	bd80      	pop	{r7, pc}
  4010de:	bf00      	nop
  4010e0:	00402515 	.word	0x00402515
  4010e4:	400e0600 	.word	0x400e0600

004010e8 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4010e8:	b580      	push	{r7, lr}
  4010ea:	b082      	sub	sp, #8
  4010ec:	af00      	add	r7, sp, #0
  4010ee:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4010f0:	687b      	ldr	r3, [r7, #4]
  4010f2:	2b00      	cmp	r3, #0
  4010f4:	d103      	bne.n	4010fe <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4010f6:	4b05      	ldr	r3, [pc, #20]	; (40110c <pll_is_locked+0x24>)
  4010f8:	4798      	blx	r3
  4010fa:	4603      	mov	r3, r0
  4010fc:	e002      	b.n	401104 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4010fe:	4b04      	ldr	r3, [pc, #16]	; (401110 <pll_is_locked+0x28>)
  401100:	4798      	blx	r3
  401102:	4603      	mov	r3, r0
	}
}
  401104:	4618      	mov	r0, r3
  401106:	3708      	adds	r7, #8
  401108:	46bd      	mov	sp, r7
  40110a:	bd80      	pop	{r7, pc}
  40110c:	00402531 	.word	0x00402531
  401110:	0040254d 	.word	0x0040254d

00401114 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401114:	b580      	push	{r7, lr}
  401116:	b082      	sub	sp, #8
  401118:	af00      	add	r7, sp, #0
  40111a:	4603      	mov	r3, r0
  40111c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40111e:	79fb      	ldrb	r3, [r7, #7]
  401120:	3b03      	subs	r3, #3
  401122:	2b04      	cmp	r3, #4
  401124:	d808      	bhi.n	401138 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401126:	79fb      	ldrb	r3, [r7, #7]
  401128:	4618      	mov	r0, r3
  40112a:	4b06      	ldr	r3, [pc, #24]	; (401144 <pll_enable_source+0x30>)
  40112c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40112e:	79fb      	ldrb	r3, [r7, #7]
  401130:	4618      	mov	r0, r3
  401132:	4b05      	ldr	r3, [pc, #20]	; (401148 <pll_enable_source+0x34>)
  401134:	4798      	blx	r3
		break;
  401136:	e000      	b.n	40113a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401138:	bf00      	nop
	}
}
  40113a:	bf00      	nop
  40113c:	3708      	adds	r7, #8
  40113e:	46bd      	mov	sp, r7
  401140:	bd80      	pop	{r7, pc}
  401142:	bf00      	nop
  401144:	00400ea5 	.word	0x00400ea5
  401148:	00401011 	.word	0x00401011

0040114c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40114c:	b580      	push	{r7, lr}
  40114e:	b082      	sub	sp, #8
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401154:	bf00      	nop
  401156:	6878      	ldr	r0, [r7, #4]
  401158:	4b04      	ldr	r3, [pc, #16]	; (40116c <pll_wait_for_lock+0x20>)
  40115a:	4798      	blx	r3
  40115c:	4603      	mov	r3, r0
  40115e:	2b00      	cmp	r3, #0
  401160:	d0f9      	beq.n	401156 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401162:	2300      	movs	r3, #0
}
  401164:	4618      	mov	r0, r3
  401166:	3708      	adds	r7, #8
  401168:	46bd      	mov	sp, r7
  40116a:	bd80      	pop	{r7, pc}
  40116c:	004010e9 	.word	0x004010e9

00401170 <sysclk_get_main_hz>:
{
  401170:	b580      	push	{r7, lr}
  401172:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401174:	2006      	movs	r0, #6
  401176:	4b05      	ldr	r3, [pc, #20]	; (40118c <sysclk_get_main_hz+0x1c>)
  401178:	4798      	blx	r3
  40117a:	4602      	mov	r2, r0
  40117c:	4613      	mov	r3, r2
  40117e:	009b      	lsls	r3, r3, #2
  401180:	4413      	add	r3, r2
  401182:	009a      	lsls	r2, r3, #2
  401184:	4413      	add	r3, r2
}
  401186:	4618      	mov	r0, r3
  401188:	bd80      	pop	{r7, pc}
  40118a:	bf00      	nop
  40118c:	00400f9d 	.word	0x00400f9d

00401190 <sysclk_get_cpu_hz>:
{
  401190:	b580      	push	{r7, lr}
  401192:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401194:	4b02      	ldr	r3, [pc, #8]	; (4011a0 <sysclk_get_cpu_hz+0x10>)
  401196:	4798      	blx	r3
  401198:	4603      	mov	r3, r0
}
  40119a:	4618      	mov	r0, r3
  40119c:	bd80      	pop	{r7, pc}
  40119e:	bf00      	nop
  4011a0:	00401171 	.word	0x00401171

004011a4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4011a4:	b590      	push	{r4, r7, lr}
  4011a6:	b083      	sub	sp, #12
  4011a8:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4011aa:	4813      	ldr	r0, [pc, #76]	; (4011f8 <sysclk_init+0x54>)
  4011ac:	4b13      	ldr	r3, [pc, #76]	; (4011fc <sysclk_init+0x58>)
  4011ae:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4011b0:	2006      	movs	r0, #6
  4011b2:	4b13      	ldr	r3, [pc, #76]	; (401200 <sysclk_init+0x5c>)
  4011b4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4011b6:	1d38      	adds	r0, r7, #4
  4011b8:	2319      	movs	r3, #25
  4011ba:	2201      	movs	r2, #1
  4011bc:	2106      	movs	r1, #6
  4011be:	4c11      	ldr	r4, [pc, #68]	; (401204 <sysclk_init+0x60>)
  4011c0:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4011c2:	1d3b      	adds	r3, r7, #4
  4011c4:	2100      	movs	r1, #0
  4011c6:	4618      	mov	r0, r3
  4011c8:	4b0f      	ldr	r3, [pc, #60]	; (401208 <sysclk_init+0x64>)
  4011ca:	4798      	blx	r3
		pll_wait_for_lock(0);
  4011cc:	2000      	movs	r0, #0
  4011ce:	4b0f      	ldr	r3, [pc, #60]	; (40120c <sysclk_init+0x68>)
  4011d0:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4011d2:	2002      	movs	r0, #2
  4011d4:	4b0e      	ldr	r3, [pc, #56]	; (401210 <sysclk_init+0x6c>)
  4011d6:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4011d8:	2000      	movs	r0, #0
  4011da:	4b0e      	ldr	r3, [pc, #56]	; (401214 <sysclk_init+0x70>)
  4011dc:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4011de:	4b0e      	ldr	r3, [pc, #56]	; (401218 <sysclk_init+0x74>)
  4011e0:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4011e2:	4b0e      	ldr	r3, [pc, #56]	; (40121c <sysclk_init+0x78>)
  4011e4:	4798      	blx	r3
  4011e6:	4603      	mov	r3, r0
  4011e8:	4618      	mov	r0, r3
  4011ea:	4b04      	ldr	r3, [pc, #16]	; (4011fc <sysclk_init+0x58>)
  4011ec:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4011ee:	bf00      	nop
  4011f0:	370c      	adds	r7, #12
  4011f2:	46bd      	mov	sp, r7
  4011f4:	bd90      	pop	{r4, r7, pc}
  4011f6:	bf00      	nop
  4011f8:	11e1a300 	.word	0x11e1a300
  4011fc:	00402bd9 	.word	0x00402bd9
  401200:	00401115 	.word	0x00401115
  401204:	0040103d 	.word	0x0040103d
  401208:	004010a9 	.word	0x004010a9
  40120c:	0040114d 	.word	0x0040114d
  401210:	004022a5 	.word	0x004022a5
  401214:	00402321 	.word	0x00402321
  401218:	00402a71 	.word	0x00402a71
  40121c:	00401191 	.word	0x00401191

00401220 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401220:	b580      	push	{r7, lr}
  401222:	b086      	sub	sp, #24
  401224:	af00      	add	r7, sp, #0
  401226:	60f8      	str	r0, [r7, #12]
  401228:	60b9      	str	r1, [r7, #8]
  40122a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40122c:	2300      	movs	r3, #0
  40122e:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  401230:	68fb      	ldr	r3, [r7, #12]
  401232:	2b00      	cmp	r3, #0
  401234:	d012      	beq.n	40125c <_read+0x3c>
		return -1;
  401236:	f04f 33ff 	mov.w	r3, #4294967295
  40123a:	e013      	b.n	401264 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40123c:	4b0b      	ldr	r3, [pc, #44]	; (40126c <_read+0x4c>)
  40123e:	681b      	ldr	r3, [r3, #0]
  401240:	4a0b      	ldr	r2, [pc, #44]	; (401270 <_read+0x50>)
  401242:	6812      	ldr	r2, [r2, #0]
  401244:	68b9      	ldr	r1, [r7, #8]
  401246:	4610      	mov	r0, r2
  401248:	4798      	blx	r3
		ptr++;
  40124a:	68bb      	ldr	r3, [r7, #8]
  40124c:	3301      	adds	r3, #1
  40124e:	60bb      	str	r3, [r7, #8]
		nChars++;
  401250:	697b      	ldr	r3, [r7, #20]
  401252:	3301      	adds	r3, #1
  401254:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  401256:	687b      	ldr	r3, [r7, #4]
  401258:	3b01      	subs	r3, #1
  40125a:	607b      	str	r3, [r7, #4]
  40125c:	687b      	ldr	r3, [r7, #4]
  40125e:	2b00      	cmp	r3, #0
  401260:	dcec      	bgt.n	40123c <_read+0x1c>
	}
	return nChars;
  401262:	697b      	ldr	r3, [r7, #20]
}
  401264:	4618      	mov	r0, r3
  401266:	3718      	adds	r7, #24
  401268:	46bd      	mov	sp, r7
  40126a:	bd80      	pop	{r7, pc}
  40126c:	204066fc 	.word	0x204066fc
  401270:	20406704 	.word	0x20406704

00401274 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401274:	b580      	push	{r7, lr}
  401276:	b086      	sub	sp, #24
  401278:	af00      	add	r7, sp, #0
  40127a:	60f8      	str	r0, [r7, #12]
  40127c:	60b9      	str	r1, [r7, #8]
  40127e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401280:	2300      	movs	r3, #0
  401282:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401284:	68fb      	ldr	r3, [r7, #12]
  401286:	2b01      	cmp	r3, #1
  401288:	d01e      	beq.n	4012c8 <_write+0x54>
  40128a:	68fb      	ldr	r3, [r7, #12]
  40128c:	2b02      	cmp	r3, #2
  40128e:	d01b      	beq.n	4012c8 <_write+0x54>
  401290:	68fb      	ldr	r3, [r7, #12]
  401292:	2b03      	cmp	r3, #3
  401294:	d018      	beq.n	4012c8 <_write+0x54>
		return -1;
  401296:	f04f 33ff 	mov.w	r3, #4294967295
  40129a:	e019      	b.n	4012d0 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40129c:	4b0e      	ldr	r3, [pc, #56]	; (4012d8 <_write+0x64>)
  40129e:	681a      	ldr	r2, [r3, #0]
  4012a0:	4b0e      	ldr	r3, [pc, #56]	; (4012dc <_write+0x68>)
  4012a2:	6818      	ldr	r0, [r3, #0]
  4012a4:	68bb      	ldr	r3, [r7, #8]
  4012a6:	1c59      	adds	r1, r3, #1
  4012a8:	60b9      	str	r1, [r7, #8]
  4012aa:	781b      	ldrb	r3, [r3, #0]
  4012ac:	4619      	mov	r1, r3
  4012ae:	4790      	blx	r2
  4012b0:	4603      	mov	r3, r0
  4012b2:	2b00      	cmp	r3, #0
  4012b4:	da02      	bge.n	4012bc <_write+0x48>
			return -1;
  4012b6:	f04f 33ff 	mov.w	r3, #4294967295
  4012ba:	e009      	b.n	4012d0 <_write+0x5c>
		}
		++nChars;
  4012bc:	697b      	ldr	r3, [r7, #20]
  4012be:	3301      	adds	r3, #1
  4012c0:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4012c2:	687b      	ldr	r3, [r7, #4]
  4012c4:	3b01      	subs	r3, #1
  4012c6:	607b      	str	r3, [r7, #4]
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	2b00      	cmp	r3, #0
  4012cc:	d1e6      	bne.n	40129c <_write+0x28>
	}
	return nChars;
  4012ce:	697b      	ldr	r3, [r7, #20]
}
  4012d0:	4618      	mov	r0, r3
  4012d2:	3718      	adds	r7, #24
  4012d4:	46bd      	mov	sp, r7
  4012d6:	bd80      	pop	{r7, pc}
  4012d8:	20406700 	.word	0x20406700
  4012dc:	20406704 	.word	0x20406704

004012e0 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4012e0:	b480      	push	{r7}
  4012e2:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4012e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012e8:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4012ec:	4b09      	ldr	r3, [pc, #36]	; (401314 <SCB_EnableICache+0x34>)
  4012ee:	2200      	movs	r2, #0
  4012f0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4012f4:	4a07      	ldr	r2, [pc, #28]	; (401314 <SCB_EnableICache+0x34>)
  4012f6:	4b07      	ldr	r3, [pc, #28]	; (401314 <SCB_EnableICache+0x34>)
  4012f8:	695b      	ldr	r3, [r3, #20]
  4012fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4012fe:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  401300:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401304:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401308:	bf00      	nop
  40130a:	46bd      	mov	sp, r7
  40130c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401310:	4770      	bx	lr
  401312:	bf00      	nop
  401314:	e000ed00 	.word	0xe000ed00

00401318 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  401318:	b480      	push	{r7}
  40131a:	b08b      	sub	sp, #44	; 0x2c
  40131c:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40131e:	4b26      	ldr	r3, [pc, #152]	; (4013b8 <SCB_EnableDCache+0xa0>)
  401320:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401324:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401326:	69fb      	ldr	r3, [r7, #28]
  401328:	0b5b      	lsrs	r3, r3, #13
  40132a:	f3c3 030e 	ubfx	r3, r3, #0, #15
  40132e:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401330:	69fb      	ldr	r3, [r7, #28]
  401332:	f003 0307 	and.w	r3, r3, #7
  401336:	3304      	adds	r3, #4
  401338:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  40133a:	69fb      	ldr	r3, [r7, #28]
  40133c:	08db      	lsrs	r3, r3, #3
  40133e:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401342:	617b      	str	r3, [r7, #20]
  401344:	697b      	ldr	r3, [r7, #20]
  401346:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401348:	68bb      	ldr	r3, [r7, #8]
  40134a:	fab3 f383 	clz	r3, r3
  40134e:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401350:	687b      	ldr	r3, [r7, #4]
  401352:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401354:	f003 031f 	and.w	r3, r3, #31
  401358:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  40135a:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  40135e:	697b      	ldr	r3, [r7, #20]
  401360:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401362:	6a3a      	ldr	r2, [r7, #32]
  401364:	693b      	ldr	r3, [r7, #16]
  401366:	fa02 f303 	lsl.w	r3, r2, r3
  40136a:	4619      	mov	r1, r3
  40136c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40136e:	69bb      	ldr	r3, [r7, #24]
  401370:	fa02 f303 	lsl.w	r3, r2, r3
  401374:	430b      	orrs	r3, r1
  401376:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401378:	4a0f      	ldr	r2, [pc, #60]	; (4013b8 <SCB_EnableDCache+0xa0>)
  40137a:	68fb      	ldr	r3, [r7, #12]
  40137c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401380:	6a3b      	ldr	r3, [r7, #32]
  401382:	1e5a      	subs	r2, r3, #1
  401384:	623a      	str	r2, [r7, #32]
  401386:	2b00      	cmp	r3, #0
  401388:	d1eb      	bne.n	401362 <SCB_EnableDCache+0x4a>
        } while(sets--);
  40138a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40138c:	1e5a      	subs	r2, r3, #1
  40138e:	627a      	str	r2, [r7, #36]	; 0x24
  401390:	2b00      	cmp	r3, #0
  401392:	d1e4      	bne.n	40135e <SCB_EnableDCache+0x46>
  401394:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401398:	4a07      	ldr	r2, [pc, #28]	; (4013b8 <SCB_EnableDCache+0xa0>)
  40139a:	4b07      	ldr	r3, [pc, #28]	; (4013b8 <SCB_EnableDCache+0xa0>)
  40139c:	695b      	ldr	r3, [r3, #20]
  40139e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4013a2:	6153      	str	r3, [r2, #20]
  4013a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4013a8:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4013ac:	bf00      	nop
  4013ae:	372c      	adds	r7, #44	; 0x2c
  4013b0:	46bd      	mov	sp, r7
  4013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b6:	4770      	bx	lr
  4013b8:	e000ed00 	.word	0xe000ed00

004013bc <sysclk_enable_peripheral_clock>:
{
  4013bc:	b580      	push	{r7, lr}
  4013be:	b082      	sub	sp, #8
  4013c0:	af00      	add	r7, sp, #0
  4013c2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4013c4:	6878      	ldr	r0, [r7, #4]
  4013c6:	4b03      	ldr	r3, [pc, #12]	; (4013d4 <sysclk_enable_peripheral_clock+0x18>)
  4013c8:	4798      	blx	r3
}
  4013ca:	bf00      	nop
  4013cc:	3708      	adds	r7, #8
  4013ce:	46bd      	mov	sp, r7
  4013d0:	bd80      	pop	{r7, pc}
  4013d2:	bf00      	nop
  4013d4:	00402569 	.word	0x00402569

004013d8 <ioport_init>:
{
  4013d8:	b580      	push	{r7, lr}
  4013da:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  4013dc:	200a      	movs	r0, #10
  4013de:	4b08      	ldr	r3, [pc, #32]	; (401400 <ioport_init+0x28>)
  4013e0:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  4013e2:	200b      	movs	r0, #11
  4013e4:	4b06      	ldr	r3, [pc, #24]	; (401400 <ioport_init+0x28>)
  4013e6:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  4013e8:	200c      	movs	r0, #12
  4013ea:	4b05      	ldr	r3, [pc, #20]	; (401400 <ioport_init+0x28>)
  4013ec:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  4013ee:	2010      	movs	r0, #16
  4013f0:	4b03      	ldr	r3, [pc, #12]	; (401400 <ioport_init+0x28>)
  4013f2:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  4013f4:	2011      	movs	r0, #17
  4013f6:	4b02      	ldr	r3, [pc, #8]	; (401400 <ioport_init+0x28>)
  4013f8:	4798      	blx	r3
}
  4013fa:	bf00      	nop
  4013fc:	bd80      	pop	{r7, pc}
  4013fe:	bf00      	nop
  401400:	004013bd 	.word	0x004013bd

00401404 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  401404:	b480      	push	{r7}
  401406:	b089      	sub	sp, #36	; 0x24
  401408:	af00      	add	r7, sp, #0
  40140a:	6078      	str	r0, [r7, #4]
  40140c:	687b      	ldr	r3, [r7, #4]
  40140e:	61fb      	str	r3, [r7, #28]
  401410:	69fb      	ldr	r3, [r7, #28]
  401412:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401414:	69bb      	ldr	r3, [r7, #24]
  401416:	095a      	lsrs	r2, r3, #5
  401418:	69fb      	ldr	r3, [r7, #28]
  40141a:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  40141c:	697b      	ldr	r3, [r7, #20]
  40141e:	f003 031f 	and.w	r3, r3, #31
  401422:	2101      	movs	r1, #1
  401424:	fa01 f303 	lsl.w	r3, r1, r3
  401428:	613a      	str	r2, [r7, #16]
  40142a:	60fb      	str	r3, [r7, #12]
  40142c:	693b      	ldr	r3, [r7, #16]
  40142e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401430:	68ba      	ldr	r2, [r7, #8]
  401432:	4b06      	ldr	r3, [pc, #24]	; (40144c <ioport_disable_pin+0x48>)
  401434:	4413      	add	r3, r2
  401436:	025b      	lsls	r3, r3, #9
  401438:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40143a:	68fb      	ldr	r3, [r7, #12]
  40143c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  40143e:	bf00      	nop
  401440:	3724      	adds	r7, #36	; 0x24
  401442:	46bd      	mov	sp, r7
  401444:	f85d 7b04 	ldr.w	r7, [sp], #4
  401448:	4770      	bx	lr
  40144a:	bf00      	nop
  40144c:	00200707 	.word	0x00200707

00401450 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  401450:	b480      	push	{r7}
  401452:	b08d      	sub	sp, #52	; 0x34
  401454:	af00      	add	r7, sp, #0
  401456:	6078      	str	r0, [r7, #4]
  401458:	6039      	str	r1, [r7, #0]
  40145a:	687b      	ldr	r3, [r7, #4]
  40145c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40145e:	683b      	ldr	r3, [r7, #0]
  401460:	62bb      	str	r3, [r7, #40]	; 0x28
  401462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401464:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401468:	095a      	lsrs	r2, r3, #5
  40146a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40146c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40146e:	6a3b      	ldr	r3, [r7, #32]
  401470:	f003 031f 	and.w	r3, r3, #31
  401474:	2101      	movs	r1, #1
  401476:	fa01 f303 	lsl.w	r3, r1, r3
  40147a:	61fa      	str	r2, [r7, #28]
  40147c:	61bb      	str	r3, [r7, #24]
  40147e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401480:	617b      	str	r3, [r7, #20]
  401482:	69fb      	ldr	r3, [r7, #28]
  401484:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401486:	693a      	ldr	r2, [r7, #16]
  401488:	4b37      	ldr	r3, [pc, #220]	; (401568 <ioport_set_pin_mode+0x118>)
  40148a:	4413      	add	r3, r2
  40148c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  40148e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  401490:	697b      	ldr	r3, [r7, #20]
  401492:	f003 0308 	and.w	r3, r3, #8
  401496:	2b00      	cmp	r3, #0
  401498:	d003      	beq.n	4014a2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  40149a:	68fb      	ldr	r3, [r7, #12]
  40149c:	69ba      	ldr	r2, [r7, #24]
  40149e:	665a      	str	r2, [r3, #100]	; 0x64
  4014a0:	e002      	b.n	4014a8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4014a2:	68fb      	ldr	r3, [r7, #12]
  4014a4:	69ba      	ldr	r2, [r7, #24]
  4014a6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4014a8:	697b      	ldr	r3, [r7, #20]
  4014aa:	f003 0310 	and.w	r3, r3, #16
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d004      	beq.n	4014bc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4014b2:	68fb      	ldr	r3, [r7, #12]
  4014b4:	69ba      	ldr	r2, [r7, #24]
  4014b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4014ba:	e003      	b.n	4014c4 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4014bc:	68fb      	ldr	r3, [r7, #12]
  4014be:	69ba      	ldr	r2, [r7, #24]
  4014c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4014c4:	697b      	ldr	r3, [r7, #20]
  4014c6:	f003 0320 	and.w	r3, r3, #32
  4014ca:	2b00      	cmp	r3, #0
  4014cc:	d003      	beq.n	4014d6 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4014ce:	68fb      	ldr	r3, [r7, #12]
  4014d0:	69ba      	ldr	r2, [r7, #24]
  4014d2:	651a      	str	r2, [r3, #80]	; 0x50
  4014d4:	e002      	b.n	4014dc <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4014d6:	68fb      	ldr	r3, [r7, #12]
  4014d8:	69ba      	ldr	r2, [r7, #24]
  4014da:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4014dc:	697b      	ldr	r3, [r7, #20]
  4014de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d003      	beq.n	4014ee <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4014e6:	68fb      	ldr	r3, [r7, #12]
  4014e8:	69ba      	ldr	r2, [r7, #24]
  4014ea:	621a      	str	r2, [r3, #32]
  4014ec:	e002      	b.n	4014f4 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4014ee:	68fb      	ldr	r3, [r7, #12]
  4014f0:	69ba      	ldr	r2, [r7, #24]
  4014f2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4014f4:	697b      	ldr	r3, [r7, #20]
  4014f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4014fa:	2b00      	cmp	r3, #0
  4014fc:	d004      	beq.n	401508 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4014fe:	68fb      	ldr	r3, [r7, #12]
  401500:	69ba      	ldr	r2, [r7, #24]
  401502:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401506:	e003      	b.n	401510 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401508:	68fb      	ldr	r3, [r7, #12]
  40150a:	69ba      	ldr	r2, [r7, #24]
  40150c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401510:	697b      	ldr	r3, [r7, #20]
  401512:	f003 0301 	and.w	r3, r3, #1
  401516:	2b00      	cmp	r3, #0
  401518:	d006      	beq.n	401528 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40151a:	68fb      	ldr	r3, [r7, #12]
  40151c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40151e:	69bb      	ldr	r3, [r7, #24]
  401520:	431a      	orrs	r2, r3
  401522:	68fb      	ldr	r3, [r7, #12]
  401524:	671a      	str	r2, [r3, #112]	; 0x70
  401526:	e006      	b.n	401536 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401528:	68fb      	ldr	r3, [r7, #12]
  40152a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40152c:	69bb      	ldr	r3, [r7, #24]
  40152e:	43db      	mvns	r3, r3
  401530:	401a      	ands	r2, r3
  401532:	68fb      	ldr	r3, [r7, #12]
  401534:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  401536:	697b      	ldr	r3, [r7, #20]
  401538:	f003 0302 	and.w	r3, r3, #2
  40153c:	2b00      	cmp	r3, #0
  40153e:	d006      	beq.n	40154e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401540:	68fb      	ldr	r3, [r7, #12]
  401542:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401544:	69bb      	ldr	r3, [r7, #24]
  401546:	431a      	orrs	r2, r3
  401548:	68fb      	ldr	r3, [r7, #12]
  40154a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40154c:	e006      	b.n	40155c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40154e:	68fb      	ldr	r3, [r7, #12]
  401550:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401552:	69bb      	ldr	r3, [r7, #24]
  401554:	43db      	mvns	r3, r3
  401556:	401a      	ands	r2, r3
  401558:	68fb      	ldr	r3, [r7, #12]
  40155a:	675a      	str	r2, [r3, #116]	; 0x74
  40155c:	bf00      	nop
  40155e:	3734      	adds	r7, #52	; 0x34
  401560:	46bd      	mov	sp, r7
  401562:	f85d 7b04 	ldr.w	r7, [sp], #4
  401566:	4770      	bx	lr
  401568:	00200707 	.word	0x00200707

0040156c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  40156c:	b480      	push	{r7}
  40156e:	b08d      	sub	sp, #52	; 0x34
  401570:	af00      	add	r7, sp, #0
  401572:	6078      	str	r0, [r7, #4]
  401574:	460b      	mov	r3, r1
  401576:	70fb      	strb	r3, [r7, #3]
  401578:	687b      	ldr	r3, [r7, #4]
  40157a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40157c:	78fb      	ldrb	r3, [r7, #3]
  40157e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401584:	627b      	str	r3, [r7, #36]	; 0x24
  401586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401588:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40158a:	6a3b      	ldr	r3, [r7, #32]
  40158c:	095b      	lsrs	r3, r3, #5
  40158e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401590:	69fa      	ldr	r2, [r7, #28]
  401592:	4b17      	ldr	r3, [pc, #92]	; (4015f0 <ioport_set_pin_dir+0x84>)
  401594:	4413      	add	r3, r2
  401596:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401598:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40159a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40159e:	2b01      	cmp	r3, #1
  4015a0:	d109      	bne.n	4015b6 <ioport_set_pin_dir+0x4a>
  4015a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015a4:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4015a6:	697b      	ldr	r3, [r7, #20]
  4015a8:	f003 031f 	and.w	r3, r3, #31
  4015ac:	2201      	movs	r2, #1
  4015ae:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4015b0:	69bb      	ldr	r3, [r7, #24]
  4015b2:	611a      	str	r2, [r3, #16]
  4015b4:	e00c      	b.n	4015d0 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4015b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4015ba:	2b00      	cmp	r3, #0
  4015bc:	d108      	bne.n	4015d0 <ioport_set_pin_dir+0x64>
  4015be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015c0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4015c2:	693b      	ldr	r3, [r7, #16]
  4015c4:	f003 031f 	and.w	r3, r3, #31
  4015c8:	2201      	movs	r2, #1
  4015ca:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4015cc:	69bb      	ldr	r3, [r7, #24]
  4015ce:	615a      	str	r2, [r3, #20]
  4015d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015d2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4015d4:	68fb      	ldr	r3, [r7, #12]
  4015d6:	f003 031f 	and.w	r3, r3, #31
  4015da:	2201      	movs	r2, #1
  4015dc:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4015de:	69bb      	ldr	r3, [r7, #24]
  4015e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4015e4:	bf00      	nop
  4015e6:	3734      	adds	r7, #52	; 0x34
  4015e8:	46bd      	mov	sp, r7
  4015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ee:	4770      	bx	lr
  4015f0:	00200707 	.word	0x00200707

004015f4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4015f4:	b480      	push	{r7}
  4015f6:	b08b      	sub	sp, #44	; 0x2c
  4015f8:	af00      	add	r7, sp, #0
  4015fa:	6078      	str	r0, [r7, #4]
  4015fc:	460b      	mov	r3, r1
  4015fe:	70fb      	strb	r3, [r7, #3]
  401600:	687b      	ldr	r3, [r7, #4]
  401602:	627b      	str	r3, [r7, #36]	; 0x24
  401604:	78fb      	ldrb	r3, [r7, #3]
  401606:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40160c:	61fb      	str	r3, [r7, #28]
  40160e:	69fb      	ldr	r3, [r7, #28]
  401610:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401612:	69bb      	ldr	r3, [r7, #24]
  401614:	095b      	lsrs	r3, r3, #5
  401616:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401618:	697a      	ldr	r2, [r7, #20]
  40161a:	4b10      	ldr	r3, [pc, #64]	; (40165c <ioport_set_pin_level+0x68>)
  40161c:	4413      	add	r3, r2
  40161e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401620:	613b      	str	r3, [r7, #16]

	if (level) {
  401622:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401626:	2b00      	cmp	r3, #0
  401628:	d009      	beq.n	40163e <ioport_set_pin_level+0x4a>
  40162a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40162c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40162e:	68fb      	ldr	r3, [r7, #12]
  401630:	f003 031f 	and.w	r3, r3, #31
  401634:	2201      	movs	r2, #1
  401636:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401638:	693b      	ldr	r3, [r7, #16]
  40163a:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  40163c:	e008      	b.n	401650 <ioport_set_pin_level+0x5c>
  40163e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401640:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401642:	68bb      	ldr	r3, [r7, #8]
  401644:	f003 031f 	and.w	r3, r3, #31
  401648:	2201      	movs	r2, #1
  40164a:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40164c:	693b      	ldr	r3, [r7, #16]
  40164e:	635a      	str	r2, [r3, #52]	; 0x34
  401650:	bf00      	nop
  401652:	372c      	adds	r7, #44	; 0x2c
  401654:	46bd      	mov	sp, r7
  401656:	f85d 7b04 	ldr.w	r7, [sp], #4
  40165a:	4770      	bx	lr
  40165c:	00200707 	.word	0x00200707

00401660 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401660:	b480      	push	{r7}
  401662:	b08d      	sub	sp, #52	; 0x34
  401664:	af00      	add	r7, sp, #0
  401666:	6078      	str	r0, [r7, #4]
  401668:	460b      	mov	r3, r1
  40166a:	70fb      	strb	r3, [r7, #3]
  40166c:	687b      	ldr	r3, [r7, #4]
  40166e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401670:	78fb      	ldrb	r3, [r7, #3]
  401672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401678:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40167a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40167c:	095a      	lsrs	r2, r3, #5
  40167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401680:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401682:	6a3b      	ldr	r3, [r7, #32]
  401684:	f003 031f 	and.w	r3, r3, #31
  401688:	2101      	movs	r1, #1
  40168a:	fa01 f303 	lsl.w	r3, r1, r3
  40168e:	61fa      	str	r2, [r7, #28]
  401690:	61bb      	str	r3, [r7, #24]
  401692:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401696:	75fb      	strb	r3, [r7, #23]
  401698:	69fb      	ldr	r3, [r7, #28]
  40169a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40169c:	693a      	ldr	r2, [r7, #16]
  40169e:	4b23      	ldr	r3, [pc, #140]	; (40172c <ioport_set_pin_sense_mode+0xcc>)
  4016a0:	4413      	add	r3, r2
  4016a2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4016a4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4016a6:	7dfb      	ldrb	r3, [r7, #23]
  4016a8:	3b01      	subs	r3, #1
  4016aa:	2b03      	cmp	r3, #3
  4016ac:	d82e      	bhi.n	40170c <ioport_set_pin_sense_mode+0xac>
  4016ae:	a201      	add	r2, pc, #4	; (adr r2, 4016b4 <ioport_set_pin_sense_mode+0x54>)
  4016b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016b4:	004016e9 	.word	0x004016e9
  4016b8:	004016fb 	.word	0x004016fb
  4016bc:	004016c5 	.word	0x004016c5
  4016c0:	004016d7 	.word	0x004016d7
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4016c4:	68fb      	ldr	r3, [r7, #12]
  4016c6:	69ba      	ldr	r2, [r7, #24]
  4016c8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4016cc:	68fb      	ldr	r3, [r7, #12]
  4016ce:	69ba      	ldr	r2, [r7, #24]
  4016d0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4016d4:	e01f      	b.n	401716 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4016d6:	68fb      	ldr	r3, [r7, #12]
  4016d8:	69ba      	ldr	r2, [r7, #24]
  4016da:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4016de:	68fb      	ldr	r3, [r7, #12]
  4016e0:	69ba      	ldr	r2, [r7, #24]
  4016e2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4016e6:	e016      	b.n	401716 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4016e8:	68fb      	ldr	r3, [r7, #12]
  4016ea:	69ba      	ldr	r2, [r7, #24]
  4016ec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4016f0:	68fb      	ldr	r3, [r7, #12]
  4016f2:	69ba      	ldr	r2, [r7, #24]
  4016f4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4016f8:	e00d      	b.n	401716 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4016fa:	68fb      	ldr	r3, [r7, #12]
  4016fc:	69ba      	ldr	r2, [r7, #24]
  4016fe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401702:	68fb      	ldr	r3, [r7, #12]
  401704:	69ba      	ldr	r2, [r7, #24]
  401706:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40170a:	e004      	b.n	401716 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  40170c:	68fb      	ldr	r3, [r7, #12]
  40170e:	69ba      	ldr	r2, [r7, #24]
  401710:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401714:	e003      	b.n	40171e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401716:	68fb      	ldr	r3, [r7, #12]
  401718:	69ba      	ldr	r2, [r7, #24]
  40171a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40171e:	bf00      	nop
  401720:	3734      	adds	r7, #52	; 0x34
  401722:	46bd      	mov	sp, r7
  401724:	f85d 7b04 	ldr.w	r7, [sp], #4
  401728:	4770      	bx	lr
  40172a:	bf00      	nop
  40172c:	00200707 	.word	0x00200707

00401730 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401730:	b480      	push	{r7}
  401732:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401734:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401738:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40173c:	4a0c      	ldr	r2, [pc, #48]	; (401770 <tcm_disable+0x40>)
  40173e:	4b0c      	ldr	r3, [pc, #48]	; (401770 <tcm_disable+0x40>)
  401740:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401744:	f023 0301 	bic.w	r3, r3, #1
  401748:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40174c:	4a08      	ldr	r2, [pc, #32]	; (401770 <tcm_disable+0x40>)
  40174e:	4b08      	ldr	r3, [pc, #32]	; (401770 <tcm_disable+0x40>)
  401750:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401754:	f023 0301 	bic.w	r3, r3, #1
  401758:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  40175c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401760:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401764:	bf00      	nop
  401766:	46bd      	mov	sp, r7
  401768:	f85d 7b04 	ldr.w	r7, [sp], #4
  40176c:	4770      	bx	lr
  40176e:	bf00      	nop
  401770:	e000ed00 	.word	0xe000ed00

00401774 <board_init>:
#endif

void board_init(void)
{
  401774:	b580      	push	{r7, lr}
  401776:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401778:	4b1e      	ldr	r3, [pc, #120]	; (4017f4 <board_init+0x80>)
  40177a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40177e:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401780:	4b1d      	ldr	r3, [pc, #116]	; (4017f8 <board_init+0x84>)
  401782:	4798      	blx	r3
	SCB_EnableDCache();
  401784:	4b1d      	ldr	r3, [pc, #116]	; (4017fc <board_init+0x88>)
  401786:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401788:	4b1d      	ldr	r3, [pc, #116]	; (401800 <board_init+0x8c>)
  40178a:	4a1e      	ldr	r2, [pc, #120]	; (401804 <board_init+0x90>)
  40178c:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40178e:	4b1c      	ldr	r3, [pc, #112]	; (401800 <board_init+0x8c>)
  401790:	4a1d      	ldr	r2, [pc, #116]	; (401808 <board_init+0x94>)
  401792:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401794:	4b1d      	ldr	r3, [pc, #116]	; (40180c <board_init+0x98>)
  401796:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401798:	4b1d      	ldr	r3, [pc, #116]	; (401810 <board_init+0x9c>)
  40179a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  40179c:	2101      	movs	r1, #1
  40179e:	2048      	movs	r0, #72	; 0x48
  4017a0:	4b1c      	ldr	r3, [pc, #112]	; (401814 <board_init+0xa0>)
  4017a2:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4017a4:	2101      	movs	r1, #1
  4017a6:	2048      	movs	r0, #72	; 0x48
  4017a8:	4b1b      	ldr	r3, [pc, #108]	; (401818 <board_init+0xa4>)
  4017aa:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4017ac:	2100      	movs	r1, #0
  4017ae:	200b      	movs	r0, #11
  4017b0:	4b18      	ldr	r3, [pc, #96]	; (401814 <board_init+0xa0>)
  4017b2:	4798      	blx	r3
  4017b4:	2188      	movs	r1, #136	; 0x88
  4017b6:	200b      	movs	r0, #11
  4017b8:	4b18      	ldr	r3, [pc, #96]	; (40181c <board_init+0xa8>)
  4017ba:	4798      	blx	r3
  4017bc:	2102      	movs	r1, #2
  4017be:	200b      	movs	r0, #11
  4017c0:	4b17      	ldr	r3, [pc, #92]	; (401820 <board_init+0xac>)
  4017c2:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  4017c4:	2100      	movs	r1, #0
  4017c6:	2015      	movs	r0, #21
  4017c8:	4b14      	ldr	r3, [pc, #80]	; (40181c <board_init+0xa8>)
  4017ca:	4798      	blx	r3
  4017cc:	2015      	movs	r0, #21
  4017ce:	4b15      	ldr	r3, [pc, #84]	; (401824 <board_init+0xb0>)
  4017d0:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4017d2:	4a15      	ldr	r2, [pc, #84]	; (401828 <board_init+0xb4>)
  4017d4:	4b14      	ldr	r3, [pc, #80]	; (401828 <board_init+0xb4>)
  4017d6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4017da:	f043 0310 	orr.w	r3, r3, #16
  4017de:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  4017e2:	2103      	movs	r1, #3
  4017e4:	2024      	movs	r0, #36	; 0x24
  4017e6:	4b0d      	ldr	r3, [pc, #52]	; (40181c <board_init+0xa8>)
  4017e8:	4798      	blx	r3
  4017ea:	2024      	movs	r0, #36	; 0x24
  4017ec:	4b0d      	ldr	r3, [pc, #52]	; (401824 <board_init+0xb0>)
  4017ee:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4017f0:	bf00      	nop
  4017f2:	bd80      	pop	{r7, pc}
  4017f4:	400e1850 	.word	0x400e1850
  4017f8:	004012e1 	.word	0x004012e1
  4017fc:	00401319 	.word	0x00401319
  401800:	400e0c00 	.word	0x400e0c00
  401804:	5a00080c 	.word	0x5a00080c
  401808:	5a00070c 	.word	0x5a00070c
  40180c:	00401731 	.word	0x00401731
  401810:	004013d9 	.word	0x004013d9
  401814:	0040156d 	.word	0x0040156d
  401818:	004015f5 	.word	0x004015f5
  40181c:	00401451 	.word	0x00401451
  401820:	00401661 	.word	0x00401661
  401824:	00401405 	.word	0x00401405
  401828:	40088000 	.word	0x40088000

0040182c <NVIC_EnableIRQ>:
{
  40182c:	b480      	push	{r7}
  40182e:	b083      	sub	sp, #12
  401830:	af00      	add	r7, sp, #0
  401832:	4603      	mov	r3, r0
  401834:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401836:	4909      	ldr	r1, [pc, #36]	; (40185c <NVIC_EnableIRQ+0x30>)
  401838:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40183c:	095b      	lsrs	r3, r3, #5
  40183e:	79fa      	ldrb	r2, [r7, #7]
  401840:	f002 021f 	and.w	r2, r2, #31
  401844:	2001      	movs	r0, #1
  401846:	fa00 f202 	lsl.w	r2, r0, r2
  40184a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40184e:	bf00      	nop
  401850:	370c      	adds	r7, #12
  401852:	46bd      	mov	sp, r7
  401854:	f85d 7b04 	ldr.w	r7, [sp], #4
  401858:	4770      	bx	lr
  40185a:	bf00      	nop
  40185c:	e000e100 	.word	0xe000e100

00401860 <NVIC_ClearPendingIRQ>:
{
  401860:	b480      	push	{r7}
  401862:	b083      	sub	sp, #12
  401864:	af00      	add	r7, sp, #0
  401866:	4603      	mov	r3, r0
  401868:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40186a:	4909      	ldr	r1, [pc, #36]	; (401890 <NVIC_ClearPendingIRQ+0x30>)
  40186c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401870:	095b      	lsrs	r3, r3, #5
  401872:	79fa      	ldrb	r2, [r7, #7]
  401874:	f002 021f 	and.w	r2, r2, #31
  401878:	2001      	movs	r0, #1
  40187a:	fa00 f202 	lsl.w	r2, r0, r2
  40187e:	3360      	adds	r3, #96	; 0x60
  401880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401884:	bf00      	nop
  401886:	370c      	adds	r7, #12
  401888:	46bd      	mov	sp, r7
  40188a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40188e:	4770      	bx	lr
  401890:	e000e100 	.word	0xe000e100

00401894 <NVIC_SetPriority>:
{
  401894:	b480      	push	{r7}
  401896:	b083      	sub	sp, #12
  401898:	af00      	add	r7, sp, #0
  40189a:	4603      	mov	r3, r0
  40189c:	6039      	str	r1, [r7, #0]
  40189e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4018a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4018a4:	2b00      	cmp	r3, #0
  4018a6:	da0b      	bge.n	4018c0 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4018a8:	490d      	ldr	r1, [pc, #52]	; (4018e0 <NVIC_SetPriority+0x4c>)
  4018aa:	79fb      	ldrb	r3, [r7, #7]
  4018ac:	f003 030f 	and.w	r3, r3, #15
  4018b0:	3b04      	subs	r3, #4
  4018b2:	683a      	ldr	r2, [r7, #0]
  4018b4:	b2d2      	uxtb	r2, r2
  4018b6:	0152      	lsls	r2, r2, #5
  4018b8:	b2d2      	uxtb	r2, r2
  4018ba:	440b      	add	r3, r1
  4018bc:	761a      	strb	r2, [r3, #24]
}
  4018be:	e009      	b.n	4018d4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4018c0:	4908      	ldr	r1, [pc, #32]	; (4018e4 <NVIC_SetPriority+0x50>)
  4018c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4018c6:	683a      	ldr	r2, [r7, #0]
  4018c8:	b2d2      	uxtb	r2, r2
  4018ca:	0152      	lsls	r2, r2, #5
  4018cc:	b2d2      	uxtb	r2, r2
  4018ce:	440b      	add	r3, r1
  4018d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4018d4:	bf00      	nop
  4018d6:	370c      	adds	r7, #12
  4018d8:	46bd      	mov	sp, r7
  4018da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018de:	4770      	bx	lr
  4018e0:	e000ed00 	.word	0xe000ed00
  4018e4:	e000e100 	.word	0xe000e100

004018e8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4018e8:	b480      	push	{r7}
  4018ea:	b083      	sub	sp, #12
  4018ec:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4018ee:	f3ef 8310 	mrs	r3, PRIMASK
  4018f2:	607b      	str	r3, [r7, #4]
  return(result);
  4018f4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4018f6:	2b00      	cmp	r3, #0
  4018f8:	bf0c      	ite	eq
  4018fa:	2301      	moveq	r3, #1
  4018fc:	2300      	movne	r3, #0
  4018fe:	b2db      	uxtb	r3, r3
  401900:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401902:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401904:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401908:	4b04      	ldr	r3, [pc, #16]	; (40191c <cpu_irq_save+0x34>)
  40190a:	2200      	movs	r2, #0
  40190c:	701a      	strb	r2, [r3, #0]
	return flags;
  40190e:	683b      	ldr	r3, [r7, #0]
}
  401910:	4618      	mov	r0, r3
  401912:	370c      	adds	r7, #12
  401914:	46bd      	mov	sp, r7
  401916:	f85d 7b04 	ldr.w	r7, [sp], #4
  40191a:	4770      	bx	lr
  40191c:	2040001c 	.word	0x2040001c

00401920 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401920:	b480      	push	{r7}
  401922:	b083      	sub	sp, #12
  401924:	af00      	add	r7, sp, #0
  401926:	6078      	str	r0, [r7, #4]
	return (flags);
  401928:	687b      	ldr	r3, [r7, #4]
  40192a:	2b00      	cmp	r3, #0
  40192c:	bf14      	ite	ne
  40192e:	2301      	movne	r3, #1
  401930:	2300      	moveq	r3, #0
  401932:	b2db      	uxtb	r3, r3
}
  401934:	4618      	mov	r0, r3
  401936:	370c      	adds	r7, #12
  401938:	46bd      	mov	sp, r7
  40193a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40193e:	4770      	bx	lr

00401940 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401940:	b580      	push	{r7, lr}
  401942:	b082      	sub	sp, #8
  401944:	af00      	add	r7, sp, #0
  401946:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401948:	6878      	ldr	r0, [r7, #4]
  40194a:	4b07      	ldr	r3, [pc, #28]	; (401968 <cpu_irq_restore+0x28>)
  40194c:	4798      	blx	r3
  40194e:	4603      	mov	r3, r0
  401950:	2b00      	cmp	r3, #0
  401952:	d005      	beq.n	401960 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401954:	4b05      	ldr	r3, [pc, #20]	; (40196c <cpu_irq_restore+0x2c>)
  401956:	2201      	movs	r2, #1
  401958:	701a      	strb	r2, [r3, #0]
  40195a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40195e:	b662      	cpsie	i
}
  401960:	bf00      	nop
  401962:	3708      	adds	r7, #8
  401964:	46bd      	mov	sp, r7
  401966:	bd80      	pop	{r7, pc}
  401968:	00401921 	.word	0x00401921
  40196c:	2040001c 	.word	0x2040001c

00401970 <afec_ch_sanity_check>:
{
  401970:	b480      	push	{r7}
  401972:	b083      	sub	sp, #12
  401974:	af00      	add	r7, sp, #0
  401976:	6078      	str	r0, [r7, #4]
  401978:	460b      	mov	r3, r1
  40197a:	807b      	strh	r3, [r7, #2]
}
  40197c:	bf00      	nop
  40197e:	370c      	adds	r7, #12
  401980:	46bd      	mov	sp, r7
  401982:	f85d 7b04 	ldr.w	r7, [sp], #4
  401986:	4770      	bx	lr

00401988 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  401988:	b480      	push	{r7}
  40198a:	b083      	sub	sp, #12
  40198c:	af00      	add	r7, sp, #0
  40198e:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  401990:	687b      	ldr	r3, [r7, #4]
  401992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401994:	4618      	mov	r0, r3
  401996:	370c      	adds	r7, #12
  401998:	46bd      	mov	sp, r7
  40199a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40199e:	4770      	bx	lr

004019a0 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  4019a0:	b480      	push	{r7}
  4019a2:	b083      	sub	sp, #12
  4019a4:	af00      	add	r7, sp, #0
  4019a6:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  4019a8:	687b      	ldr	r3, [r7, #4]
  4019aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4019ac:	4618      	mov	r0, r3
  4019ae:	370c      	adds	r7, #12
  4019b0:	46bd      	mov	sp, r7
  4019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019b6:	4770      	bx	lr

004019b8 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  4019b8:	b580      	push	{r7, lr}
  4019ba:	b084      	sub	sp, #16
  4019bc:	af00      	add	r7, sp, #0
  4019be:	4603      	mov	r3, r0
  4019c0:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4019c2:	79fb      	ldrb	r3, [r7, #7]
  4019c4:	4a0a      	ldr	r2, [pc, #40]	; (4019f0 <sleepmgr_lock_mode+0x38>)
  4019c6:	5cd3      	ldrb	r3, [r2, r3]
  4019c8:	2bff      	cmp	r3, #255	; 0xff
  4019ca:	d100      	bne.n	4019ce <sleepmgr_lock_mode+0x16>
		while (true) {
  4019cc:	e7fe      	b.n	4019cc <sleepmgr_lock_mode+0x14>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  4019ce:	4b09      	ldr	r3, [pc, #36]	; (4019f4 <sleepmgr_lock_mode+0x3c>)
  4019d0:	4798      	blx	r3
  4019d2:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  4019d4:	79fb      	ldrb	r3, [r7, #7]
  4019d6:	4a06      	ldr	r2, [pc, #24]	; (4019f0 <sleepmgr_lock_mode+0x38>)
  4019d8:	5cd2      	ldrb	r2, [r2, r3]
  4019da:	3201      	adds	r2, #1
  4019dc:	b2d1      	uxtb	r1, r2
  4019de:	4a04      	ldr	r2, [pc, #16]	; (4019f0 <sleepmgr_lock_mode+0x38>)
  4019e0:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  4019e2:	68f8      	ldr	r0, [r7, #12]
  4019e4:	4b04      	ldr	r3, [pc, #16]	; (4019f8 <sleepmgr_lock_mode+0x40>)
  4019e6:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4019e8:	bf00      	nop
  4019ea:	3710      	adds	r7, #16
  4019ec:	46bd      	mov	sp, r7
  4019ee:	bd80      	pop	{r7, pc}
  4019f0:	204066f4 	.word	0x204066f4
  4019f4:	004018e9 	.word	0x004018e9
  4019f8:	00401941 	.word	0x00401941

004019fc <osc_get_rate>:
{
  4019fc:	b480      	push	{r7}
  4019fe:	b083      	sub	sp, #12
  401a00:	af00      	add	r7, sp, #0
  401a02:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401a04:	687b      	ldr	r3, [r7, #4]
  401a06:	2b07      	cmp	r3, #7
  401a08:	d825      	bhi.n	401a56 <osc_get_rate+0x5a>
  401a0a:	a201      	add	r2, pc, #4	; (adr r2, 401a10 <osc_get_rate+0x14>)
  401a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a10:	00401a31 	.word	0x00401a31
  401a14:	00401a37 	.word	0x00401a37
  401a18:	00401a3d 	.word	0x00401a3d
  401a1c:	00401a43 	.word	0x00401a43
  401a20:	00401a47 	.word	0x00401a47
  401a24:	00401a4b 	.word	0x00401a4b
  401a28:	00401a4f 	.word	0x00401a4f
  401a2c:	00401a53 	.word	0x00401a53
		return OSC_SLCK_32K_RC_HZ;
  401a30:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401a34:	e010      	b.n	401a58 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401a36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401a3a:	e00d      	b.n	401a58 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401a3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401a40:	e00a      	b.n	401a58 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401a42:	4b08      	ldr	r3, [pc, #32]	; (401a64 <osc_get_rate+0x68>)
  401a44:	e008      	b.n	401a58 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401a46:	4b08      	ldr	r3, [pc, #32]	; (401a68 <osc_get_rate+0x6c>)
  401a48:	e006      	b.n	401a58 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401a4a:	4b08      	ldr	r3, [pc, #32]	; (401a6c <osc_get_rate+0x70>)
  401a4c:	e004      	b.n	401a58 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401a4e:	4b07      	ldr	r3, [pc, #28]	; (401a6c <osc_get_rate+0x70>)
  401a50:	e002      	b.n	401a58 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401a52:	4b06      	ldr	r3, [pc, #24]	; (401a6c <osc_get_rate+0x70>)
  401a54:	e000      	b.n	401a58 <osc_get_rate+0x5c>
	return 0;
  401a56:	2300      	movs	r3, #0
}
  401a58:	4618      	mov	r0, r3
  401a5a:	370c      	adds	r7, #12
  401a5c:	46bd      	mov	sp, r7
  401a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a62:	4770      	bx	lr
  401a64:	003d0900 	.word	0x003d0900
  401a68:	007a1200 	.word	0x007a1200
  401a6c:	00b71b00 	.word	0x00b71b00

00401a70 <sysclk_get_main_hz>:
{
  401a70:	b580      	push	{r7, lr}
  401a72:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401a74:	2006      	movs	r0, #6
  401a76:	4b05      	ldr	r3, [pc, #20]	; (401a8c <sysclk_get_main_hz+0x1c>)
  401a78:	4798      	blx	r3
  401a7a:	4602      	mov	r2, r0
  401a7c:	4613      	mov	r3, r2
  401a7e:	009b      	lsls	r3, r3, #2
  401a80:	4413      	add	r3, r2
  401a82:	009a      	lsls	r2, r3, #2
  401a84:	4413      	add	r3, r2
}
  401a86:	4618      	mov	r0, r3
  401a88:	bd80      	pop	{r7, pc}
  401a8a:	bf00      	nop
  401a8c:	004019fd 	.word	0x004019fd

00401a90 <sysclk_get_cpu_hz>:
{
  401a90:	b580      	push	{r7, lr}
  401a92:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401a94:	4b02      	ldr	r3, [pc, #8]	; (401aa0 <sysclk_get_cpu_hz+0x10>)
  401a96:	4798      	blx	r3
  401a98:	4603      	mov	r3, r0
}
  401a9a:	4618      	mov	r0, r3
  401a9c:	bd80      	pop	{r7, pc}
  401a9e:	bf00      	nop
  401aa0:	00401a71 	.word	0x00401a71

00401aa4 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  401aa4:	b480      	push	{r7}
  401aa6:	b083      	sub	sp, #12
  401aa8:	af00      	add	r7, sp, #0
  401aaa:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  401aac:	687b      	ldr	r3, [r7, #4]
  401aae:	4a09      	ldr	r2, [pc, #36]	; (401ad4 <afec_find_inst_num+0x30>)
  401ab0:	4293      	cmp	r3, r2
  401ab2:	d101      	bne.n	401ab8 <afec_find_inst_num+0x14>
		return 1;
  401ab4:	2301      	movs	r3, #1
  401ab6:	e006      	b.n	401ac6 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  401ab8:	687b      	ldr	r3, [r7, #4]
  401aba:	4a07      	ldr	r2, [pc, #28]	; (401ad8 <afec_find_inst_num+0x34>)
  401abc:	4293      	cmp	r3, r2
  401abe:	d101      	bne.n	401ac4 <afec_find_inst_num+0x20>
		return 0;
  401ac0:	2300      	movs	r3, #0
  401ac2:	e000      	b.n	401ac6 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  401ac4:	2300      	movs	r3, #0
}
  401ac6:	4618      	mov	r0, r3
  401ac8:	370c      	adds	r7, #12
  401aca:	46bd      	mov	sp, r7
  401acc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ad0:	4770      	bx	lr
  401ad2:	bf00      	nop
  401ad4:	40064000 	.word	0x40064000
  401ad8:	4003c000 	.word	0x4003c000

00401adc <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  401adc:	b480      	push	{r7}
  401ade:	b083      	sub	sp, #12
  401ae0:	af00      	add	r7, sp, #0
  401ae2:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	4a09      	ldr	r2, [pc, #36]	; (401b0c <afec_find_pid+0x30>)
  401ae8:	4293      	cmp	r3, r2
  401aea:	d101      	bne.n	401af0 <afec_find_pid+0x14>
		return ID_AFEC1;
  401aec:	2328      	movs	r3, #40	; 0x28
  401aee:	e006      	b.n	401afe <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  401af0:	687b      	ldr	r3, [r7, #4]
  401af2:	4a07      	ldr	r2, [pc, #28]	; (401b10 <afec_find_pid+0x34>)
  401af4:	4293      	cmp	r3, r2
  401af6:	d101      	bne.n	401afc <afec_find_pid+0x20>
		return ID_AFEC0;
  401af8:	231d      	movs	r3, #29
  401afa:	e000      	b.n	401afe <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  401afc:	231d      	movs	r3, #29
}
  401afe:	4618      	mov	r0, r3
  401b00:	370c      	adds	r7, #12
  401b02:	46bd      	mov	sp, r7
  401b04:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b08:	4770      	bx	lr
  401b0a:	bf00      	nop
  401b0c:	40064000 	.word	0x40064000
  401b10:	4003c000 	.word	0x4003c000

00401b14 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  401b14:	b480      	push	{r7}
  401b16:	b085      	sub	sp, #20
  401b18:	af00      	add	r7, sp, #0
  401b1a:	6078      	str	r0, [r7, #4]
  401b1c:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  401b1e:	2300      	movs	r3, #0
  401b20:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401b22:	683b      	ldr	r3, [r7, #0]
  401b24:	7cdb      	ldrb	r3, [r3, #19]
  401b26:	2b00      	cmp	r3, #0
  401b28:	d002      	beq.n	401b30 <afec_set_config+0x1c>
  401b2a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401b2e:	e000      	b.n	401b32 <afec_set_config+0x1e>
  401b30:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  401b32:	683b      	ldr	r3, [r7, #0]
  401b34:	6859      	ldr	r1, [r3, #4]
  401b36:	683b      	ldr	r3, [r7, #0]
  401b38:	689b      	ldr	r3, [r3, #8]
  401b3a:	fbb1 f3f3 	udiv	r3, r1, r3
  401b3e:	3b01      	subs	r3, #1
  401b40:	021b      	lsls	r3, r3, #8
  401b42:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401b44:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  401b46:	683b      	ldr	r3, [r7, #0]
  401b48:	7c1b      	ldrb	r3, [r3, #16]
  401b4a:	061b      	lsls	r3, r3, #24
  401b4c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
			AFEC_MR_ONE |
  401b50:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
  401b52:	683b      	ldr	r3, [r7, #0]
  401b54:	7c5b      	ldrb	r3, [r3, #17]
  401b56:	071b      	lsls	r3, r3, #28
  401b58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
			AFEC_MR_TRACKTIM(config->tracktim) |
  401b5c:	431a      	orrs	r2, r3
			(config->startup_time);
  401b5e:	683b      	ldr	r3, [r7, #0]
  401b60:	68db      	ldr	r3, [r3, #12]
			AFEC_MR_TRANSFER(config->transfer) |
  401b62:	4313      	orrs	r3, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401b64:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  401b68:	60fb      	str	r3, [r7, #12]

	afec->AFEC_MR = reg;
  401b6a:	687b      	ldr	r3, [r7, #4]
  401b6c:	68fa      	ldr	r2, [r7, #12]
  401b6e:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401b70:	683b      	ldr	r3, [r7, #0]
  401b72:	7d1b      	ldrb	r3, [r3, #20]
  401b74:	2b00      	cmp	r3, #0
  401b76:	d002      	beq.n	401b7e <afec_set_config+0x6a>
  401b78:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401b7c:	e000      	b.n	401b80 <afec_set_config+0x6c>
  401b7e:	2200      	movs	r2, #0
			(config->resolution) |
  401b80:	683b      	ldr	r3, [r7, #0]
  401b82:	681b      	ldr	r3, [r3, #0]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401b84:	431a      	orrs	r2, r3
			(config->stm ? AFEC_EMR_STM : 0);
  401b86:	683b      	ldr	r3, [r7, #0]
  401b88:	7d5b      	ldrb	r3, [r3, #21]
  401b8a:	2b00      	cmp	r3, #0
  401b8c:	d002      	beq.n	401b94 <afec_set_config+0x80>
  401b8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  401b92:	e000      	b.n	401b96 <afec_set_config+0x82>
  401b94:	2300      	movs	r3, #0
			(config->resolution) |
  401b96:	431a      	orrs	r2, r3
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401b98:	687b      	ldr	r3, [r7, #4]
  401b9a:	609a      	str	r2, [r3, #8]
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  401b9c:	683b      	ldr	r3, [r7, #0]
  401b9e:	7d9b      	ldrb	r3, [r3, #22]
  401ba0:	021b      	lsls	r3, r3, #8
  401ba2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  401ba6:	f043 020c 	orr.w	r2, r3, #12
  401baa:	687b      	ldr	r3, [r7, #4]
  401bac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  401bb0:	bf00      	nop
  401bb2:	3714      	adds	r7, #20
  401bb4:	46bd      	mov	sp, r7
  401bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bba:	4770      	bx	lr

00401bbc <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  401bbc:	b580      	push	{r7, lr}
  401bbe:	b086      	sub	sp, #24
  401bc0:	af00      	add	r7, sp, #0
  401bc2:	60f8      	str	r0, [r7, #12]
  401bc4:	460b      	mov	r3, r1
  401bc6:	607a      	str	r2, [r7, #4]
  401bc8:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  401bca:	897b      	ldrh	r3, [r7, #10]
  401bcc:	4619      	mov	r1, r3
  401bce:	68f8      	ldr	r0, [r7, #12]
  401bd0:	4b1e      	ldr	r3, [pc, #120]	; (401c4c <afec_ch_set_config+0x90>)
  401bd2:	4798      	blx	r3
	uint32_t reg = 0;
  401bd4:	2300      	movs	r3, #0
  401bd6:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  401bd8:	68fb      	ldr	r3, [r7, #12]
  401bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  401bdc:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  401bde:	897b      	ldrh	r3, [r7, #10]
  401be0:	2201      	movs	r2, #1
  401be2:	fa02 f303 	lsl.w	r3, r2, r3
  401be6:	43db      	mvns	r3, r3
  401be8:	697a      	ldr	r2, [r7, #20]
  401bea:	4013      	ands	r3, r2
  401bec:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  401bee:	687b      	ldr	r3, [r7, #4]
  401bf0:	781b      	ldrb	r3, [r3, #0]
  401bf2:	2b00      	cmp	r3, #0
  401bf4:	d004      	beq.n	401c00 <afec_ch_set_config+0x44>
  401bf6:	897b      	ldrh	r3, [r7, #10]
  401bf8:	2201      	movs	r2, #1
  401bfa:	fa02 f303 	lsl.w	r3, r2, r3
  401bfe:	e000      	b.n	401c02 <afec_ch_set_config+0x46>
  401c00:	2300      	movs	r3, #0
  401c02:	697a      	ldr	r2, [r7, #20]
  401c04:	4313      	orrs	r3, r2
  401c06:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  401c08:	68fb      	ldr	r3, [r7, #12]
  401c0a:	697a      	ldr	r2, [r7, #20]
  401c0c:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  401c0e:	68fb      	ldr	r3, [r7, #12]
  401c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  401c12:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  401c14:	897b      	ldrh	r3, [r7, #10]
  401c16:	005b      	lsls	r3, r3, #1
  401c18:	2203      	movs	r2, #3
  401c1a:	fa02 f303 	lsl.w	r3, r2, r3
  401c1e:	43db      	mvns	r3, r3
  401c20:	697a      	ldr	r2, [r7, #20]
  401c22:	4013      	ands	r3, r2
  401c24:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  401c26:	687b      	ldr	r3, [r7, #4]
  401c28:	785b      	ldrb	r3, [r3, #1]
  401c2a:	461a      	mov	r2, r3
  401c2c:	897b      	ldrh	r3, [r7, #10]
  401c2e:	005b      	lsls	r3, r3, #1
  401c30:	fa02 f303 	lsl.w	r3, r2, r3
  401c34:	461a      	mov	r2, r3
  401c36:	697b      	ldr	r3, [r7, #20]
  401c38:	4313      	orrs	r3, r2
  401c3a:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  401c3c:	68fb      	ldr	r3, [r7, #12]
  401c3e:	697a      	ldr	r2, [r7, #20]
  401c40:	655a      	str	r2, [r3, #84]	; 0x54
}
  401c42:	bf00      	nop
  401c44:	3718      	adds	r7, #24
  401c46:	46bd      	mov	sp, r7
  401c48:	bd80      	pop	{r7, pc}
  401c4a:	bf00      	nop
  401c4c:	00401971 	.word	0x00401971

00401c50 <afec_temp_sensor_set_config>:
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC temperature sensor
 */
void afec_temp_sensor_set_config(Afec *const afec,
		struct afec_temp_sensor_config *config)
{
  401c50:	b480      	push	{r7}
  401c52:	b085      	sub	sp, #20
  401c54:	af00      	add	r7, sp, #0
  401c56:	6078      	str	r0, [r7, #4]
  401c58:	6039      	str	r1, [r7, #0]
	Assert(afec == AFEC0);

	uint32_t reg = 0;
  401c5a:	2300      	movs	r3, #0
  401c5c:	60fb      	str	r3, [r7, #12]

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  401c5e:	683b      	ldr	r3, [r7, #0]
  401c60:	781b      	ldrb	r3, [r3, #0]
  401c62:	2b00      	cmp	r3, #0
  401c64:	d001      	beq.n	401c6a <afec_temp_sensor_set_config+0x1a>
  401c66:	2301      	movs	r3, #1
  401c68:	e000      	b.n	401c6c <afec_temp_sensor_set_config+0x1c>
  401c6a:	2300      	movs	r3, #0
  401c6c:	683a      	ldr	r2, [r7, #0]
  401c6e:	7852      	ldrb	r2, [r2, #1]
  401c70:	4313      	orrs	r3, r2
  401c72:	60fb      	str	r3, [r7, #12]
	afec->AFEC_TEMPMR = reg;
  401c74:	687b      	ldr	r3, [r7, #4]
  401c76:	68fa      	ldr	r2, [r7, #12]
  401c78:	671a      	str	r2, [r3, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  401c7a:	683b      	ldr	r3, [r7, #0]
  401c7c:	885b      	ldrh	r3, [r3, #2]
  401c7e:	461a      	mov	r2, r3
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  401c80:	683b      	ldr	r3, [r7, #0]
  401c82:	889b      	ldrh	r3, [r3, #4]
  401c84:	041b      	lsls	r3, r3, #16
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  401c86:	431a      	orrs	r2, r3
  401c88:	687b      	ldr	r3, [r7, #4]
  401c8a:	675a      	str	r2, [r3, #116]	; 0x74
			
}
  401c8c:	bf00      	nop
  401c8e:	3714      	adds	r7, #20
  401c90:	46bd      	mov	sp, r7
  401c92:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c96:	4770      	bx	lr

00401c98 <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  401c98:	b580      	push	{r7, lr}
  401c9a:	b082      	sub	sp, #8
  401c9c:	af00      	add	r7, sp, #0
  401c9e:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  401ca0:	687b      	ldr	r3, [r7, #4]
  401ca2:	2200      	movs	r2, #0
  401ca4:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  401ca6:	4b12      	ldr	r3, [pc, #72]	; (401cf0 <afec_get_config_defaults+0x58>)
  401ca8:	4798      	blx	r3
  401caa:	4602      	mov	r2, r0
  401cac:	687b      	ldr	r3, [r7, #4]
  401cae:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  401cb0:	687b      	ldr	r3, [r7, #4]
  401cb2:	4a10      	ldr	r2, [pc, #64]	; (401cf4 <afec_get_config_defaults+0x5c>)
  401cb4:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  401cb6:	687b      	ldr	r3, [r7, #4]
  401cb8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401cbc:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  401cbe:	687b      	ldr	r3, [r7, #4]
  401cc0:	2202      	movs	r2, #2
  401cc2:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  401cc4:	687b      	ldr	r3, [r7, #4]
  401cc6:	2201      	movs	r2, #1
  401cc8:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  401cca:	687b      	ldr	r3, [r7, #4]
  401ccc:	2201      	movs	r2, #1
  401cce:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  401cd0:	687b      	ldr	r3, [r7, #4]
  401cd2:	2200      	movs	r2, #0
  401cd4:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  401cd6:	687b      	ldr	r3, [r7, #4]
  401cd8:	2201      	movs	r2, #1
  401cda:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  401cdc:	687b      	ldr	r3, [r7, #4]
  401cde:	2201      	movs	r2, #1
  401ce0:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  401ce2:	687b      	ldr	r3, [r7, #4]
  401ce4:	2201      	movs	r2, #1
  401ce6:	759a      	strb	r2, [r3, #22]
}
  401ce8:	bf00      	nop
  401cea:	3708      	adds	r7, #8
  401cec:	46bd      	mov	sp, r7
  401cee:	bd80      	pop	{r7, pc}
  401cf0:	00401a91 	.word	0x00401a91
  401cf4:	005b8d80 	.word	0x005b8d80

00401cf8 <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  401cf8:	b480      	push	{r7}
  401cfa:	b083      	sub	sp, #12
  401cfc:	af00      	add	r7, sp, #0
  401cfe:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  401d00:	687b      	ldr	r3, [r7, #4]
  401d02:	2200      	movs	r2, #0
  401d04:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  401d06:	687b      	ldr	r3, [r7, #4]
  401d08:	2201      	movs	r2, #1
  401d0a:	705a      	strb	r2, [r3, #1]

}
  401d0c:	bf00      	nop
  401d0e:	370c      	adds	r7, #12
  401d10:	46bd      	mov	sp, r7
  401d12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d16:	4770      	bx	lr

00401d18 <afec_temp_sensor_get_config_defaults>:
 * \param cfg Pointer to temperature sensor configuration structure
 *        to be initiated.
 */
void afec_temp_sensor_get_config_defaults(
		struct afec_temp_sensor_config *const cfg)
{
  401d18:	b480      	push	{r7}
  401d1a:	b083      	sub	sp, #12
  401d1c:	af00      	add	r7, sp, #0
  401d1e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  401d20:	687b      	ldr	r3, [r7, #4]
  401d22:	2200      	movs	r2, #0
  401d24:	701a      	strb	r2, [r3, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  401d26:	687b      	ldr	r3, [r7, #4]
  401d28:	2220      	movs	r2, #32
  401d2a:	705a      	strb	r2, [r3, #1]
	cfg->low_threshold= 0xFF;
  401d2c:	687b      	ldr	r3, [r7, #4]
  401d2e:	22ff      	movs	r2, #255	; 0xff
  401d30:	805a      	strh	r2, [r3, #2]
	cfg->high_threshold= 0xFFF;
  401d32:	687b      	ldr	r3, [r7, #4]
  401d34:	f640 72ff 	movw	r2, #4095	; 0xfff
  401d38:	809a      	strh	r2, [r3, #4]
}
  401d3a:	bf00      	nop
  401d3c:	370c      	adds	r7, #12
  401d3e:	46bd      	mov	sp, r7
  401d40:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d44:	4770      	bx	lr
	...

00401d48 <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  401d48:	b580      	push	{r7, lr}
  401d4a:	b084      	sub	sp, #16
  401d4c:	af00      	add	r7, sp, #0
  401d4e:	6078      	str	r0, [r7, #4]
  401d50:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  401d52:	6878      	ldr	r0, [r7, #4]
  401d54:	4b1d      	ldr	r3, [pc, #116]	; (401dcc <afec_init+0x84>)
  401d56:	4798      	blx	r3
  401d58:	4603      	mov	r3, r0
  401d5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401d5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401d62:	d101      	bne.n	401d68 <afec_init+0x20>
		return STATUS_ERR_BUSY;
  401d64:	2319      	movs	r3, #25
  401d66:	e02c      	b.n	401dc2 <afec_init+0x7a>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  401d68:	687b      	ldr	r3, [r7, #4]
  401d6a:	2201      	movs	r2, #1
  401d6c:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  401d6e:	6839      	ldr	r1, [r7, #0]
  401d70:	6878      	ldr	r0, [r7, #4]
  401d72:	4b17      	ldr	r3, [pc, #92]	; (401dd0 <afec_init+0x88>)
  401d74:	4798      	blx	r3

	uint32_t i;
	if(afec == AFEC0) {
  401d76:	687b      	ldr	r3, [r7, #4]
  401d78:	4a16      	ldr	r2, [pc, #88]	; (401dd4 <afec_init+0x8c>)
  401d7a:	4293      	cmp	r3, r2
  401d7c:	d10d      	bne.n	401d9a <afec_init+0x52>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401d7e:	2300      	movs	r3, #0
  401d80:	60fb      	str	r3, [r7, #12]
  401d82:	e007      	b.n	401d94 <afec_init+0x4c>
			afec_callback_pointer[0][i] = 0;
  401d84:	4a14      	ldr	r2, [pc, #80]	; (401dd8 <afec_init+0x90>)
  401d86:	68fb      	ldr	r3, [r7, #12]
  401d88:	2100      	movs	r1, #0
  401d8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401d8e:	68fb      	ldr	r3, [r7, #12]
  401d90:	3301      	adds	r3, #1
  401d92:	60fb      	str	r3, [r7, #12]
  401d94:	68fb      	ldr	r3, [r7, #12]
  401d96:	2b0f      	cmp	r3, #15
  401d98:	d9f4      	bls.n	401d84 <afec_init+0x3c>
		}
	}
	if(afec == AFEC1) {
  401d9a:	687b      	ldr	r3, [r7, #4]
  401d9c:	4a0f      	ldr	r2, [pc, #60]	; (401ddc <afec_init+0x94>)
  401d9e:	4293      	cmp	r3, r2
  401da0:	d10e      	bne.n	401dc0 <afec_init+0x78>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401da2:	2300      	movs	r3, #0
  401da4:	60fb      	str	r3, [r7, #12]
  401da6:	e008      	b.n	401dba <afec_init+0x72>
			afec_callback_pointer[1][i] = 0;
  401da8:	4a0b      	ldr	r2, [pc, #44]	; (401dd8 <afec_init+0x90>)
  401daa:	68fb      	ldr	r3, [r7, #12]
  401dac:	3310      	adds	r3, #16
  401dae:	2100      	movs	r1, #0
  401db0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401db4:	68fb      	ldr	r3, [r7, #12]
  401db6:	3301      	adds	r3, #1
  401db8:	60fb      	str	r3, [r7, #12]
  401dba:	68fb      	ldr	r3, [r7, #12]
  401dbc:	2b0f      	cmp	r3, #15
  401dbe:	d9f3      	bls.n	401da8 <afec_init+0x60>
		}
	}

	return STATUS_OK;
  401dc0:	2300      	movs	r3, #0
}
  401dc2:	4618      	mov	r0, r3
  401dc4:	3710      	adds	r7, #16
  401dc6:	46bd      	mov	sp, r7
  401dc8:	bd80      	pop	{r7, pc}
  401dca:	bf00      	nop
  401dcc:	00401989 	.word	0x00401989
  401dd0:	00401b15 	.word	0x00401b15
  401dd4:	4003c000 	.word	0x4003c000
  401dd8:	20406708 	.word	0x20406708
  401ddc:	40064000 	.word	0x40064000

00401de0 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  401de0:	b580      	push	{r7, lr}
  401de2:	b086      	sub	sp, #24
  401de4:	af00      	add	r7, sp, #0
  401de6:	60f8      	str	r0, [r7, #12]
  401de8:	60b9      	str	r1, [r7, #8]
  401dea:	607a      	str	r2, [r7, #4]
  401dec:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  401dee:	68f8      	ldr	r0, [r7, #12]
  401df0:	4b17      	ldr	r3, [pc, #92]	; (401e50 <afec_set_callback+0x70>)
  401df2:	4798      	blx	r3
  401df4:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  401df6:	4917      	ldr	r1, [pc, #92]	; (401e54 <afec_set_callback+0x74>)
  401df8:	697b      	ldr	r3, [r7, #20]
  401dfa:	011a      	lsls	r2, r3, #4
  401dfc:	68bb      	ldr	r3, [r7, #8]
  401dfe:	4413      	add	r3, r2
  401e00:	687a      	ldr	r2, [r7, #4]
  401e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  401e06:	697b      	ldr	r3, [r7, #20]
  401e08:	2b00      	cmp	r3, #0
  401e0a:	d10b      	bne.n	401e24 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  401e0c:	201d      	movs	r0, #29
  401e0e:	4b12      	ldr	r3, [pc, #72]	; (401e58 <afec_set_callback+0x78>)
  401e10:	4798      	blx	r3
  401e12:	78fb      	ldrb	r3, [r7, #3]
  401e14:	4619      	mov	r1, r3
  401e16:	201d      	movs	r0, #29
  401e18:	4b10      	ldr	r3, [pc, #64]	; (401e5c <afec_set_callback+0x7c>)
  401e1a:	4798      	blx	r3
  401e1c:	201d      	movs	r0, #29
  401e1e:	4b10      	ldr	r3, [pc, #64]	; (401e60 <afec_set_callback+0x80>)
  401e20:	4798      	blx	r3
  401e22:	e00d      	b.n	401e40 <afec_set_callback+0x60>
	} else if (i == 1) {
  401e24:	697b      	ldr	r3, [r7, #20]
  401e26:	2b01      	cmp	r3, #1
  401e28:	d10a      	bne.n	401e40 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  401e2a:	2028      	movs	r0, #40	; 0x28
  401e2c:	4b0a      	ldr	r3, [pc, #40]	; (401e58 <afec_set_callback+0x78>)
  401e2e:	4798      	blx	r3
  401e30:	78fb      	ldrb	r3, [r7, #3]
  401e32:	4619      	mov	r1, r3
  401e34:	2028      	movs	r0, #40	; 0x28
  401e36:	4b09      	ldr	r3, [pc, #36]	; (401e5c <afec_set_callback+0x7c>)
  401e38:	4798      	blx	r3
  401e3a:	2028      	movs	r0, #40	; 0x28
  401e3c:	4b08      	ldr	r3, [pc, #32]	; (401e60 <afec_set_callback+0x80>)
  401e3e:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  401e40:	68b9      	ldr	r1, [r7, #8]
  401e42:	68f8      	ldr	r0, [r7, #12]
  401e44:	4b07      	ldr	r3, [pc, #28]	; (401e64 <afec_set_callback+0x84>)
  401e46:	4798      	blx	r3
}
  401e48:	bf00      	nop
  401e4a:	3718      	adds	r7, #24
  401e4c:	46bd      	mov	sp, r7
  401e4e:	bd80      	pop	{r7, pc}
  401e50:	00401aa5 	.word	0x00401aa5
  401e54:	20406708 	.word	0x20406708
  401e58:	00401861 	.word	0x00401861
  401e5c:	00401895 	.word	0x00401895
  401e60:	0040182d 	.word	0x0040182d
  401e64:	00401e69 	.word	0x00401e69

00401e68 <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  401e68:	b480      	push	{r7}
  401e6a:	b083      	sub	sp, #12
  401e6c:	af00      	add	r7, sp, #0
  401e6e:	6078      	str	r0, [r7, #4]
  401e70:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  401e72:	683b      	ldr	r3, [r7, #0]
  401e74:	4a19      	ldr	r2, [pc, #100]	; (401edc <afec_enable_interrupt+0x74>)
  401e76:	4293      	cmp	r3, r2
  401e78:	d103      	bne.n	401e82 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  401e7a:	687b      	ldr	r3, [r7, #4]
  401e7c:	4a17      	ldr	r2, [pc, #92]	; (401edc <afec_enable_interrupt+0x74>)
  401e7e:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  401e80:	e026      	b.n	401ed0 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  401e82:	683b      	ldr	r3, [r7, #0]
  401e84:	2b0b      	cmp	r3, #11
  401e86:	d80f      	bhi.n	401ea8 <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  401e88:	683b      	ldr	r3, [r7, #0]
  401e8a:	2b0b      	cmp	r3, #11
  401e8c:	d104      	bne.n	401e98 <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  401e8e:	687b      	ldr	r3, [r7, #4]
  401e90:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401e94:	625a      	str	r2, [r3, #36]	; 0x24
  401e96:	e01b      	b.n	401ed0 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  401e98:	2201      	movs	r2, #1
  401e9a:	683b      	ldr	r3, [r7, #0]
  401e9c:	fa02 f303 	lsl.w	r3, r2, r3
  401ea0:	461a      	mov	r2, r3
  401ea2:	687b      	ldr	r3, [r7, #4]
  401ea4:	625a      	str	r2, [r3, #36]	; 0x24
  401ea6:	e013      	b.n	401ed0 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  401ea8:	683b      	ldr	r3, [r7, #0]
  401eaa:	2b0e      	cmp	r3, #14
  401eac:	d808      	bhi.n	401ec0 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  401eae:	683b      	ldr	r3, [r7, #0]
  401eb0:	330c      	adds	r3, #12
  401eb2:	2201      	movs	r2, #1
  401eb4:	fa02 f303 	lsl.w	r3, r2, r3
  401eb8:	461a      	mov	r2, r3
  401eba:	687b      	ldr	r3, [r7, #4]
  401ebc:	625a      	str	r2, [r3, #36]	; 0x24
  401ebe:	e007      	b.n	401ed0 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  401ec0:	683b      	ldr	r3, [r7, #0]
  401ec2:	330f      	adds	r3, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  401ec4:	2201      	movs	r2, #1
  401ec6:	fa02 f303 	lsl.w	r3, r2, r3
  401eca:	461a      	mov	r2, r3
  401ecc:	687b      	ldr	r3, [r7, #4]
  401ece:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
  401ed0:	370c      	adds	r7, #12
  401ed2:	46bd      	mov	sp, r7
  401ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ed8:	4770      	bx	lr
  401eda:	bf00      	nop
  401edc:	47000fff 	.word	0x47000fff

00401ee0 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  401ee0:	b580      	push	{r7, lr}
  401ee2:	b082      	sub	sp, #8
  401ee4:	af00      	add	r7, sp, #0
  401ee6:	4603      	mov	r3, r0
  401ee8:	6039      	str	r1, [r7, #0]
  401eea:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  401eec:	79fb      	ldrb	r3, [r7, #7]
  401eee:	490a      	ldr	r1, [pc, #40]	; (401f18 <afec_interrupt+0x38>)
  401ef0:	011a      	lsls	r2, r3, #4
  401ef2:	683b      	ldr	r3, [r7, #0]
  401ef4:	4413      	add	r3, r2
  401ef6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401efa:	2b00      	cmp	r3, #0
  401efc:	d007      	beq.n	401f0e <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  401efe:	79fb      	ldrb	r3, [r7, #7]
  401f00:	4905      	ldr	r1, [pc, #20]	; (401f18 <afec_interrupt+0x38>)
  401f02:	011a      	lsls	r2, r3, #4
  401f04:	683b      	ldr	r3, [r7, #0]
  401f06:	4413      	add	r3, r2
  401f08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401f0c:	4798      	blx	r3
	}
}
  401f0e:	bf00      	nop
  401f10:	3708      	adds	r7, #8
  401f12:	46bd      	mov	sp, r7
  401f14:	bd80      	pop	{r7, pc}
  401f16:	bf00      	nop
  401f18:	20406708 	.word	0x20406708

00401f1c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  401f1c:	b590      	push	{r4, r7, lr}
  401f1e:	b087      	sub	sp, #28
  401f20:	af00      	add	r7, sp, #0
  401f22:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  401f24:	6878      	ldr	r0, [r7, #4]
  401f26:	4b28      	ldr	r3, [pc, #160]	; (401fc8 <afec_process_callback+0xac>)
  401f28:	4798      	blx	r3
  401f2a:	4604      	mov	r4, r0
  401f2c:	6878      	ldr	r0, [r7, #4]
  401f2e:	4b27      	ldr	r3, [pc, #156]	; (401fcc <afec_process_callback+0xb0>)
  401f30:	4798      	blx	r3
  401f32:	4603      	mov	r3, r0
  401f34:	4023      	ands	r3, r4
  401f36:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  401f38:	6878      	ldr	r0, [r7, #4]
  401f3a:	4b25      	ldr	r3, [pc, #148]	; (401fd0 <afec_process_callback+0xb4>)
  401f3c:	4798      	blx	r3
  401f3e:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401f40:	2300      	movs	r3, #0
  401f42:	617b      	str	r3, [r7, #20]
  401f44:	e039      	b.n	401fba <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  401f46:	697b      	ldr	r3, [r7, #20]
  401f48:	2b0b      	cmp	r3, #11
  401f4a:	d80f      	bhi.n	401f6c <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  401f4c:	2201      	movs	r2, #1
  401f4e:	697b      	ldr	r3, [r7, #20]
  401f50:	fa02 f303 	lsl.w	r3, r2, r3
  401f54:	461a      	mov	r2, r3
  401f56:	68fb      	ldr	r3, [r7, #12]
  401f58:	4013      	ands	r3, r2
  401f5a:	2b00      	cmp	r3, #0
  401f5c:	d02a      	beq.n	401fb4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401f5e:	693b      	ldr	r3, [r7, #16]
  401f60:	b2db      	uxtb	r3, r3
  401f62:	6979      	ldr	r1, [r7, #20]
  401f64:	4618      	mov	r0, r3
  401f66:	4b1b      	ldr	r3, [pc, #108]	; (401fd4 <afec_process_callback+0xb8>)
  401f68:	4798      	blx	r3
  401f6a:	e023      	b.n	401fb4 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  401f6c:	697b      	ldr	r3, [r7, #20]
  401f6e:	2b0e      	cmp	r3, #14
  401f70:	d810      	bhi.n	401f94 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401f72:	697b      	ldr	r3, [r7, #20]
  401f74:	330c      	adds	r3, #12
  401f76:	2201      	movs	r2, #1
  401f78:	fa02 f303 	lsl.w	r3, r2, r3
  401f7c:	461a      	mov	r2, r3
  401f7e:	68fb      	ldr	r3, [r7, #12]
  401f80:	4013      	ands	r3, r2
  401f82:	2b00      	cmp	r3, #0
  401f84:	d016      	beq.n	401fb4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401f86:	693b      	ldr	r3, [r7, #16]
  401f88:	b2db      	uxtb	r3, r3
  401f8a:	6979      	ldr	r1, [r7, #20]
  401f8c:	4618      	mov	r0, r3
  401f8e:	4b11      	ldr	r3, [pc, #68]	; (401fd4 <afec_process_callback+0xb8>)
  401f90:	4798      	blx	r3
  401f92:	e00f      	b.n	401fb4 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  401f94:	697b      	ldr	r3, [r7, #20]
  401f96:	330f      	adds	r3, #15
  401f98:	2201      	movs	r2, #1
  401f9a:	fa02 f303 	lsl.w	r3, r2, r3
  401f9e:	461a      	mov	r2, r3
  401fa0:	68fb      	ldr	r3, [r7, #12]
  401fa2:	4013      	ands	r3, r2
  401fa4:	2b00      	cmp	r3, #0
  401fa6:	d005      	beq.n	401fb4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401fa8:	693b      	ldr	r3, [r7, #16]
  401faa:	b2db      	uxtb	r3, r3
  401fac:	6979      	ldr	r1, [r7, #20]
  401fae:	4618      	mov	r0, r3
  401fb0:	4b08      	ldr	r3, [pc, #32]	; (401fd4 <afec_process_callback+0xb8>)
  401fb2:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401fb4:	697b      	ldr	r3, [r7, #20]
  401fb6:	3301      	adds	r3, #1
  401fb8:	617b      	str	r3, [r7, #20]
  401fba:	697b      	ldr	r3, [r7, #20]
  401fbc:	2b0f      	cmp	r3, #15
  401fbe:	d9c2      	bls.n	401f46 <afec_process_callback+0x2a>
			}
		}
	}
}
  401fc0:	bf00      	nop
  401fc2:	371c      	adds	r7, #28
  401fc4:	46bd      	mov	sp, r7
  401fc6:	bd90      	pop	{r4, r7, pc}
  401fc8:	00401989 	.word	0x00401989
  401fcc:	004019a1 	.word	0x004019a1
  401fd0:	00401aa5 	.word	0x00401aa5
  401fd4:	00401ee1 	.word	0x00401ee1

00401fd8 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401fd8:	b580      	push	{r7, lr}
  401fda:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  401fdc:	4802      	ldr	r0, [pc, #8]	; (401fe8 <AFEC0_Handler+0x10>)
  401fde:	4b03      	ldr	r3, [pc, #12]	; (401fec <AFEC0_Handler+0x14>)
  401fe0:	4798      	blx	r3
}
  401fe2:	bf00      	nop
  401fe4:	bd80      	pop	{r7, pc}
  401fe6:	bf00      	nop
  401fe8:	4003c000 	.word	0x4003c000
  401fec:	00401f1d 	.word	0x00401f1d

00401ff0 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401ff0:	b580      	push	{r7, lr}
  401ff2:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  401ff4:	4802      	ldr	r0, [pc, #8]	; (402000 <AFEC1_Handler+0x10>)
  401ff6:	4b03      	ldr	r3, [pc, #12]	; (402004 <AFEC1_Handler+0x14>)
  401ff8:	4798      	blx	r3
}
  401ffa:	bf00      	nop
  401ffc:	bd80      	pop	{r7, pc}
  401ffe:	bf00      	nop
  402000:	40064000 	.word	0x40064000
  402004:	00401f1d 	.word	0x00401f1d

00402008 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  402008:	b580      	push	{r7, lr}
  40200a:	b084      	sub	sp, #16
  40200c:	af00      	add	r7, sp, #0
  40200e:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  402010:	6878      	ldr	r0, [r7, #4]
  402012:	4b06      	ldr	r3, [pc, #24]	; (40202c <afec_enable+0x24>)
  402014:	4798      	blx	r3
  402016:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  402018:	68f8      	ldr	r0, [r7, #12]
  40201a:	4b05      	ldr	r3, [pc, #20]	; (402030 <afec_enable+0x28>)
  40201c:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  40201e:	2002      	movs	r0, #2
  402020:	4b04      	ldr	r3, [pc, #16]	; (402034 <afec_enable+0x2c>)
  402022:	4798      	blx	r3
}
  402024:	bf00      	nop
  402026:	3710      	adds	r7, #16
  402028:	46bd      	mov	sp, r7
  40202a:	bd80      	pop	{r7, pc}
  40202c:	00401add 	.word	0x00401add
  402030:	00402569 	.word	0x00402569
  402034:	004019b9 	.word	0x004019b9

00402038 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  402038:	b480      	push	{r7}
  40203a:	b085      	sub	sp, #20
  40203c:	af00      	add	r7, sp, #0
  40203e:	60f8      	str	r0, [r7, #12]
  402040:	60b9      	str	r1, [r7, #8]
  402042:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402044:	687b      	ldr	r3, [r7, #4]
  402046:	2b00      	cmp	r3, #0
  402048:	d003      	beq.n	402052 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40204a:	68fb      	ldr	r3, [r7, #12]
  40204c:	68ba      	ldr	r2, [r7, #8]
  40204e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  402050:	e002      	b.n	402058 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  402052:	68fb      	ldr	r3, [r7, #12]
  402054:	68ba      	ldr	r2, [r7, #8]
  402056:	661a      	str	r2, [r3, #96]	; 0x60
}
  402058:	bf00      	nop
  40205a:	3714      	adds	r7, #20
  40205c:	46bd      	mov	sp, r7
  40205e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402062:	4770      	bx	lr

00402064 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  402064:	b480      	push	{r7}
  402066:	b087      	sub	sp, #28
  402068:	af00      	add	r7, sp, #0
  40206a:	60f8      	str	r0, [r7, #12]
  40206c:	60b9      	str	r1, [r7, #8]
  40206e:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  402070:	68bb      	ldr	r3, [r7, #8]
  402072:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402076:	d003      	beq.n	402080 <pio_get+0x1c>
  402078:	68bb      	ldr	r3, [r7, #8]
  40207a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40207e:	d103      	bne.n	402088 <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  402080:	68fb      	ldr	r3, [r7, #12]
  402082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  402084:	617b      	str	r3, [r7, #20]
  402086:	e002      	b.n	40208e <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  402088:	68fb      	ldr	r3, [r7, #12]
  40208a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40208c:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  40208e:	697a      	ldr	r2, [r7, #20]
  402090:	687b      	ldr	r3, [r7, #4]
  402092:	4013      	ands	r3, r2
  402094:	2b00      	cmp	r3, #0
  402096:	d101      	bne.n	40209c <pio_get+0x38>
		return 0;
  402098:	2300      	movs	r3, #0
  40209a:	e000      	b.n	40209e <pio_get+0x3a>
	} else {
		return 1;
  40209c:	2301      	movs	r3, #1
	}
}
  40209e:	4618      	mov	r0, r3
  4020a0:	371c      	adds	r7, #28
  4020a2:	46bd      	mov	sp, r7
  4020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020a8:	4770      	bx	lr
	...

004020ac <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4020ac:	b580      	push	{r7, lr}
  4020ae:	b084      	sub	sp, #16
  4020b0:	af00      	add	r7, sp, #0
  4020b2:	60f8      	str	r0, [r7, #12]
  4020b4:	60b9      	str	r1, [r7, #8]
  4020b6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4020b8:	68b9      	ldr	r1, [r7, #8]
  4020ba:	68f8      	ldr	r0, [r7, #12]
  4020bc:	4b19      	ldr	r3, [pc, #100]	; (402124 <pio_set_input+0x78>)
  4020be:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4020c0:	687b      	ldr	r3, [r7, #4]
  4020c2:	f003 0301 	and.w	r3, r3, #1
  4020c6:	461a      	mov	r2, r3
  4020c8:	68b9      	ldr	r1, [r7, #8]
  4020ca:	68f8      	ldr	r0, [r7, #12]
  4020cc:	4b16      	ldr	r3, [pc, #88]	; (402128 <pio_set_input+0x7c>)
  4020ce:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4020d0:	687b      	ldr	r3, [r7, #4]
  4020d2:	f003 030a 	and.w	r3, r3, #10
  4020d6:	2b00      	cmp	r3, #0
  4020d8:	d003      	beq.n	4020e2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4020da:	68fb      	ldr	r3, [r7, #12]
  4020dc:	68ba      	ldr	r2, [r7, #8]
  4020de:	621a      	str	r2, [r3, #32]
  4020e0:	e002      	b.n	4020e8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4020e2:	68fb      	ldr	r3, [r7, #12]
  4020e4:	68ba      	ldr	r2, [r7, #8]
  4020e6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4020e8:	687b      	ldr	r3, [r7, #4]
  4020ea:	f003 0302 	and.w	r3, r3, #2
  4020ee:	2b00      	cmp	r3, #0
  4020f0:	d004      	beq.n	4020fc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4020f2:	68fb      	ldr	r3, [r7, #12]
  4020f4:	68ba      	ldr	r2, [r7, #8]
  4020f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4020fa:	e008      	b.n	40210e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4020fc:	687b      	ldr	r3, [r7, #4]
  4020fe:	f003 0308 	and.w	r3, r3, #8
  402102:	2b00      	cmp	r3, #0
  402104:	d003      	beq.n	40210e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402106:	68fb      	ldr	r3, [r7, #12]
  402108:	68ba      	ldr	r2, [r7, #8]
  40210a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40210e:	68fb      	ldr	r3, [r7, #12]
  402110:	68ba      	ldr	r2, [r7, #8]
  402112:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402114:	68fb      	ldr	r3, [r7, #12]
  402116:	68ba      	ldr	r2, [r7, #8]
  402118:	601a      	str	r2, [r3, #0]
}
  40211a:	bf00      	nop
  40211c:	3710      	adds	r7, #16
  40211e:	46bd      	mov	sp, r7
  402120:	bd80      	pop	{r7, pc}
  402122:	bf00      	nop
  402124:	0040212d 	.word	0x0040212d
  402128:	00402039 	.word	0x00402039

0040212c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40212c:	b480      	push	{r7}
  40212e:	b083      	sub	sp, #12
  402130:	af00      	add	r7, sp, #0
  402132:	6078      	str	r0, [r7, #4]
  402134:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402136:	687b      	ldr	r3, [r7, #4]
  402138:	683a      	ldr	r2, [r7, #0]
  40213a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40213c:	bf00      	nop
  40213e:	370c      	adds	r7, #12
  402140:	46bd      	mov	sp, r7
  402142:	f85d 7b04 	ldr.w	r7, [sp], #4
  402146:	4770      	bx	lr

00402148 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402148:	b480      	push	{r7}
  40214a:	b083      	sub	sp, #12
  40214c:	af00      	add	r7, sp, #0
  40214e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402150:	687b      	ldr	r3, [r7, #4]
  402152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402154:	4618      	mov	r0, r3
  402156:	370c      	adds	r7, #12
  402158:	46bd      	mov	sp, r7
  40215a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40215e:	4770      	bx	lr

00402160 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402160:	b480      	push	{r7}
  402162:	b083      	sub	sp, #12
  402164:	af00      	add	r7, sp, #0
  402166:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402168:	687b      	ldr	r3, [r7, #4]
  40216a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40216c:	4618      	mov	r0, r3
  40216e:	370c      	adds	r7, #12
  402170:	46bd      	mov	sp, r7
  402172:	f85d 7b04 	ldr.w	r7, [sp], #4
  402176:	4770      	bx	lr

00402178 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  402178:	b580      	push	{r7, lr}
  40217a:	b084      	sub	sp, #16
  40217c:	af00      	add	r7, sp, #0
  40217e:	6078      	str	r0, [r7, #4]
  402180:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  402182:	6878      	ldr	r0, [r7, #4]
  402184:	4b26      	ldr	r3, [pc, #152]	; (402220 <pio_handler_process+0xa8>)
  402186:	4798      	blx	r3
  402188:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40218a:	6878      	ldr	r0, [r7, #4]
  40218c:	4b25      	ldr	r3, [pc, #148]	; (402224 <pio_handler_process+0xac>)
  40218e:	4798      	blx	r3
  402190:	4602      	mov	r2, r0
  402192:	68fb      	ldr	r3, [r7, #12]
  402194:	4013      	ands	r3, r2
  402196:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  402198:	68fb      	ldr	r3, [r7, #12]
  40219a:	2b00      	cmp	r3, #0
  40219c:	d03c      	beq.n	402218 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40219e:	2300      	movs	r3, #0
  4021a0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4021a2:	e034      	b.n	40220e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4021a4:	4a20      	ldr	r2, [pc, #128]	; (402228 <pio_handler_process+0xb0>)
  4021a6:	68bb      	ldr	r3, [r7, #8]
  4021a8:	011b      	lsls	r3, r3, #4
  4021aa:	4413      	add	r3, r2
  4021ac:	681a      	ldr	r2, [r3, #0]
  4021ae:	683b      	ldr	r3, [r7, #0]
  4021b0:	429a      	cmp	r2, r3
  4021b2:	d126      	bne.n	402202 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4021b4:	4a1c      	ldr	r2, [pc, #112]	; (402228 <pio_handler_process+0xb0>)
  4021b6:	68bb      	ldr	r3, [r7, #8]
  4021b8:	011b      	lsls	r3, r3, #4
  4021ba:	4413      	add	r3, r2
  4021bc:	3304      	adds	r3, #4
  4021be:	681a      	ldr	r2, [r3, #0]
  4021c0:	68fb      	ldr	r3, [r7, #12]
  4021c2:	4013      	ands	r3, r2
  4021c4:	2b00      	cmp	r3, #0
  4021c6:	d01c      	beq.n	402202 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4021c8:	4a17      	ldr	r2, [pc, #92]	; (402228 <pio_handler_process+0xb0>)
  4021ca:	68bb      	ldr	r3, [r7, #8]
  4021cc:	011b      	lsls	r3, r3, #4
  4021ce:	4413      	add	r3, r2
  4021d0:	330c      	adds	r3, #12
  4021d2:	681b      	ldr	r3, [r3, #0]
  4021d4:	4914      	ldr	r1, [pc, #80]	; (402228 <pio_handler_process+0xb0>)
  4021d6:	68ba      	ldr	r2, [r7, #8]
  4021d8:	0112      	lsls	r2, r2, #4
  4021da:	440a      	add	r2, r1
  4021dc:	6810      	ldr	r0, [r2, #0]
  4021de:	4912      	ldr	r1, [pc, #72]	; (402228 <pio_handler_process+0xb0>)
  4021e0:	68ba      	ldr	r2, [r7, #8]
  4021e2:	0112      	lsls	r2, r2, #4
  4021e4:	440a      	add	r2, r1
  4021e6:	3204      	adds	r2, #4
  4021e8:	6812      	ldr	r2, [r2, #0]
  4021ea:	4611      	mov	r1, r2
  4021ec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4021ee:	4a0e      	ldr	r2, [pc, #56]	; (402228 <pio_handler_process+0xb0>)
  4021f0:	68bb      	ldr	r3, [r7, #8]
  4021f2:	011b      	lsls	r3, r3, #4
  4021f4:	4413      	add	r3, r2
  4021f6:	3304      	adds	r3, #4
  4021f8:	681b      	ldr	r3, [r3, #0]
  4021fa:	43db      	mvns	r3, r3
  4021fc:	68fa      	ldr	r2, [r7, #12]
  4021fe:	4013      	ands	r3, r2
  402200:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  402202:	68bb      	ldr	r3, [r7, #8]
  402204:	3301      	adds	r3, #1
  402206:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402208:	68bb      	ldr	r3, [r7, #8]
  40220a:	2b06      	cmp	r3, #6
  40220c:	d803      	bhi.n	402216 <pio_handler_process+0x9e>
		while (status != 0) {
  40220e:	68fb      	ldr	r3, [r7, #12]
  402210:	2b00      	cmp	r3, #0
  402212:	d1c7      	bne.n	4021a4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  402214:	e000      	b.n	402218 <pio_handler_process+0xa0>
				break;
  402216:	bf00      	nop
}
  402218:	bf00      	nop
  40221a:	3710      	adds	r7, #16
  40221c:	46bd      	mov	sp, r7
  40221e:	bd80      	pop	{r7, pc}
  402220:	00402149 	.word	0x00402149
  402224:	00402161 	.word	0x00402161
  402228:	20406648 	.word	0x20406648

0040222c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40222c:	b580      	push	{r7, lr}
  40222e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402230:	210a      	movs	r1, #10
  402232:	4802      	ldr	r0, [pc, #8]	; (40223c <PIOA_Handler+0x10>)
  402234:	4b02      	ldr	r3, [pc, #8]	; (402240 <PIOA_Handler+0x14>)
  402236:	4798      	blx	r3
}
  402238:	bf00      	nop
  40223a:	bd80      	pop	{r7, pc}
  40223c:	400e0e00 	.word	0x400e0e00
  402240:	00402179 	.word	0x00402179

00402244 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402244:	b580      	push	{r7, lr}
  402246:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  402248:	210b      	movs	r1, #11
  40224a:	4802      	ldr	r0, [pc, #8]	; (402254 <PIOB_Handler+0x10>)
  40224c:	4b02      	ldr	r3, [pc, #8]	; (402258 <PIOB_Handler+0x14>)
  40224e:	4798      	blx	r3
}
  402250:	bf00      	nop
  402252:	bd80      	pop	{r7, pc}
  402254:	400e1000 	.word	0x400e1000
  402258:	00402179 	.word	0x00402179

0040225c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40225c:	b580      	push	{r7, lr}
  40225e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  402260:	210c      	movs	r1, #12
  402262:	4802      	ldr	r0, [pc, #8]	; (40226c <PIOC_Handler+0x10>)
  402264:	4b02      	ldr	r3, [pc, #8]	; (402270 <PIOC_Handler+0x14>)
  402266:	4798      	blx	r3
}
  402268:	bf00      	nop
  40226a:	bd80      	pop	{r7, pc}
  40226c:	400e1200 	.word	0x400e1200
  402270:	00402179 	.word	0x00402179

00402274 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402274:	b580      	push	{r7, lr}
  402276:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  402278:	2110      	movs	r1, #16
  40227a:	4802      	ldr	r0, [pc, #8]	; (402284 <PIOD_Handler+0x10>)
  40227c:	4b02      	ldr	r3, [pc, #8]	; (402288 <PIOD_Handler+0x14>)
  40227e:	4798      	blx	r3
}
  402280:	bf00      	nop
  402282:	bd80      	pop	{r7, pc}
  402284:	400e1400 	.word	0x400e1400
  402288:	00402179 	.word	0x00402179

0040228c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40228c:	b580      	push	{r7, lr}
  40228e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  402290:	2111      	movs	r1, #17
  402292:	4802      	ldr	r0, [pc, #8]	; (40229c <PIOE_Handler+0x10>)
  402294:	4b02      	ldr	r3, [pc, #8]	; (4022a0 <PIOE_Handler+0x14>)
  402296:	4798      	blx	r3
}
  402298:	bf00      	nop
  40229a:	bd80      	pop	{r7, pc}
  40229c:	400e1600 	.word	0x400e1600
  4022a0:	00402179 	.word	0x00402179

004022a4 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4022a4:	b480      	push	{r7}
  4022a6:	b083      	sub	sp, #12
  4022a8:	af00      	add	r7, sp, #0
  4022aa:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4022ac:	687b      	ldr	r3, [r7, #4]
  4022ae:	3b01      	subs	r3, #1
  4022b0:	2b03      	cmp	r3, #3
  4022b2:	d81a      	bhi.n	4022ea <pmc_mck_set_division+0x46>
  4022b4:	a201      	add	r2, pc, #4	; (adr r2, 4022bc <pmc_mck_set_division+0x18>)
  4022b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4022ba:	bf00      	nop
  4022bc:	004022cd 	.word	0x004022cd
  4022c0:	004022d3 	.word	0x004022d3
  4022c4:	004022db 	.word	0x004022db
  4022c8:	004022e3 	.word	0x004022e3
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4022cc:	2300      	movs	r3, #0
  4022ce:	607b      	str	r3, [r7, #4]
			break;
  4022d0:	e00e      	b.n	4022f0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4022d2:	f44f 7380 	mov.w	r3, #256	; 0x100
  4022d6:	607b      	str	r3, [r7, #4]
			break;
  4022d8:	e00a      	b.n	4022f0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4022da:	f44f 7340 	mov.w	r3, #768	; 0x300
  4022de:	607b      	str	r3, [r7, #4]
			break;
  4022e0:	e006      	b.n	4022f0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4022e2:	f44f 7300 	mov.w	r3, #512	; 0x200
  4022e6:	607b      	str	r3, [r7, #4]
			break;
  4022e8:	e002      	b.n	4022f0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4022ea:	2300      	movs	r3, #0
  4022ec:	607b      	str	r3, [r7, #4]
			break;
  4022ee:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4022f0:	490a      	ldr	r1, [pc, #40]	; (40231c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4022f2:	4b0a      	ldr	r3, [pc, #40]	; (40231c <pmc_mck_set_division+0x78>)
  4022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4022fa:	687b      	ldr	r3, [r7, #4]
  4022fc:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4022fe:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402300:	bf00      	nop
  402302:	4b06      	ldr	r3, [pc, #24]	; (40231c <pmc_mck_set_division+0x78>)
  402304:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402306:	f003 0308 	and.w	r3, r3, #8
  40230a:	2b00      	cmp	r3, #0
  40230c:	d0f9      	beq.n	402302 <pmc_mck_set_division+0x5e>
}
  40230e:	bf00      	nop
  402310:	370c      	adds	r7, #12
  402312:	46bd      	mov	sp, r7
  402314:	f85d 7b04 	ldr.w	r7, [sp], #4
  402318:	4770      	bx	lr
  40231a:	bf00      	nop
  40231c:	400e0600 	.word	0x400e0600

00402320 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402320:	b480      	push	{r7}
  402322:	b085      	sub	sp, #20
  402324:	af00      	add	r7, sp, #0
  402326:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402328:	491d      	ldr	r1, [pc, #116]	; (4023a0 <pmc_switch_mck_to_pllack+0x80>)
  40232a:	4b1d      	ldr	r3, [pc, #116]	; (4023a0 <pmc_switch_mck_to_pllack+0x80>)
  40232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40232e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402332:	687b      	ldr	r3, [r7, #4]
  402334:	4313      	orrs	r3, r2
  402336:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40233c:	60fb      	str	r3, [r7, #12]
  40233e:	e007      	b.n	402350 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402340:	68fb      	ldr	r3, [r7, #12]
  402342:	2b00      	cmp	r3, #0
  402344:	d101      	bne.n	40234a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  402346:	2301      	movs	r3, #1
  402348:	e023      	b.n	402392 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40234a:	68fb      	ldr	r3, [r7, #12]
  40234c:	3b01      	subs	r3, #1
  40234e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402350:	4b13      	ldr	r3, [pc, #76]	; (4023a0 <pmc_switch_mck_to_pllack+0x80>)
  402352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402354:	f003 0308 	and.w	r3, r3, #8
  402358:	2b00      	cmp	r3, #0
  40235a:	d0f1      	beq.n	402340 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40235c:	4a10      	ldr	r2, [pc, #64]	; (4023a0 <pmc_switch_mck_to_pllack+0x80>)
  40235e:	4b10      	ldr	r3, [pc, #64]	; (4023a0 <pmc_switch_mck_to_pllack+0x80>)
  402360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402362:	f023 0303 	bic.w	r3, r3, #3
  402366:	f043 0302 	orr.w	r3, r3, #2
  40236a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40236c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402370:	60fb      	str	r3, [r7, #12]
  402372:	e007      	b.n	402384 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402374:	68fb      	ldr	r3, [r7, #12]
  402376:	2b00      	cmp	r3, #0
  402378:	d101      	bne.n	40237e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40237a:	2301      	movs	r3, #1
  40237c:	e009      	b.n	402392 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40237e:	68fb      	ldr	r3, [r7, #12]
  402380:	3b01      	subs	r3, #1
  402382:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402384:	4b06      	ldr	r3, [pc, #24]	; (4023a0 <pmc_switch_mck_to_pllack+0x80>)
  402386:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402388:	f003 0308 	and.w	r3, r3, #8
  40238c:	2b00      	cmp	r3, #0
  40238e:	d0f1      	beq.n	402374 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402390:	2300      	movs	r3, #0
}
  402392:	4618      	mov	r0, r3
  402394:	3714      	adds	r7, #20
  402396:	46bd      	mov	sp, r7
  402398:	f85d 7b04 	ldr.w	r7, [sp], #4
  40239c:	4770      	bx	lr
  40239e:	bf00      	nop
  4023a0:	400e0600 	.word	0x400e0600

004023a4 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4023a4:	b480      	push	{r7}
  4023a6:	b083      	sub	sp, #12
  4023a8:	af00      	add	r7, sp, #0
  4023aa:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4023ac:	687b      	ldr	r3, [r7, #4]
  4023ae:	2b01      	cmp	r3, #1
  4023b0:	d105      	bne.n	4023be <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4023b2:	4907      	ldr	r1, [pc, #28]	; (4023d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4023b4:	4b06      	ldr	r3, [pc, #24]	; (4023d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4023b6:	689a      	ldr	r2, [r3, #8]
  4023b8:	4b06      	ldr	r3, [pc, #24]	; (4023d4 <pmc_switch_sclk_to_32kxtal+0x30>)
  4023ba:	4313      	orrs	r3, r2
  4023bc:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4023be:	4b04      	ldr	r3, [pc, #16]	; (4023d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4023c0:	4a05      	ldr	r2, [pc, #20]	; (4023d8 <pmc_switch_sclk_to_32kxtal+0x34>)
  4023c2:	601a      	str	r2, [r3, #0]
}
  4023c4:	bf00      	nop
  4023c6:	370c      	adds	r7, #12
  4023c8:	46bd      	mov	sp, r7
  4023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ce:	4770      	bx	lr
  4023d0:	400e1810 	.word	0x400e1810
  4023d4:	a5100000 	.word	0xa5100000
  4023d8:	a5000008 	.word	0xa5000008

004023dc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4023dc:	b480      	push	{r7}
  4023de:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4023e0:	4b09      	ldr	r3, [pc, #36]	; (402408 <pmc_osc_is_ready_32kxtal+0x2c>)
  4023e2:	695b      	ldr	r3, [r3, #20]
  4023e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4023e8:	2b00      	cmp	r3, #0
  4023ea:	d007      	beq.n	4023fc <pmc_osc_is_ready_32kxtal+0x20>
  4023ec:	4b07      	ldr	r3, [pc, #28]	; (40240c <pmc_osc_is_ready_32kxtal+0x30>)
  4023ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4023f4:	2b00      	cmp	r3, #0
  4023f6:	d001      	beq.n	4023fc <pmc_osc_is_ready_32kxtal+0x20>
  4023f8:	2301      	movs	r3, #1
  4023fa:	e000      	b.n	4023fe <pmc_osc_is_ready_32kxtal+0x22>
  4023fc:	2300      	movs	r3, #0
}
  4023fe:	4618      	mov	r0, r3
  402400:	46bd      	mov	sp, r7
  402402:	f85d 7b04 	ldr.w	r7, [sp], #4
  402406:	4770      	bx	lr
  402408:	400e1810 	.word	0x400e1810
  40240c:	400e0600 	.word	0x400e0600

00402410 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402410:	b480      	push	{r7}
  402412:	b083      	sub	sp, #12
  402414:	af00      	add	r7, sp, #0
  402416:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402418:	4915      	ldr	r1, [pc, #84]	; (402470 <pmc_switch_mainck_to_fastrc+0x60>)
  40241a:	4b15      	ldr	r3, [pc, #84]	; (402470 <pmc_switch_mainck_to_fastrc+0x60>)
  40241c:	6a1a      	ldr	r2, [r3, #32]
  40241e:	4b15      	ldr	r3, [pc, #84]	; (402474 <pmc_switch_mainck_to_fastrc+0x64>)
  402420:	4313      	orrs	r3, r2
  402422:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402424:	bf00      	nop
  402426:	4b12      	ldr	r3, [pc, #72]	; (402470 <pmc_switch_mainck_to_fastrc+0x60>)
  402428:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40242a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40242e:	2b00      	cmp	r3, #0
  402430:	d0f9      	beq.n	402426 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402432:	490f      	ldr	r1, [pc, #60]	; (402470 <pmc_switch_mainck_to_fastrc+0x60>)
  402434:	4b0e      	ldr	r3, [pc, #56]	; (402470 <pmc_switch_mainck_to_fastrc+0x60>)
  402436:	6a1a      	ldr	r2, [r3, #32]
  402438:	4b0f      	ldr	r3, [pc, #60]	; (402478 <pmc_switch_mainck_to_fastrc+0x68>)
  40243a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40243c:	687a      	ldr	r2, [r7, #4]
  40243e:	4313      	orrs	r3, r2
  402440:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402444:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402446:	bf00      	nop
  402448:	4b09      	ldr	r3, [pc, #36]	; (402470 <pmc_switch_mainck_to_fastrc+0x60>)
  40244a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40244c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402450:	2b00      	cmp	r3, #0
  402452:	d0f9      	beq.n	402448 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402454:	4906      	ldr	r1, [pc, #24]	; (402470 <pmc_switch_mainck_to_fastrc+0x60>)
  402456:	4b06      	ldr	r3, [pc, #24]	; (402470 <pmc_switch_mainck_to_fastrc+0x60>)
  402458:	6a1a      	ldr	r2, [r3, #32]
  40245a:	4b08      	ldr	r3, [pc, #32]	; (40247c <pmc_switch_mainck_to_fastrc+0x6c>)
  40245c:	4013      	ands	r3, r2
  40245e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402462:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402464:	bf00      	nop
  402466:	370c      	adds	r7, #12
  402468:	46bd      	mov	sp, r7
  40246a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40246e:	4770      	bx	lr
  402470:	400e0600 	.word	0x400e0600
  402474:	00370008 	.word	0x00370008
  402478:	ffc8ff8f 	.word	0xffc8ff8f
  40247c:	fec8ffff 	.word	0xfec8ffff

00402480 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402480:	b480      	push	{r7}
  402482:	b083      	sub	sp, #12
  402484:	af00      	add	r7, sp, #0
  402486:	6078      	str	r0, [r7, #4]
  402488:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40248a:	687b      	ldr	r3, [r7, #4]
  40248c:	2b00      	cmp	r3, #0
  40248e:	d008      	beq.n	4024a2 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402490:	4913      	ldr	r1, [pc, #76]	; (4024e0 <pmc_switch_mainck_to_xtal+0x60>)
  402492:	4b13      	ldr	r3, [pc, #76]	; (4024e0 <pmc_switch_mainck_to_xtal+0x60>)
  402494:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402496:	4a13      	ldr	r2, [pc, #76]	; (4024e4 <pmc_switch_mainck_to_xtal+0x64>)
  402498:	401a      	ands	r2, r3
  40249a:	4b13      	ldr	r3, [pc, #76]	; (4024e8 <pmc_switch_mainck_to_xtal+0x68>)
  40249c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40249e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4024a0:	e018      	b.n	4024d4 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4024a2:	490f      	ldr	r1, [pc, #60]	; (4024e0 <pmc_switch_mainck_to_xtal+0x60>)
  4024a4:	4b0e      	ldr	r3, [pc, #56]	; (4024e0 <pmc_switch_mainck_to_xtal+0x60>)
  4024a6:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4024a8:	4b10      	ldr	r3, [pc, #64]	; (4024ec <pmc_switch_mainck_to_xtal+0x6c>)
  4024aa:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4024ac:	683a      	ldr	r2, [r7, #0]
  4024ae:	0212      	lsls	r2, r2, #8
  4024b0:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4024b2:	431a      	orrs	r2, r3
  4024b4:	4b0e      	ldr	r3, [pc, #56]	; (4024f0 <pmc_switch_mainck_to_xtal+0x70>)
  4024b6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4024b8:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4024ba:	bf00      	nop
  4024bc:	4b08      	ldr	r3, [pc, #32]	; (4024e0 <pmc_switch_mainck_to_xtal+0x60>)
  4024be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024c0:	f003 0301 	and.w	r3, r3, #1
  4024c4:	2b00      	cmp	r3, #0
  4024c6:	d0f9      	beq.n	4024bc <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4024c8:	4905      	ldr	r1, [pc, #20]	; (4024e0 <pmc_switch_mainck_to_xtal+0x60>)
  4024ca:	4b05      	ldr	r3, [pc, #20]	; (4024e0 <pmc_switch_mainck_to_xtal+0x60>)
  4024cc:	6a1a      	ldr	r2, [r3, #32]
  4024ce:	4b09      	ldr	r3, [pc, #36]	; (4024f4 <pmc_switch_mainck_to_xtal+0x74>)
  4024d0:	4313      	orrs	r3, r2
  4024d2:	620b      	str	r3, [r1, #32]
}
  4024d4:	bf00      	nop
  4024d6:	370c      	adds	r7, #12
  4024d8:	46bd      	mov	sp, r7
  4024da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024de:	4770      	bx	lr
  4024e0:	400e0600 	.word	0x400e0600
  4024e4:	fec8fffc 	.word	0xfec8fffc
  4024e8:	01370002 	.word	0x01370002
  4024ec:	ffc8fffc 	.word	0xffc8fffc
  4024f0:	00370001 	.word	0x00370001
  4024f4:	01370000 	.word	0x01370000

004024f8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4024f8:	b480      	push	{r7}
  4024fa:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4024fc:	4b04      	ldr	r3, [pc, #16]	; (402510 <pmc_osc_is_ready_mainck+0x18>)
  4024fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402504:	4618      	mov	r0, r3
  402506:	46bd      	mov	sp, r7
  402508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40250c:	4770      	bx	lr
  40250e:	bf00      	nop
  402510:	400e0600 	.word	0x400e0600

00402514 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402514:	b480      	push	{r7}
  402516:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402518:	4b04      	ldr	r3, [pc, #16]	; (40252c <pmc_disable_pllack+0x18>)
  40251a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40251e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402520:	bf00      	nop
  402522:	46bd      	mov	sp, r7
  402524:	f85d 7b04 	ldr.w	r7, [sp], #4
  402528:	4770      	bx	lr
  40252a:	bf00      	nop
  40252c:	400e0600 	.word	0x400e0600

00402530 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402530:	b480      	push	{r7}
  402532:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402534:	4b04      	ldr	r3, [pc, #16]	; (402548 <pmc_is_locked_pllack+0x18>)
  402536:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402538:	f003 0302 	and.w	r3, r3, #2
}
  40253c:	4618      	mov	r0, r3
  40253e:	46bd      	mov	sp, r7
  402540:	f85d 7b04 	ldr.w	r7, [sp], #4
  402544:	4770      	bx	lr
  402546:	bf00      	nop
  402548:	400e0600 	.word	0x400e0600

0040254c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  40254c:	b480      	push	{r7}
  40254e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402550:	4b04      	ldr	r3, [pc, #16]	; (402564 <pmc_is_locked_upll+0x18>)
  402552:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402554:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402558:	4618      	mov	r0, r3
  40255a:	46bd      	mov	sp, r7
  40255c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402560:	4770      	bx	lr
  402562:	bf00      	nop
  402564:	400e0600 	.word	0x400e0600

00402568 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402568:	b480      	push	{r7}
  40256a:	b083      	sub	sp, #12
  40256c:	af00      	add	r7, sp, #0
  40256e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402570:	687b      	ldr	r3, [r7, #4]
  402572:	2b3f      	cmp	r3, #63	; 0x3f
  402574:	d901      	bls.n	40257a <pmc_enable_periph_clk+0x12>
		return 1;
  402576:	2301      	movs	r3, #1
  402578:	e02f      	b.n	4025da <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40257a:	687b      	ldr	r3, [r7, #4]
  40257c:	2b1f      	cmp	r3, #31
  40257e:	d813      	bhi.n	4025a8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402580:	4b19      	ldr	r3, [pc, #100]	; (4025e8 <pmc_enable_periph_clk+0x80>)
  402582:	699a      	ldr	r2, [r3, #24]
  402584:	2101      	movs	r1, #1
  402586:	687b      	ldr	r3, [r7, #4]
  402588:	fa01 f303 	lsl.w	r3, r1, r3
  40258c:	401a      	ands	r2, r3
  40258e:	2101      	movs	r1, #1
  402590:	687b      	ldr	r3, [r7, #4]
  402592:	fa01 f303 	lsl.w	r3, r1, r3
  402596:	429a      	cmp	r2, r3
  402598:	d01e      	beq.n	4025d8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40259a:	4a13      	ldr	r2, [pc, #76]	; (4025e8 <pmc_enable_periph_clk+0x80>)
  40259c:	2101      	movs	r1, #1
  40259e:	687b      	ldr	r3, [r7, #4]
  4025a0:	fa01 f303 	lsl.w	r3, r1, r3
  4025a4:	6113      	str	r3, [r2, #16]
  4025a6:	e017      	b.n	4025d8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4025a8:	687b      	ldr	r3, [r7, #4]
  4025aa:	3b20      	subs	r3, #32
  4025ac:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4025ae:	4b0e      	ldr	r3, [pc, #56]	; (4025e8 <pmc_enable_periph_clk+0x80>)
  4025b0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4025b4:	2101      	movs	r1, #1
  4025b6:	687b      	ldr	r3, [r7, #4]
  4025b8:	fa01 f303 	lsl.w	r3, r1, r3
  4025bc:	401a      	ands	r2, r3
  4025be:	2101      	movs	r1, #1
  4025c0:	687b      	ldr	r3, [r7, #4]
  4025c2:	fa01 f303 	lsl.w	r3, r1, r3
  4025c6:	429a      	cmp	r2, r3
  4025c8:	d006      	beq.n	4025d8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4025ca:	4a07      	ldr	r2, [pc, #28]	; (4025e8 <pmc_enable_periph_clk+0x80>)
  4025cc:	2101      	movs	r1, #1
  4025ce:	687b      	ldr	r3, [r7, #4]
  4025d0:	fa01 f303 	lsl.w	r3, r1, r3
  4025d4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4025d8:	2300      	movs	r3, #0
}
  4025da:	4618      	mov	r0, r3
  4025dc:	370c      	adds	r7, #12
  4025de:	46bd      	mov	sp, r7
  4025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e4:	4770      	bx	lr
  4025e6:	bf00      	nop
  4025e8:	400e0600 	.word	0x400e0600

004025ec <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4025ec:	b480      	push	{r7}
  4025ee:	b085      	sub	sp, #20
  4025f0:	af00      	add	r7, sp, #0
  4025f2:	6078      	str	r0, [r7, #4]
  4025f4:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4025f6:	2300      	movs	r3, #0
  4025f8:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4025fa:	687b      	ldr	r3, [r7, #4]
  4025fc:	22ac      	movs	r2, #172	; 0xac
  4025fe:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  402600:	683b      	ldr	r3, [r7, #0]
  402602:	681a      	ldr	r2, [r3, #0]
  402604:	683b      	ldr	r3, [r7, #0]
  402606:	685b      	ldr	r3, [r3, #4]
  402608:	fbb2 f3f3 	udiv	r3, r2, r3
  40260c:	091b      	lsrs	r3, r3, #4
  40260e:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  402610:	68fb      	ldr	r3, [r7, #12]
  402612:	2b00      	cmp	r3, #0
  402614:	d003      	beq.n	40261e <uart_init+0x32>
  402616:	68fb      	ldr	r3, [r7, #12]
  402618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40261c:	d301      	bcc.n	402622 <uart_init+0x36>
		return 1;
  40261e:	2301      	movs	r3, #1
  402620:	e00a      	b.n	402638 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  402622:	687b      	ldr	r3, [r7, #4]
  402624:	68fa      	ldr	r2, [r7, #12]
  402626:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  402628:	683b      	ldr	r3, [r7, #0]
  40262a:	689a      	ldr	r2, [r3, #8]
  40262c:	687b      	ldr	r3, [r7, #4]
  40262e:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  402630:	687b      	ldr	r3, [r7, #4]
  402632:	2250      	movs	r2, #80	; 0x50
  402634:	601a      	str	r2, [r3, #0]

	return 0;
  402636:	2300      	movs	r3, #0
}
  402638:	4618      	mov	r0, r3
  40263a:	3714      	adds	r7, #20
  40263c:	46bd      	mov	sp, r7
  40263e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402642:	4770      	bx	lr

00402644 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  402644:	b480      	push	{r7}
  402646:	b083      	sub	sp, #12
  402648:	af00      	add	r7, sp, #0
  40264a:	6078      	str	r0, [r7, #4]
  40264c:	460b      	mov	r3, r1
  40264e:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  402650:	687b      	ldr	r3, [r7, #4]
  402652:	695b      	ldr	r3, [r3, #20]
  402654:	f003 0302 	and.w	r3, r3, #2
  402658:	2b00      	cmp	r3, #0
  40265a:	d101      	bne.n	402660 <uart_write+0x1c>
		return 1;
  40265c:	2301      	movs	r3, #1
  40265e:	e003      	b.n	402668 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  402660:	78fa      	ldrb	r2, [r7, #3]
  402662:	687b      	ldr	r3, [r7, #4]
  402664:	61da      	str	r2, [r3, #28]
	return 0;
  402666:	2300      	movs	r3, #0
}
  402668:	4618      	mov	r0, r3
  40266a:	370c      	adds	r7, #12
  40266c:	46bd      	mov	sp, r7
  40266e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402672:	4770      	bx	lr

00402674 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  402674:	b480      	push	{r7}
  402676:	b083      	sub	sp, #12
  402678:	af00      	add	r7, sp, #0
  40267a:	6078      	str	r0, [r7, #4]
  40267c:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40267e:	687b      	ldr	r3, [r7, #4]
  402680:	695b      	ldr	r3, [r3, #20]
  402682:	f003 0301 	and.w	r3, r3, #1
  402686:	2b00      	cmp	r3, #0
  402688:	d101      	bne.n	40268e <uart_read+0x1a>
		return 1;
  40268a:	2301      	movs	r3, #1
  40268c:	e005      	b.n	40269a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40268e:	687b      	ldr	r3, [r7, #4]
  402690:	699b      	ldr	r3, [r3, #24]
  402692:	b2da      	uxtb	r2, r3
  402694:	683b      	ldr	r3, [r7, #0]
  402696:	701a      	strb	r2, [r3, #0]
	return 0;
  402698:	2300      	movs	r3, #0
}
  40269a:	4618      	mov	r0, r3
  40269c:	370c      	adds	r7, #12
  40269e:	46bd      	mov	sp, r7
  4026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026a4:	4770      	bx	lr

004026a6 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4026a6:	b480      	push	{r7}
  4026a8:	b089      	sub	sp, #36	; 0x24
  4026aa:	af00      	add	r7, sp, #0
  4026ac:	60f8      	str	r0, [r7, #12]
  4026ae:	60b9      	str	r1, [r7, #8]
  4026b0:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4026b2:	68bb      	ldr	r3, [r7, #8]
  4026b4:	011a      	lsls	r2, r3, #4
  4026b6:	687b      	ldr	r3, [r7, #4]
  4026b8:	429a      	cmp	r2, r3
  4026ba:	d802      	bhi.n	4026c2 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4026bc:	2310      	movs	r3, #16
  4026be:	61fb      	str	r3, [r7, #28]
  4026c0:	e001      	b.n	4026c6 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4026c2:	2308      	movs	r3, #8
  4026c4:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4026c6:	687b      	ldr	r3, [r7, #4]
  4026c8:	00da      	lsls	r2, r3, #3
  4026ca:	69fb      	ldr	r3, [r7, #28]
  4026cc:	68b9      	ldr	r1, [r7, #8]
  4026ce:	fb01 f303 	mul.w	r3, r1, r3
  4026d2:	085b      	lsrs	r3, r3, #1
  4026d4:	441a      	add	r2, r3
  4026d6:	69fb      	ldr	r3, [r7, #28]
  4026d8:	68b9      	ldr	r1, [r7, #8]
  4026da:	fb01 f303 	mul.w	r3, r1, r3
  4026de:	fbb2 f3f3 	udiv	r3, r2, r3
  4026e2:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4026e4:	69bb      	ldr	r3, [r7, #24]
  4026e6:	08db      	lsrs	r3, r3, #3
  4026e8:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4026ea:	69bb      	ldr	r3, [r7, #24]
  4026ec:	f003 0307 	and.w	r3, r3, #7
  4026f0:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4026f2:	697b      	ldr	r3, [r7, #20]
  4026f4:	2b00      	cmp	r3, #0
  4026f6:	d003      	beq.n	402700 <usart_set_async_baudrate+0x5a>
  4026f8:	697b      	ldr	r3, [r7, #20]
  4026fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4026fe:	d301      	bcc.n	402704 <usart_set_async_baudrate+0x5e>
		return 1;
  402700:	2301      	movs	r3, #1
  402702:	e00f      	b.n	402724 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  402704:	69fb      	ldr	r3, [r7, #28]
  402706:	2b08      	cmp	r3, #8
  402708:	d105      	bne.n	402716 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  40270a:	68fb      	ldr	r3, [r7, #12]
  40270c:	685b      	ldr	r3, [r3, #4]
  40270e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  402712:	68fb      	ldr	r3, [r7, #12]
  402714:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  402716:	693b      	ldr	r3, [r7, #16]
  402718:	041a      	lsls	r2, r3, #16
  40271a:	697b      	ldr	r3, [r7, #20]
  40271c:	431a      	orrs	r2, r3
  40271e:	68fb      	ldr	r3, [r7, #12]
  402720:	621a      	str	r2, [r3, #32]

	return 0;
  402722:	2300      	movs	r3, #0
}
  402724:	4618      	mov	r0, r3
  402726:	3724      	adds	r7, #36	; 0x24
  402728:	46bd      	mov	sp, r7
  40272a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40272e:	4770      	bx	lr

00402730 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  402730:	b580      	push	{r7, lr}
  402732:	b082      	sub	sp, #8
  402734:	af00      	add	r7, sp, #0
  402736:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  402738:	6878      	ldr	r0, [r7, #4]
  40273a:	4b0d      	ldr	r3, [pc, #52]	; (402770 <usart_reset+0x40>)
  40273c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40273e:	687b      	ldr	r3, [r7, #4]
  402740:	2200      	movs	r2, #0
  402742:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  402744:	687b      	ldr	r3, [r7, #4]
  402746:	2200      	movs	r2, #0
  402748:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40274a:	687b      	ldr	r3, [r7, #4]
  40274c:	2200      	movs	r2, #0
  40274e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  402750:	6878      	ldr	r0, [r7, #4]
  402752:	4b08      	ldr	r3, [pc, #32]	; (402774 <usart_reset+0x44>)
  402754:	4798      	blx	r3
	usart_reset_rx(p_usart);
  402756:	6878      	ldr	r0, [r7, #4]
  402758:	4b07      	ldr	r3, [pc, #28]	; (402778 <usart_reset+0x48>)
  40275a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40275c:	6878      	ldr	r0, [r7, #4]
  40275e:	4b07      	ldr	r3, [pc, #28]	; (40277c <usart_reset+0x4c>)
  402760:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  402762:	6878      	ldr	r0, [r7, #4]
  402764:	4b06      	ldr	r3, [pc, #24]	; (402780 <usart_reset+0x50>)
  402766:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  402768:	bf00      	nop
  40276a:	3708      	adds	r7, #8
  40276c:	46bd      	mov	sp, r7
  40276e:	bd80      	pop	{r7, pc}
  402770:	00402911 	.word	0x00402911
  402774:	00402823 	.word	0x00402823
  402778:	00402857 	.word	0x00402857
  40277c:	00402871 	.word	0x00402871
  402780:	0040288d 	.word	0x0040288d

00402784 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  402784:	b580      	push	{r7, lr}
  402786:	b084      	sub	sp, #16
  402788:	af00      	add	r7, sp, #0
  40278a:	60f8      	str	r0, [r7, #12]
  40278c:	60b9      	str	r1, [r7, #8]
  40278e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402790:	68f8      	ldr	r0, [r7, #12]
  402792:	4b1a      	ldr	r3, [pc, #104]	; (4027fc <usart_init_rs232+0x78>)
  402794:	4798      	blx	r3

	ul_reg_val = 0;
  402796:	4b1a      	ldr	r3, [pc, #104]	; (402800 <usart_init_rs232+0x7c>)
  402798:	2200      	movs	r2, #0
  40279a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40279c:	68bb      	ldr	r3, [r7, #8]
  40279e:	2b00      	cmp	r3, #0
  4027a0:	d009      	beq.n	4027b6 <usart_init_rs232+0x32>
  4027a2:	68bb      	ldr	r3, [r7, #8]
  4027a4:	681b      	ldr	r3, [r3, #0]
  4027a6:	687a      	ldr	r2, [r7, #4]
  4027a8:	4619      	mov	r1, r3
  4027aa:	68f8      	ldr	r0, [r7, #12]
  4027ac:	4b15      	ldr	r3, [pc, #84]	; (402804 <usart_init_rs232+0x80>)
  4027ae:	4798      	blx	r3
  4027b0:	4603      	mov	r3, r0
  4027b2:	2b00      	cmp	r3, #0
  4027b4:	d001      	beq.n	4027ba <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4027b6:	2301      	movs	r3, #1
  4027b8:	e01b      	b.n	4027f2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4027ba:	68bb      	ldr	r3, [r7, #8]
  4027bc:	685a      	ldr	r2, [r3, #4]
  4027be:	68bb      	ldr	r3, [r7, #8]
  4027c0:	689b      	ldr	r3, [r3, #8]
  4027c2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4027c4:	68bb      	ldr	r3, [r7, #8]
  4027c6:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4027c8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4027ca:	68bb      	ldr	r3, [r7, #8]
  4027cc:	68db      	ldr	r3, [r3, #12]
  4027ce:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4027d0:	4b0b      	ldr	r3, [pc, #44]	; (402800 <usart_init_rs232+0x7c>)
  4027d2:	681b      	ldr	r3, [r3, #0]
  4027d4:	4313      	orrs	r3, r2
  4027d6:	4a0a      	ldr	r2, [pc, #40]	; (402800 <usart_init_rs232+0x7c>)
  4027d8:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4027da:	4b09      	ldr	r3, [pc, #36]	; (402800 <usart_init_rs232+0x7c>)
  4027dc:	681b      	ldr	r3, [r3, #0]
  4027de:	4a08      	ldr	r2, [pc, #32]	; (402800 <usart_init_rs232+0x7c>)
  4027e0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  4027e2:	68fb      	ldr	r3, [r7, #12]
  4027e4:	685a      	ldr	r2, [r3, #4]
  4027e6:	4b06      	ldr	r3, [pc, #24]	; (402800 <usart_init_rs232+0x7c>)
  4027e8:	681b      	ldr	r3, [r3, #0]
  4027ea:	431a      	orrs	r2, r3
  4027ec:	68fb      	ldr	r3, [r7, #12]
  4027ee:	605a      	str	r2, [r3, #4]

	return 0;
  4027f0:	2300      	movs	r3, #0
}
  4027f2:	4618      	mov	r0, r3
  4027f4:	3710      	adds	r7, #16
  4027f6:	46bd      	mov	sp, r7
  4027f8:	bd80      	pop	{r7, pc}
  4027fa:	bf00      	nop
  4027fc:	00402731 	.word	0x00402731
  402800:	204066b8 	.word	0x204066b8
  402804:	004026a7 	.word	0x004026a7

00402808 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  402808:	b480      	push	{r7}
  40280a:	b083      	sub	sp, #12
  40280c:	af00      	add	r7, sp, #0
  40280e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  402810:	687b      	ldr	r3, [r7, #4]
  402812:	2240      	movs	r2, #64	; 0x40
  402814:	601a      	str	r2, [r3, #0]
}
  402816:	bf00      	nop
  402818:	370c      	adds	r7, #12
  40281a:	46bd      	mov	sp, r7
  40281c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402820:	4770      	bx	lr

00402822 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  402822:	b480      	push	{r7}
  402824:	b083      	sub	sp, #12
  402826:	af00      	add	r7, sp, #0
  402828:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40282a:	687b      	ldr	r3, [r7, #4]
  40282c:	2288      	movs	r2, #136	; 0x88
  40282e:	601a      	str	r2, [r3, #0]
}
  402830:	bf00      	nop
  402832:	370c      	adds	r7, #12
  402834:	46bd      	mov	sp, r7
  402836:	f85d 7b04 	ldr.w	r7, [sp], #4
  40283a:	4770      	bx	lr

0040283c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40283c:	b480      	push	{r7}
  40283e:	b083      	sub	sp, #12
  402840:	af00      	add	r7, sp, #0
  402842:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  402844:	687b      	ldr	r3, [r7, #4]
  402846:	2210      	movs	r2, #16
  402848:	601a      	str	r2, [r3, #0]
}
  40284a:	bf00      	nop
  40284c:	370c      	adds	r7, #12
  40284e:	46bd      	mov	sp, r7
  402850:	f85d 7b04 	ldr.w	r7, [sp], #4
  402854:	4770      	bx	lr

00402856 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  402856:	b480      	push	{r7}
  402858:	b083      	sub	sp, #12
  40285a:	af00      	add	r7, sp, #0
  40285c:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40285e:	687b      	ldr	r3, [r7, #4]
  402860:	2224      	movs	r2, #36	; 0x24
  402862:	601a      	str	r2, [r3, #0]
}
  402864:	bf00      	nop
  402866:	370c      	adds	r7, #12
  402868:	46bd      	mov	sp, r7
  40286a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40286e:	4770      	bx	lr

00402870 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  402870:	b480      	push	{r7}
  402872:	b083      	sub	sp, #12
  402874:	af00      	add	r7, sp, #0
  402876:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  402878:	687b      	ldr	r3, [r7, #4]
  40287a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40287e:	601a      	str	r2, [r3, #0]
}
  402880:	bf00      	nop
  402882:	370c      	adds	r7, #12
  402884:	46bd      	mov	sp, r7
  402886:	f85d 7b04 	ldr.w	r7, [sp], #4
  40288a:	4770      	bx	lr

0040288c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40288c:	b480      	push	{r7}
  40288e:	b083      	sub	sp, #12
  402890:	af00      	add	r7, sp, #0
  402892:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  402894:	687b      	ldr	r3, [r7, #4]
  402896:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40289a:	601a      	str	r2, [r3, #0]
}
  40289c:	bf00      	nop
  40289e:	370c      	adds	r7, #12
  4028a0:	46bd      	mov	sp, r7
  4028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028a6:	4770      	bx	lr

004028a8 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4028a8:	b480      	push	{r7}
  4028aa:	b083      	sub	sp, #12
  4028ac:	af00      	add	r7, sp, #0
  4028ae:	6078      	str	r0, [r7, #4]
  4028b0:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4028b2:	687b      	ldr	r3, [r7, #4]
  4028b4:	695b      	ldr	r3, [r3, #20]
  4028b6:	f003 0302 	and.w	r3, r3, #2
  4028ba:	2b00      	cmp	r3, #0
  4028bc:	d101      	bne.n	4028c2 <usart_write+0x1a>
		return 1;
  4028be:	2301      	movs	r3, #1
  4028c0:	e005      	b.n	4028ce <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4028c2:	683b      	ldr	r3, [r7, #0]
  4028c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4028c8:	687b      	ldr	r3, [r7, #4]
  4028ca:	61da      	str	r2, [r3, #28]
	return 0;
  4028cc:	2300      	movs	r3, #0
}
  4028ce:	4618      	mov	r0, r3
  4028d0:	370c      	adds	r7, #12
  4028d2:	46bd      	mov	sp, r7
  4028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028d8:	4770      	bx	lr

004028da <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4028da:	b480      	push	{r7}
  4028dc:	b083      	sub	sp, #12
  4028de:	af00      	add	r7, sp, #0
  4028e0:	6078      	str	r0, [r7, #4]
  4028e2:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4028e4:	687b      	ldr	r3, [r7, #4]
  4028e6:	695b      	ldr	r3, [r3, #20]
  4028e8:	f003 0301 	and.w	r3, r3, #1
  4028ec:	2b00      	cmp	r3, #0
  4028ee:	d101      	bne.n	4028f4 <usart_read+0x1a>
		return 1;
  4028f0:	2301      	movs	r3, #1
  4028f2:	e006      	b.n	402902 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4028f4:	687b      	ldr	r3, [r7, #4]
  4028f6:	699b      	ldr	r3, [r3, #24]
  4028f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4028fc:	683b      	ldr	r3, [r7, #0]
  4028fe:	601a      	str	r2, [r3, #0]

	return 0;
  402900:	2300      	movs	r3, #0
}
  402902:	4618      	mov	r0, r3
  402904:	370c      	adds	r7, #12
  402906:	46bd      	mov	sp, r7
  402908:	f85d 7b04 	ldr.w	r7, [sp], #4
  40290c:	4770      	bx	lr
	...

00402910 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402910:	b480      	push	{r7}
  402912:	b083      	sub	sp, #12
  402914:	af00      	add	r7, sp, #0
  402916:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402918:	687b      	ldr	r3, [r7, #4]
  40291a:	4a04      	ldr	r2, [pc, #16]	; (40292c <usart_disable_writeprotect+0x1c>)
  40291c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402920:	bf00      	nop
  402922:	370c      	adds	r7, #12
  402924:	46bd      	mov	sp, r7
  402926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40292a:	4770      	bx	lr
  40292c:	55534100 	.word	0x55534100

00402930 <cpu_irq_save>:
{
  402930:	b480      	push	{r7}
  402932:	b083      	sub	sp, #12
  402934:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402936:	f3ef 8310 	mrs	r3, PRIMASK
  40293a:	607b      	str	r3, [r7, #4]
  return(result);
  40293c:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40293e:	2b00      	cmp	r3, #0
  402940:	bf0c      	ite	eq
  402942:	2301      	moveq	r3, #1
  402944:	2300      	movne	r3, #0
  402946:	b2db      	uxtb	r3, r3
  402948:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40294a:	b672      	cpsid	i
  40294c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402950:	4b04      	ldr	r3, [pc, #16]	; (402964 <cpu_irq_save+0x34>)
  402952:	2200      	movs	r2, #0
  402954:	701a      	strb	r2, [r3, #0]
	return flags;
  402956:	683b      	ldr	r3, [r7, #0]
}
  402958:	4618      	mov	r0, r3
  40295a:	370c      	adds	r7, #12
  40295c:	46bd      	mov	sp, r7
  40295e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402962:	4770      	bx	lr
  402964:	2040001c 	.word	0x2040001c

00402968 <cpu_irq_is_enabled_flags>:
{
  402968:	b480      	push	{r7}
  40296a:	b083      	sub	sp, #12
  40296c:	af00      	add	r7, sp, #0
  40296e:	6078      	str	r0, [r7, #4]
	return (flags);
  402970:	687b      	ldr	r3, [r7, #4]
  402972:	2b00      	cmp	r3, #0
  402974:	bf14      	ite	ne
  402976:	2301      	movne	r3, #1
  402978:	2300      	moveq	r3, #0
  40297a:	b2db      	uxtb	r3, r3
}
  40297c:	4618      	mov	r0, r3
  40297e:	370c      	adds	r7, #12
  402980:	46bd      	mov	sp, r7
  402982:	f85d 7b04 	ldr.w	r7, [sp], #4
  402986:	4770      	bx	lr

00402988 <cpu_irq_restore>:
{
  402988:	b580      	push	{r7, lr}
  40298a:	b082      	sub	sp, #8
  40298c:	af00      	add	r7, sp, #0
  40298e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402990:	6878      	ldr	r0, [r7, #4]
  402992:	4b07      	ldr	r3, [pc, #28]	; (4029b0 <cpu_irq_restore+0x28>)
  402994:	4798      	blx	r3
  402996:	4603      	mov	r3, r0
  402998:	2b00      	cmp	r3, #0
  40299a:	d005      	beq.n	4029a8 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40299c:	4b05      	ldr	r3, [pc, #20]	; (4029b4 <cpu_irq_restore+0x2c>)
  40299e:	2201      	movs	r2, #1
  4029a0:	701a      	strb	r2, [r3, #0]
  4029a2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4029a6:	b662      	cpsie	i
}
  4029a8:	bf00      	nop
  4029aa:	3708      	adds	r7, #8
  4029ac:	46bd      	mov	sp, r7
  4029ae:	bd80      	pop	{r7, pc}
  4029b0:	00402969 	.word	0x00402969
  4029b4:	2040001c 	.word	0x2040001c

004029b8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4029b8:	b580      	push	{r7, lr}
  4029ba:	b084      	sub	sp, #16
  4029bc:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4029be:	4b1e      	ldr	r3, [pc, #120]	; (402a38 <Reset_Handler+0x80>)
  4029c0:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4029c2:	4b1e      	ldr	r3, [pc, #120]	; (402a3c <Reset_Handler+0x84>)
  4029c4:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4029c6:	68fa      	ldr	r2, [r7, #12]
  4029c8:	68bb      	ldr	r3, [r7, #8]
  4029ca:	429a      	cmp	r2, r3
  4029cc:	d00c      	beq.n	4029e8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4029ce:	e007      	b.n	4029e0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4029d0:	68bb      	ldr	r3, [r7, #8]
  4029d2:	1d1a      	adds	r2, r3, #4
  4029d4:	60ba      	str	r2, [r7, #8]
  4029d6:	68fa      	ldr	r2, [r7, #12]
  4029d8:	1d11      	adds	r1, r2, #4
  4029da:	60f9      	str	r1, [r7, #12]
  4029dc:	6812      	ldr	r2, [r2, #0]
  4029de:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4029e0:	68bb      	ldr	r3, [r7, #8]
  4029e2:	4a17      	ldr	r2, [pc, #92]	; (402a40 <Reset_Handler+0x88>)
  4029e4:	4293      	cmp	r3, r2
  4029e6:	d3f3      	bcc.n	4029d0 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4029e8:	4b16      	ldr	r3, [pc, #88]	; (402a44 <Reset_Handler+0x8c>)
  4029ea:	60bb      	str	r3, [r7, #8]
  4029ec:	e004      	b.n	4029f8 <Reset_Handler+0x40>
                *pDest++ = 0;
  4029ee:	68bb      	ldr	r3, [r7, #8]
  4029f0:	1d1a      	adds	r2, r3, #4
  4029f2:	60ba      	str	r2, [r7, #8]
  4029f4:	2200      	movs	r2, #0
  4029f6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4029f8:	68bb      	ldr	r3, [r7, #8]
  4029fa:	4a13      	ldr	r2, [pc, #76]	; (402a48 <Reset_Handler+0x90>)
  4029fc:	4293      	cmp	r3, r2
  4029fe:	d3f6      	bcc.n	4029ee <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402a00:	4b12      	ldr	r3, [pc, #72]	; (402a4c <Reset_Handler+0x94>)
  402a02:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402a04:	4a12      	ldr	r2, [pc, #72]	; (402a50 <Reset_Handler+0x98>)
  402a06:	68fb      	ldr	r3, [r7, #12]
  402a08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402a0c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402a0e:	4b11      	ldr	r3, [pc, #68]	; (402a54 <Reset_Handler+0x9c>)
  402a10:	4798      	blx	r3
  402a12:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402a14:	4a10      	ldr	r2, [pc, #64]	; (402a58 <Reset_Handler+0xa0>)
  402a16:	4b10      	ldr	r3, [pc, #64]	; (402a58 <Reset_Handler+0xa0>)
  402a18:	681b      	ldr	r3, [r3, #0]
  402a1a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402a1e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402a20:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402a24:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402a28:	6878      	ldr	r0, [r7, #4]
  402a2a:	4b0c      	ldr	r3, [pc, #48]	; (402a5c <Reset_Handler+0xa4>)
  402a2c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402a2e:	4b0c      	ldr	r3, [pc, #48]	; (402a60 <Reset_Handler+0xa8>)
  402a30:	4798      	blx	r3

        /* Branch to main function */
        main();
  402a32:	4b0c      	ldr	r3, [pc, #48]	; (402a64 <Reset_Handler+0xac>)
  402a34:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402a36:	e7fe      	b.n	402a36 <Reset_Handler+0x7e>
  402a38:	00404ac8 	.word	0x00404ac8
  402a3c:	20400000 	.word	0x20400000
  402a40:	20400864 	.word	0x20400864
  402a44:	20400864 	.word	0x20400864
  402a48:	204067b0 	.word	0x204067b0
  402a4c:	00400000 	.word	0x00400000
  402a50:	e000ed00 	.word	0xe000ed00
  402a54:	00402931 	.word	0x00402931
  402a58:	e000ed88 	.word	0xe000ed88
  402a5c:	00402989 	.word	0x00402989
  402a60:	00402d49 	.word	0x00402d49
  402a64:	00400ccd 	.word	0x00400ccd

00402a68 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402a68:	b480      	push	{r7}
  402a6a:	af00      	add	r7, sp, #0
        while (1) {
  402a6c:	e7fe      	b.n	402a6c <Dummy_Handler+0x4>
	...

00402a70 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402a70:	b480      	push	{r7}
  402a72:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402a74:	4b52      	ldr	r3, [pc, #328]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a78:	f003 0303 	and.w	r3, r3, #3
  402a7c:	2b01      	cmp	r3, #1
  402a7e:	d014      	beq.n	402aaa <SystemCoreClockUpdate+0x3a>
  402a80:	2b01      	cmp	r3, #1
  402a82:	d302      	bcc.n	402a8a <SystemCoreClockUpdate+0x1a>
  402a84:	2b02      	cmp	r3, #2
  402a86:	d038      	beq.n	402afa <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402a88:	e07a      	b.n	402b80 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402a8a:	4b4e      	ldr	r3, [pc, #312]	; (402bc4 <SystemCoreClockUpdate+0x154>)
  402a8c:	695b      	ldr	r3, [r3, #20]
  402a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402a92:	2b00      	cmp	r3, #0
  402a94:	d004      	beq.n	402aa0 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402a96:	4b4c      	ldr	r3, [pc, #304]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402a98:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402a9c:	601a      	str	r2, [r3, #0]
    break;
  402a9e:	e06f      	b.n	402b80 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402aa0:	4b49      	ldr	r3, [pc, #292]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402aa2:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402aa6:	601a      	str	r2, [r3, #0]
    break;
  402aa8:	e06a      	b.n	402b80 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402aaa:	4b45      	ldr	r3, [pc, #276]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402aac:	6a1b      	ldr	r3, [r3, #32]
  402aae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402ab2:	2b00      	cmp	r3, #0
  402ab4:	d003      	beq.n	402abe <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402ab6:	4b44      	ldr	r3, [pc, #272]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402ab8:	4a44      	ldr	r2, [pc, #272]	; (402bcc <SystemCoreClockUpdate+0x15c>)
  402aba:	601a      	str	r2, [r3, #0]
    break;
  402abc:	e060      	b.n	402b80 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402abe:	4b42      	ldr	r3, [pc, #264]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402ac0:	4a43      	ldr	r2, [pc, #268]	; (402bd0 <SystemCoreClockUpdate+0x160>)
  402ac2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402ac4:	4b3e      	ldr	r3, [pc, #248]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402ac6:	6a1b      	ldr	r3, [r3, #32]
  402ac8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402acc:	2b10      	cmp	r3, #16
  402ace:	d004      	beq.n	402ada <SystemCoreClockUpdate+0x6a>
  402ad0:	2b20      	cmp	r3, #32
  402ad2:	d008      	beq.n	402ae6 <SystemCoreClockUpdate+0x76>
  402ad4:	2b00      	cmp	r3, #0
  402ad6:	d00e      	beq.n	402af6 <SystemCoreClockUpdate+0x86>
          break;
  402ad8:	e00e      	b.n	402af8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402ada:	4b3b      	ldr	r3, [pc, #236]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402adc:	681b      	ldr	r3, [r3, #0]
  402ade:	005b      	lsls	r3, r3, #1
  402ae0:	4a39      	ldr	r2, [pc, #228]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402ae2:	6013      	str	r3, [r2, #0]
          break;
  402ae4:	e008      	b.n	402af8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402ae6:	4b38      	ldr	r3, [pc, #224]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402ae8:	681a      	ldr	r2, [r3, #0]
  402aea:	4613      	mov	r3, r2
  402aec:	005b      	lsls	r3, r3, #1
  402aee:	4413      	add	r3, r2
  402af0:	4a35      	ldr	r2, [pc, #212]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402af2:	6013      	str	r3, [r2, #0]
          break;
  402af4:	e000      	b.n	402af8 <SystemCoreClockUpdate+0x88>
          break;
  402af6:	bf00      	nop
    break;
  402af8:	e042      	b.n	402b80 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402afa:	4b31      	ldr	r3, [pc, #196]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402afc:	6a1b      	ldr	r3, [r3, #32]
  402afe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402b02:	2b00      	cmp	r3, #0
  402b04:	d003      	beq.n	402b0e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402b06:	4b30      	ldr	r3, [pc, #192]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b08:	4a30      	ldr	r2, [pc, #192]	; (402bcc <SystemCoreClockUpdate+0x15c>)
  402b0a:	601a      	str	r2, [r3, #0]
  402b0c:	e01c      	b.n	402b48 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402b0e:	4b2e      	ldr	r3, [pc, #184]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b10:	4a2f      	ldr	r2, [pc, #188]	; (402bd0 <SystemCoreClockUpdate+0x160>)
  402b12:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402b14:	4b2a      	ldr	r3, [pc, #168]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402b16:	6a1b      	ldr	r3, [r3, #32]
  402b18:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402b1c:	2b10      	cmp	r3, #16
  402b1e:	d004      	beq.n	402b2a <SystemCoreClockUpdate+0xba>
  402b20:	2b20      	cmp	r3, #32
  402b22:	d008      	beq.n	402b36 <SystemCoreClockUpdate+0xc6>
  402b24:	2b00      	cmp	r3, #0
  402b26:	d00e      	beq.n	402b46 <SystemCoreClockUpdate+0xd6>
          break;
  402b28:	e00e      	b.n	402b48 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402b2a:	4b27      	ldr	r3, [pc, #156]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b2c:	681b      	ldr	r3, [r3, #0]
  402b2e:	005b      	lsls	r3, r3, #1
  402b30:	4a25      	ldr	r2, [pc, #148]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b32:	6013      	str	r3, [r2, #0]
          break;
  402b34:	e008      	b.n	402b48 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402b36:	4b24      	ldr	r3, [pc, #144]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b38:	681a      	ldr	r2, [r3, #0]
  402b3a:	4613      	mov	r3, r2
  402b3c:	005b      	lsls	r3, r3, #1
  402b3e:	4413      	add	r3, r2
  402b40:	4a21      	ldr	r2, [pc, #132]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b42:	6013      	str	r3, [r2, #0]
          break;
  402b44:	e000      	b.n	402b48 <SystemCoreClockUpdate+0xd8>
          break;
  402b46:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402b48:	4b1d      	ldr	r3, [pc, #116]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b4c:	f003 0303 	and.w	r3, r3, #3
  402b50:	2b02      	cmp	r3, #2
  402b52:	d114      	bne.n	402b7e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402b54:	4b1a      	ldr	r3, [pc, #104]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402b58:	0c1b      	lsrs	r3, r3, #16
  402b5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402b5e:	3301      	adds	r3, #1
  402b60:	4a19      	ldr	r2, [pc, #100]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b62:	6812      	ldr	r2, [r2, #0]
  402b64:	fb02 f303 	mul.w	r3, r2, r3
  402b68:	4a17      	ldr	r2, [pc, #92]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b6a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402b6c:	4b14      	ldr	r3, [pc, #80]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402b70:	b2db      	uxtb	r3, r3
  402b72:	4a15      	ldr	r2, [pc, #84]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b74:	6812      	ldr	r2, [r2, #0]
  402b76:	fbb2 f3f3 	udiv	r3, r2, r3
  402b7a:	4a13      	ldr	r2, [pc, #76]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b7c:	6013      	str	r3, [r2, #0]
    break;
  402b7e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402b80:	4b0f      	ldr	r3, [pc, #60]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b84:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402b88:	2b70      	cmp	r3, #112	; 0x70
  402b8a:	d108      	bne.n	402b9e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402b8c:	4b0e      	ldr	r3, [pc, #56]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b8e:	681b      	ldr	r3, [r3, #0]
  402b90:	4a10      	ldr	r2, [pc, #64]	; (402bd4 <SystemCoreClockUpdate+0x164>)
  402b92:	fba2 2303 	umull	r2, r3, r2, r3
  402b96:	085b      	lsrs	r3, r3, #1
  402b98:	4a0b      	ldr	r2, [pc, #44]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402b9a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402b9c:	e00a      	b.n	402bb4 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402b9e:	4b08      	ldr	r3, [pc, #32]	; (402bc0 <SystemCoreClockUpdate+0x150>)
  402ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ba2:	091b      	lsrs	r3, r3, #4
  402ba4:	f003 0307 	and.w	r3, r3, #7
  402ba8:	4a07      	ldr	r2, [pc, #28]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402baa:	6812      	ldr	r2, [r2, #0]
  402bac:	fa22 f303 	lsr.w	r3, r2, r3
  402bb0:	4a05      	ldr	r2, [pc, #20]	; (402bc8 <SystemCoreClockUpdate+0x158>)
  402bb2:	6013      	str	r3, [r2, #0]
}
  402bb4:	bf00      	nop
  402bb6:	46bd      	mov	sp, r7
  402bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bbc:	4770      	bx	lr
  402bbe:	bf00      	nop
  402bc0:	400e0600 	.word	0x400e0600
  402bc4:	400e1810 	.word	0x400e1810
  402bc8:	20400020 	.word	0x20400020
  402bcc:	00b71b00 	.word	0x00b71b00
  402bd0:	003d0900 	.word	0x003d0900
  402bd4:	aaaaaaab 	.word	0xaaaaaaab

00402bd8 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402bd8:	b480      	push	{r7}
  402bda:	b083      	sub	sp, #12
  402bdc:	af00      	add	r7, sp, #0
  402bde:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402be0:	687b      	ldr	r3, [r7, #4]
  402be2:	4a1d      	ldr	r2, [pc, #116]	; (402c58 <system_init_flash+0x80>)
  402be4:	4293      	cmp	r3, r2
  402be6:	d804      	bhi.n	402bf2 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402be8:	4b1c      	ldr	r3, [pc, #112]	; (402c5c <system_init_flash+0x84>)
  402bea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402bee:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402bf0:	e02b      	b.n	402c4a <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402bf2:	687b      	ldr	r3, [r7, #4]
  402bf4:	4a1a      	ldr	r2, [pc, #104]	; (402c60 <system_init_flash+0x88>)
  402bf6:	4293      	cmp	r3, r2
  402bf8:	d803      	bhi.n	402c02 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402bfa:	4b18      	ldr	r3, [pc, #96]	; (402c5c <system_init_flash+0x84>)
  402bfc:	4a19      	ldr	r2, [pc, #100]	; (402c64 <system_init_flash+0x8c>)
  402bfe:	601a      	str	r2, [r3, #0]
}
  402c00:	e023      	b.n	402c4a <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402c02:	687b      	ldr	r3, [r7, #4]
  402c04:	4a18      	ldr	r2, [pc, #96]	; (402c68 <system_init_flash+0x90>)
  402c06:	4293      	cmp	r3, r2
  402c08:	d803      	bhi.n	402c12 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402c0a:	4b14      	ldr	r3, [pc, #80]	; (402c5c <system_init_flash+0x84>)
  402c0c:	4a17      	ldr	r2, [pc, #92]	; (402c6c <system_init_flash+0x94>)
  402c0e:	601a      	str	r2, [r3, #0]
}
  402c10:	e01b      	b.n	402c4a <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402c12:	687b      	ldr	r3, [r7, #4]
  402c14:	4a16      	ldr	r2, [pc, #88]	; (402c70 <system_init_flash+0x98>)
  402c16:	4293      	cmp	r3, r2
  402c18:	d803      	bhi.n	402c22 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402c1a:	4b10      	ldr	r3, [pc, #64]	; (402c5c <system_init_flash+0x84>)
  402c1c:	4a15      	ldr	r2, [pc, #84]	; (402c74 <system_init_flash+0x9c>)
  402c1e:	601a      	str	r2, [r3, #0]
}
  402c20:	e013      	b.n	402c4a <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402c22:	687b      	ldr	r3, [r7, #4]
  402c24:	4a14      	ldr	r2, [pc, #80]	; (402c78 <system_init_flash+0xa0>)
  402c26:	4293      	cmp	r3, r2
  402c28:	d804      	bhi.n	402c34 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402c2a:	4b0c      	ldr	r3, [pc, #48]	; (402c5c <system_init_flash+0x84>)
  402c2c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402c30:	601a      	str	r2, [r3, #0]
}
  402c32:	e00a      	b.n	402c4a <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402c34:	687b      	ldr	r3, [r7, #4]
  402c36:	4a11      	ldr	r2, [pc, #68]	; (402c7c <system_init_flash+0xa4>)
  402c38:	4293      	cmp	r3, r2
  402c3a:	d803      	bhi.n	402c44 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402c3c:	4b07      	ldr	r3, [pc, #28]	; (402c5c <system_init_flash+0x84>)
  402c3e:	4a10      	ldr	r2, [pc, #64]	; (402c80 <system_init_flash+0xa8>)
  402c40:	601a      	str	r2, [r3, #0]
}
  402c42:	e002      	b.n	402c4a <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402c44:	4b05      	ldr	r3, [pc, #20]	; (402c5c <system_init_flash+0x84>)
  402c46:	4a0f      	ldr	r2, [pc, #60]	; (402c84 <system_init_flash+0xac>)
  402c48:	601a      	str	r2, [r3, #0]
}
  402c4a:	bf00      	nop
  402c4c:	370c      	adds	r7, #12
  402c4e:	46bd      	mov	sp, r7
  402c50:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c54:	4770      	bx	lr
  402c56:	bf00      	nop
  402c58:	015ef3bf 	.word	0x015ef3bf
  402c5c:	400e0c00 	.word	0x400e0c00
  402c60:	02bde77f 	.word	0x02bde77f
  402c64:	04000100 	.word	0x04000100
  402c68:	041cdb3f 	.word	0x041cdb3f
  402c6c:	04000200 	.word	0x04000200
  402c70:	057bceff 	.word	0x057bceff
  402c74:	04000300 	.word	0x04000300
  402c78:	06dac2bf 	.word	0x06dac2bf
  402c7c:	0839b67f 	.word	0x0839b67f
  402c80:	04000500 	.word	0x04000500
  402c84:	04000600 	.word	0x04000600

00402c88 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402c88:	b480      	push	{r7}
  402c8a:	b085      	sub	sp, #20
  402c8c:	af00      	add	r7, sp, #0
  402c8e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402c90:	4b10      	ldr	r3, [pc, #64]	; (402cd4 <_sbrk+0x4c>)
  402c92:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402c94:	4b10      	ldr	r3, [pc, #64]	; (402cd8 <_sbrk+0x50>)
  402c96:	681b      	ldr	r3, [r3, #0]
  402c98:	2b00      	cmp	r3, #0
  402c9a:	d102      	bne.n	402ca2 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402c9c:	4b0e      	ldr	r3, [pc, #56]	; (402cd8 <_sbrk+0x50>)
  402c9e:	4a0f      	ldr	r2, [pc, #60]	; (402cdc <_sbrk+0x54>)
  402ca0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402ca2:	4b0d      	ldr	r3, [pc, #52]	; (402cd8 <_sbrk+0x50>)
  402ca4:	681b      	ldr	r3, [r3, #0]
  402ca6:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402ca8:	68ba      	ldr	r2, [r7, #8]
  402caa:	687b      	ldr	r3, [r7, #4]
  402cac:	441a      	add	r2, r3
  402cae:	68fb      	ldr	r3, [r7, #12]
  402cb0:	429a      	cmp	r2, r3
  402cb2:	dd02      	ble.n	402cba <_sbrk+0x32>
		return (caddr_t) -1;	
  402cb4:	f04f 33ff 	mov.w	r3, #4294967295
  402cb8:	e006      	b.n	402cc8 <_sbrk+0x40>
	}

	heap += incr;
  402cba:	4b07      	ldr	r3, [pc, #28]	; (402cd8 <_sbrk+0x50>)
  402cbc:	681a      	ldr	r2, [r3, #0]
  402cbe:	687b      	ldr	r3, [r7, #4]
  402cc0:	4413      	add	r3, r2
  402cc2:	4a05      	ldr	r2, [pc, #20]	; (402cd8 <_sbrk+0x50>)
  402cc4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402cc6:	68bb      	ldr	r3, [r7, #8]
}
  402cc8:	4618      	mov	r0, r3
  402cca:	3714      	adds	r7, #20
  402ccc:	46bd      	mov	sp, r7
  402cce:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cd2:	4770      	bx	lr
  402cd4:	2045fffc 	.word	0x2045fffc
  402cd8:	204066bc 	.word	0x204066bc
  402cdc:	204089b0 	.word	0x204089b0

00402ce0 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402ce0:	b480      	push	{r7}
  402ce2:	b083      	sub	sp, #12
  402ce4:	af00      	add	r7, sp, #0
  402ce6:	6078      	str	r0, [r7, #4]
	return -1;
  402ce8:	f04f 33ff 	mov.w	r3, #4294967295
}
  402cec:	4618      	mov	r0, r3
  402cee:	370c      	adds	r7, #12
  402cf0:	46bd      	mov	sp, r7
  402cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cf6:	4770      	bx	lr

00402cf8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402cf8:	b480      	push	{r7}
  402cfa:	b083      	sub	sp, #12
  402cfc:	af00      	add	r7, sp, #0
  402cfe:	6078      	str	r0, [r7, #4]
  402d00:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402d02:	683b      	ldr	r3, [r7, #0]
  402d04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402d08:	605a      	str	r2, [r3, #4]

	return 0;
  402d0a:	2300      	movs	r3, #0
}
  402d0c:	4618      	mov	r0, r3
  402d0e:	370c      	adds	r7, #12
  402d10:	46bd      	mov	sp, r7
  402d12:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d16:	4770      	bx	lr

00402d18 <_isatty>:

extern int _isatty(int file)
{
  402d18:	b480      	push	{r7}
  402d1a:	b083      	sub	sp, #12
  402d1c:	af00      	add	r7, sp, #0
  402d1e:	6078      	str	r0, [r7, #4]
	return 1;
  402d20:	2301      	movs	r3, #1
}
  402d22:	4618      	mov	r0, r3
  402d24:	370c      	adds	r7, #12
  402d26:	46bd      	mov	sp, r7
  402d28:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d2c:	4770      	bx	lr

00402d2e <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  402d2e:	b480      	push	{r7}
  402d30:	b085      	sub	sp, #20
  402d32:	af00      	add	r7, sp, #0
  402d34:	60f8      	str	r0, [r7, #12]
  402d36:	60b9      	str	r1, [r7, #8]
  402d38:	607a      	str	r2, [r7, #4]
	return 0;
  402d3a:	2300      	movs	r3, #0
}
  402d3c:	4618      	mov	r0, r3
  402d3e:	3714      	adds	r7, #20
  402d40:	46bd      	mov	sp, r7
  402d42:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d46:	4770      	bx	lr

00402d48 <__libc_init_array>:
  402d48:	b570      	push	{r4, r5, r6, lr}
  402d4a:	4e0f      	ldr	r6, [pc, #60]	; (402d88 <__libc_init_array+0x40>)
  402d4c:	4d0f      	ldr	r5, [pc, #60]	; (402d8c <__libc_init_array+0x44>)
  402d4e:	1b76      	subs	r6, r6, r5
  402d50:	10b6      	asrs	r6, r6, #2
  402d52:	bf18      	it	ne
  402d54:	2400      	movne	r4, #0
  402d56:	d005      	beq.n	402d64 <__libc_init_array+0x1c>
  402d58:	3401      	adds	r4, #1
  402d5a:	f855 3b04 	ldr.w	r3, [r5], #4
  402d5e:	4798      	blx	r3
  402d60:	42a6      	cmp	r6, r4
  402d62:	d1f9      	bne.n	402d58 <__libc_init_array+0x10>
  402d64:	4e0a      	ldr	r6, [pc, #40]	; (402d90 <__libc_init_array+0x48>)
  402d66:	4d0b      	ldr	r5, [pc, #44]	; (402d94 <__libc_init_array+0x4c>)
  402d68:	1b76      	subs	r6, r6, r5
  402d6a:	f001 fe9b 	bl	404aa4 <_init>
  402d6e:	10b6      	asrs	r6, r6, #2
  402d70:	bf18      	it	ne
  402d72:	2400      	movne	r4, #0
  402d74:	d006      	beq.n	402d84 <__libc_init_array+0x3c>
  402d76:	3401      	adds	r4, #1
  402d78:	f855 3b04 	ldr.w	r3, [r5], #4
  402d7c:	4798      	blx	r3
  402d7e:	42a6      	cmp	r6, r4
  402d80:	d1f9      	bne.n	402d76 <__libc_init_array+0x2e>
  402d82:	bd70      	pop	{r4, r5, r6, pc}
  402d84:	bd70      	pop	{r4, r5, r6, pc}
  402d86:	bf00      	nop
  402d88:	00404ab0 	.word	0x00404ab0
  402d8c:	00404ab0 	.word	0x00404ab0
  402d90:	00404ab8 	.word	0x00404ab8
  402d94:	00404ab0 	.word	0x00404ab0

00402d98 <memcpy>:
  402d98:	4684      	mov	ip, r0
  402d9a:	ea41 0300 	orr.w	r3, r1, r0
  402d9e:	f013 0303 	ands.w	r3, r3, #3
  402da2:	d16d      	bne.n	402e80 <memcpy+0xe8>
  402da4:	3a40      	subs	r2, #64	; 0x40
  402da6:	d341      	bcc.n	402e2c <memcpy+0x94>
  402da8:	f851 3b04 	ldr.w	r3, [r1], #4
  402dac:	f840 3b04 	str.w	r3, [r0], #4
  402db0:	f851 3b04 	ldr.w	r3, [r1], #4
  402db4:	f840 3b04 	str.w	r3, [r0], #4
  402db8:	f851 3b04 	ldr.w	r3, [r1], #4
  402dbc:	f840 3b04 	str.w	r3, [r0], #4
  402dc0:	f851 3b04 	ldr.w	r3, [r1], #4
  402dc4:	f840 3b04 	str.w	r3, [r0], #4
  402dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  402dcc:	f840 3b04 	str.w	r3, [r0], #4
  402dd0:	f851 3b04 	ldr.w	r3, [r1], #4
  402dd4:	f840 3b04 	str.w	r3, [r0], #4
  402dd8:	f851 3b04 	ldr.w	r3, [r1], #4
  402ddc:	f840 3b04 	str.w	r3, [r0], #4
  402de0:	f851 3b04 	ldr.w	r3, [r1], #4
  402de4:	f840 3b04 	str.w	r3, [r0], #4
  402de8:	f851 3b04 	ldr.w	r3, [r1], #4
  402dec:	f840 3b04 	str.w	r3, [r0], #4
  402df0:	f851 3b04 	ldr.w	r3, [r1], #4
  402df4:	f840 3b04 	str.w	r3, [r0], #4
  402df8:	f851 3b04 	ldr.w	r3, [r1], #4
  402dfc:	f840 3b04 	str.w	r3, [r0], #4
  402e00:	f851 3b04 	ldr.w	r3, [r1], #4
  402e04:	f840 3b04 	str.w	r3, [r0], #4
  402e08:	f851 3b04 	ldr.w	r3, [r1], #4
  402e0c:	f840 3b04 	str.w	r3, [r0], #4
  402e10:	f851 3b04 	ldr.w	r3, [r1], #4
  402e14:	f840 3b04 	str.w	r3, [r0], #4
  402e18:	f851 3b04 	ldr.w	r3, [r1], #4
  402e1c:	f840 3b04 	str.w	r3, [r0], #4
  402e20:	f851 3b04 	ldr.w	r3, [r1], #4
  402e24:	f840 3b04 	str.w	r3, [r0], #4
  402e28:	3a40      	subs	r2, #64	; 0x40
  402e2a:	d2bd      	bcs.n	402da8 <memcpy+0x10>
  402e2c:	3230      	adds	r2, #48	; 0x30
  402e2e:	d311      	bcc.n	402e54 <memcpy+0xbc>
  402e30:	f851 3b04 	ldr.w	r3, [r1], #4
  402e34:	f840 3b04 	str.w	r3, [r0], #4
  402e38:	f851 3b04 	ldr.w	r3, [r1], #4
  402e3c:	f840 3b04 	str.w	r3, [r0], #4
  402e40:	f851 3b04 	ldr.w	r3, [r1], #4
  402e44:	f840 3b04 	str.w	r3, [r0], #4
  402e48:	f851 3b04 	ldr.w	r3, [r1], #4
  402e4c:	f840 3b04 	str.w	r3, [r0], #4
  402e50:	3a10      	subs	r2, #16
  402e52:	d2ed      	bcs.n	402e30 <memcpy+0x98>
  402e54:	320c      	adds	r2, #12
  402e56:	d305      	bcc.n	402e64 <memcpy+0xcc>
  402e58:	f851 3b04 	ldr.w	r3, [r1], #4
  402e5c:	f840 3b04 	str.w	r3, [r0], #4
  402e60:	3a04      	subs	r2, #4
  402e62:	d2f9      	bcs.n	402e58 <memcpy+0xc0>
  402e64:	3204      	adds	r2, #4
  402e66:	d008      	beq.n	402e7a <memcpy+0xe2>
  402e68:	07d2      	lsls	r2, r2, #31
  402e6a:	bf1c      	itt	ne
  402e6c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402e70:	f800 3b01 	strbne.w	r3, [r0], #1
  402e74:	d301      	bcc.n	402e7a <memcpy+0xe2>
  402e76:	880b      	ldrh	r3, [r1, #0]
  402e78:	8003      	strh	r3, [r0, #0]
  402e7a:	4660      	mov	r0, ip
  402e7c:	4770      	bx	lr
  402e7e:	bf00      	nop
  402e80:	2a08      	cmp	r2, #8
  402e82:	d313      	bcc.n	402eac <memcpy+0x114>
  402e84:	078b      	lsls	r3, r1, #30
  402e86:	d08d      	beq.n	402da4 <memcpy+0xc>
  402e88:	f010 0303 	ands.w	r3, r0, #3
  402e8c:	d08a      	beq.n	402da4 <memcpy+0xc>
  402e8e:	f1c3 0304 	rsb	r3, r3, #4
  402e92:	1ad2      	subs	r2, r2, r3
  402e94:	07db      	lsls	r3, r3, #31
  402e96:	bf1c      	itt	ne
  402e98:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402e9c:	f800 3b01 	strbne.w	r3, [r0], #1
  402ea0:	d380      	bcc.n	402da4 <memcpy+0xc>
  402ea2:	f831 3b02 	ldrh.w	r3, [r1], #2
  402ea6:	f820 3b02 	strh.w	r3, [r0], #2
  402eaa:	e77b      	b.n	402da4 <memcpy+0xc>
  402eac:	3a04      	subs	r2, #4
  402eae:	d3d9      	bcc.n	402e64 <memcpy+0xcc>
  402eb0:	3a01      	subs	r2, #1
  402eb2:	f811 3b01 	ldrb.w	r3, [r1], #1
  402eb6:	f800 3b01 	strb.w	r3, [r0], #1
  402eba:	d2f9      	bcs.n	402eb0 <memcpy+0x118>
  402ebc:	780b      	ldrb	r3, [r1, #0]
  402ebe:	7003      	strb	r3, [r0, #0]
  402ec0:	784b      	ldrb	r3, [r1, #1]
  402ec2:	7043      	strb	r3, [r0, #1]
  402ec4:	788b      	ldrb	r3, [r1, #2]
  402ec6:	7083      	strb	r3, [r0, #2]
  402ec8:	4660      	mov	r0, ip
  402eca:	4770      	bx	lr

00402ecc <memset>:
  402ecc:	b470      	push	{r4, r5, r6}
  402ece:	0786      	lsls	r6, r0, #30
  402ed0:	d046      	beq.n	402f60 <memset+0x94>
  402ed2:	1e54      	subs	r4, r2, #1
  402ed4:	2a00      	cmp	r2, #0
  402ed6:	d041      	beq.n	402f5c <memset+0x90>
  402ed8:	b2ca      	uxtb	r2, r1
  402eda:	4603      	mov	r3, r0
  402edc:	e002      	b.n	402ee4 <memset+0x18>
  402ede:	f114 34ff 	adds.w	r4, r4, #4294967295
  402ee2:	d33b      	bcc.n	402f5c <memset+0x90>
  402ee4:	f803 2b01 	strb.w	r2, [r3], #1
  402ee8:	079d      	lsls	r5, r3, #30
  402eea:	d1f8      	bne.n	402ede <memset+0x12>
  402eec:	2c03      	cmp	r4, #3
  402eee:	d92e      	bls.n	402f4e <memset+0x82>
  402ef0:	b2cd      	uxtb	r5, r1
  402ef2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402ef6:	2c0f      	cmp	r4, #15
  402ef8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402efc:	d919      	bls.n	402f32 <memset+0x66>
  402efe:	f103 0210 	add.w	r2, r3, #16
  402f02:	4626      	mov	r6, r4
  402f04:	3e10      	subs	r6, #16
  402f06:	2e0f      	cmp	r6, #15
  402f08:	f842 5c10 	str.w	r5, [r2, #-16]
  402f0c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402f10:	f842 5c08 	str.w	r5, [r2, #-8]
  402f14:	f842 5c04 	str.w	r5, [r2, #-4]
  402f18:	f102 0210 	add.w	r2, r2, #16
  402f1c:	d8f2      	bhi.n	402f04 <memset+0x38>
  402f1e:	f1a4 0210 	sub.w	r2, r4, #16
  402f22:	f022 020f 	bic.w	r2, r2, #15
  402f26:	f004 040f 	and.w	r4, r4, #15
  402f2a:	3210      	adds	r2, #16
  402f2c:	2c03      	cmp	r4, #3
  402f2e:	4413      	add	r3, r2
  402f30:	d90d      	bls.n	402f4e <memset+0x82>
  402f32:	461e      	mov	r6, r3
  402f34:	4622      	mov	r2, r4
  402f36:	3a04      	subs	r2, #4
  402f38:	2a03      	cmp	r2, #3
  402f3a:	f846 5b04 	str.w	r5, [r6], #4
  402f3e:	d8fa      	bhi.n	402f36 <memset+0x6a>
  402f40:	1f22      	subs	r2, r4, #4
  402f42:	f022 0203 	bic.w	r2, r2, #3
  402f46:	3204      	adds	r2, #4
  402f48:	4413      	add	r3, r2
  402f4a:	f004 0403 	and.w	r4, r4, #3
  402f4e:	b12c      	cbz	r4, 402f5c <memset+0x90>
  402f50:	b2c9      	uxtb	r1, r1
  402f52:	441c      	add	r4, r3
  402f54:	f803 1b01 	strb.w	r1, [r3], #1
  402f58:	429c      	cmp	r4, r3
  402f5a:	d1fb      	bne.n	402f54 <memset+0x88>
  402f5c:	bc70      	pop	{r4, r5, r6}
  402f5e:	4770      	bx	lr
  402f60:	4614      	mov	r4, r2
  402f62:	4603      	mov	r3, r0
  402f64:	e7c2      	b.n	402eec <memset+0x20>
  402f66:	bf00      	nop

00402f68 <_puts_r>:
  402f68:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f6a:	4605      	mov	r5, r0
  402f6c:	b089      	sub	sp, #36	; 0x24
  402f6e:	4608      	mov	r0, r1
  402f70:	460c      	mov	r4, r1
  402f72:	f000 f925 	bl	4031c0 <strlen>
  402f76:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402f78:	4f21      	ldr	r7, [pc, #132]	; (403000 <_puts_r+0x98>)
  402f7a:	9404      	str	r4, [sp, #16]
  402f7c:	2601      	movs	r6, #1
  402f7e:	1c44      	adds	r4, r0, #1
  402f80:	a904      	add	r1, sp, #16
  402f82:	2202      	movs	r2, #2
  402f84:	9403      	str	r4, [sp, #12]
  402f86:	9005      	str	r0, [sp, #20]
  402f88:	68ac      	ldr	r4, [r5, #8]
  402f8a:	9706      	str	r7, [sp, #24]
  402f8c:	9607      	str	r6, [sp, #28]
  402f8e:	9101      	str	r1, [sp, #4]
  402f90:	9202      	str	r2, [sp, #8]
  402f92:	b353      	cbz	r3, 402fea <_puts_r+0x82>
  402f94:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402f96:	f013 0f01 	tst.w	r3, #1
  402f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f9e:	b29a      	uxth	r2, r3
  402fa0:	d101      	bne.n	402fa6 <_puts_r+0x3e>
  402fa2:	0590      	lsls	r0, r2, #22
  402fa4:	d525      	bpl.n	402ff2 <_puts_r+0x8a>
  402fa6:	0491      	lsls	r1, r2, #18
  402fa8:	d406      	bmi.n	402fb8 <_puts_r+0x50>
  402faa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402fac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402fb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  402fb4:	81a3      	strh	r3, [r4, #12]
  402fb6:	6662      	str	r2, [r4, #100]	; 0x64
  402fb8:	4628      	mov	r0, r5
  402fba:	aa01      	add	r2, sp, #4
  402fbc:	4621      	mov	r1, r4
  402fbe:	f000 fbfd 	bl	4037bc <__sfvwrite_r>
  402fc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402fc4:	2800      	cmp	r0, #0
  402fc6:	bf0c      	ite	eq
  402fc8:	250a      	moveq	r5, #10
  402fca:	f04f 35ff 	movne.w	r5, #4294967295
  402fce:	07da      	lsls	r2, r3, #31
  402fd0:	d402      	bmi.n	402fd8 <_puts_r+0x70>
  402fd2:	89a3      	ldrh	r3, [r4, #12]
  402fd4:	059b      	lsls	r3, r3, #22
  402fd6:	d502      	bpl.n	402fde <_puts_r+0x76>
  402fd8:	4628      	mov	r0, r5
  402fda:	b009      	add	sp, #36	; 0x24
  402fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402fde:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402fe0:	f000 fd94 	bl	403b0c <__retarget_lock_release_recursive>
  402fe4:	4628      	mov	r0, r5
  402fe6:	b009      	add	sp, #36	; 0x24
  402fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402fea:	4628      	mov	r0, r5
  402fec:	f000 fa5e 	bl	4034ac <__sinit>
  402ff0:	e7d0      	b.n	402f94 <_puts_r+0x2c>
  402ff2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402ff4:	f000 fd88 	bl	403b08 <__retarget_lock_acquire_recursive>
  402ff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ffc:	b29a      	uxth	r2, r3
  402ffe:	e7d2      	b.n	402fa6 <_puts_r+0x3e>
  403000:	00404aa0 	.word	0x00404aa0

00403004 <puts>:
  403004:	4b02      	ldr	r3, [pc, #8]	; (403010 <puts+0xc>)
  403006:	4601      	mov	r1, r0
  403008:	6818      	ldr	r0, [r3, #0]
  40300a:	f7ff bfad 	b.w	402f68 <_puts_r>
  40300e:	bf00      	nop
  403010:	20400024 	.word	0x20400024

00403014 <setbuf>:
  403014:	2900      	cmp	r1, #0
  403016:	bf0c      	ite	eq
  403018:	2202      	moveq	r2, #2
  40301a:	2200      	movne	r2, #0
  40301c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403020:	f000 b800 	b.w	403024 <setvbuf>

00403024 <setvbuf>:
  403024:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403028:	4c61      	ldr	r4, [pc, #388]	; (4031b0 <setvbuf+0x18c>)
  40302a:	6825      	ldr	r5, [r4, #0]
  40302c:	b083      	sub	sp, #12
  40302e:	4604      	mov	r4, r0
  403030:	460f      	mov	r7, r1
  403032:	4690      	mov	r8, r2
  403034:	461e      	mov	r6, r3
  403036:	b115      	cbz	r5, 40303e <setvbuf+0x1a>
  403038:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40303a:	2b00      	cmp	r3, #0
  40303c:	d064      	beq.n	403108 <setvbuf+0xe4>
  40303e:	f1b8 0f02 	cmp.w	r8, #2
  403042:	d006      	beq.n	403052 <setvbuf+0x2e>
  403044:	f1b8 0f01 	cmp.w	r8, #1
  403048:	f200 809f 	bhi.w	40318a <setvbuf+0x166>
  40304c:	2e00      	cmp	r6, #0
  40304e:	f2c0 809c 	blt.w	40318a <setvbuf+0x166>
  403052:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403054:	07d8      	lsls	r0, r3, #31
  403056:	d534      	bpl.n	4030c2 <setvbuf+0x9e>
  403058:	4621      	mov	r1, r4
  40305a:	4628      	mov	r0, r5
  40305c:	f000 f9ce 	bl	4033fc <_fflush_r>
  403060:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403062:	b141      	cbz	r1, 403076 <setvbuf+0x52>
  403064:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403068:	4299      	cmp	r1, r3
  40306a:	d002      	beq.n	403072 <setvbuf+0x4e>
  40306c:	4628      	mov	r0, r5
  40306e:	f000 fabf 	bl	4035f0 <_free_r>
  403072:	2300      	movs	r3, #0
  403074:	6323      	str	r3, [r4, #48]	; 0x30
  403076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40307a:	2200      	movs	r2, #0
  40307c:	61a2      	str	r2, [r4, #24]
  40307e:	6062      	str	r2, [r4, #4]
  403080:	061a      	lsls	r2, r3, #24
  403082:	d43a      	bmi.n	4030fa <setvbuf+0xd6>
  403084:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403088:	f023 0303 	bic.w	r3, r3, #3
  40308c:	f1b8 0f02 	cmp.w	r8, #2
  403090:	81a3      	strh	r3, [r4, #12]
  403092:	d01d      	beq.n	4030d0 <setvbuf+0xac>
  403094:	ab01      	add	r3, sp, #4
  403096:	466a      	mov	r2, sp
  403098:	4621      	mov	r1, r4
  40309a:	4628      	mov	r0, r5
  40309c:	f000 fd38 	bl	403b10 <__swhatbuf_r>
  4030a0:	89a3      	ldrh	r3, [r4, #12]
  4030a2:	4318      	orrs	r0, r3
  4030a4:	81a0      	strh	r0, [r4, #12]
  4030a6:	2e00      	cmp	r6, #0
  4030a8:	d132      	bne.n	403110 <setvbuf+0xec>
  4030aa:	9e00      	ldr	r6, [sp, #0]
  4030ac:	4630      	mov	r0, r6
  4030ae:	f000 fda7 	bl	403c00 <malloc>
  4030b2:	4607      	mov	r7, r0
  4030b4:	2800      	cmp	r0, #0
  4030b6:	d06b      	beq.n	403190 <setvbuf+0x16c>
  4030b8:	89a3      	ldrh	r3, [r4, #12]
  4030ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4030be:	81a3      	strh	r3, [r4, #12]
  4030c0:	e028      	b.n	403114 <setvbuf+0xf0>
  4030c2:	89a3      	ldrh	r3, [r4, #12]
  4030c4:	0599      	lsls	r1, r3, #22
  4030c6:	d4c7      	bmi.n	403058 <setvbuf+0x34>
  4030c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4030ca:	f000 fd1d 	bl	403b08 <__retarget_lock_acquire_recursive>
  4030ce:	e7c3      	b.n	403058 <setvbuf+0x34>
  4030d0:	2500      	movs	r5, #0
  4030d2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4030d4:	2600      	movs	r6, #0
  4030d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4030da:	f043 0302 	orr.w	r3, r3, #2
  4030de:	2001      	movs	r0, #1
  4030e0:	60a6      	str	r6, [r4, #8]
  4030e2:	07ce      	lsls	r6, r1, #31
  4030e4:	81a3      	strh	r3, [r4, #12]
  4030e6:	6022      	str	r2, [r4, #0]
  4030e8:	6122      	str	r2, [r4, #16]
  4030ea:	6160      	str	r0, [r4, #20]
  4030ec:	d401      	bmi.n	4030f2 <setvbuf+0xce>
  4030ee:	0598      	lsls	r0, r3, #22
  4030f0:	d53e      	bpl.n	403170 <setvbuf+0x14c>
  4030f2:	4628      	mov	r0, r5
  4030f4:	b003      	add	sp, #12
  4030f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4030fa:	6921      	ldr	r1, [r4, #16]
  4030fc:	4628      	mov	r0, r5
  4030fe:	f000 fa77 	bl	4035f0 <_free_r>
  403102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403106:	e7bd      	b.n	403084 <setvbuf+0x60>
  403108:	4628      	mov	r0, r5
  40310a:	f000 f9cf 	bl	4034ac <__sinit>
  40310e:	e796      	b.n	40303e <setvbuf+0x1a>
  403110:	2f00      	cmp	r7, #0
  403112:	d0cb      	beq.n	4030ac <setvbuf+0x88>
  403114:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403116:	2b00      	cmp	r3, #0
  403118:	d033      	beq.n	403182 <setvbuf+0x15e>
  40311a:	9b00      	ldr	r3, [sp, #0]
  40311c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403120:	6027      	str	r7, [r4, #0]
  403122:	429e      	cmp	r6, r3
  403124:	bf1c      	itt	ne
  403126:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40312a:	81a2      	strhne	r2, [r4, #12]
  40312c:	f1b8 0f01 	cmp.w	r8, #1
  403130:	bf04      	itt	eq
  403132:	f042 0201 	orreq.w	r2, r2, #1
  403136:	81a2      	strheq	r2, [r4, #12]
  403138:	b292      	uxth	r2, r2
  40313a:	f012 0308 	ands.w	r3, r2, #8
  40313e:	6127      	str	r7, [r4, #16]
  403140:	6166      	str	r6, [r4, #20]
  403142:	d00e      	beq.n	403162 <setvbuf+0x13e>
  403144:	07d1      	lsls	r1, r2, #31
  403146:	d51a      	bpl.n	40317e <setvbuf+0x15a>
  403148:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40314a:	4276      	negs	r6, r6
  40314c:	2300      	movs	r3, #0
  40314e:	f015 0501 	ands.w	r5, r5, #1
  403152:	61a6      	str	r6, [r4, #24]
  403154:	60a3      	str	r3, [r4, #8]
  403156:	d009      	beq.n	40316c <setvbuf+0x148>
  403158:	2500      	movs	r5, #0
  40315a:	4628      	mov	r0, r5
  40315c:	b003      	add	sp, #12
  40315e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403162:	60a3      	str	r3, [r4, #8]
  403164:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403166:	f015 0501 	ands.w	r5, r5, #1
  40316a:	d1f5      	bne.n	403158 <setvbuf+0x134>
  40316c:	0593      	lsls	r3, r2, #22
  40316e:	d4c0      	bmi.n	4030f2 <setvbuf+0xce>
  403170:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403172:	f000 fccb 	bl	403b0c <__retarget_lock_release_recursive>
  403176:	4628      	mov	r0, r5
  403178:	b003      	add	sp, #12
  40317a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40317e:	60a6      	str	r6, [r4, #8]
  403180:	e7f0      	b.n	403164 <setvbuf+0x140>
  403182:	4628      	mov	r0, r5
  403184:	f000 f992 	bl	4034ac <__sinit>
  403188:	e7c7      	b.n	40311a <setvbuf+0xf6>
  40318a:	f04f 35ff 	mov.w	r5, #4294967295
  40318e:	e7b0      	b.n	4030f2 <setvbuf+0xce>
  403190:	f8dd 9000 	ldr.w	r9, [sp]
  403194:	45b1      	cmp	r9, r6
  403196:	d004      	beq.n	4031a2 <setvbuf+0x17e>
  403198:	4648      	mov	r0, r9
  40319a:	f000 fd31 	bl	403c00 <malloc>
  40319e:	4607      	mov	r7, r0
  4031a0:	b920      	cbnz	r0, 4031ac <setvbuf+0x188>
  4031a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031a6:	f04f 35ff 	mov.w	r5, #4294967295
  4031aa:	e792      	b.n	4030d2 <setvbuf+0xae>
  4031ac:	464e      	mov	r6, r9
  4031ae:	e783      	b.n	4030b8 <setvbuf+0x94>
  4031b0:	20400024 	.word	0x20400024
	...

004031c0 <strlen>:
  4031c0:	f890 f000 	pld	[r0]
  4031c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4031c8:	f020 0107 	bic.w	r1, r0, #7
  4031cc:	f06f 0c00 	mvn.w	ip, #0
  4031d0:	f010 0407 	ands.w	r4, r0, #7
  4031d4:	f891 f020 	pld	[r1, #32]
  4031d8:	f040 8049 	bne.w	40326e <strlen+0xae>
  4031dc:	f04f 0400 	mov.w	r4, #0
  4031e0:	f06f 0007 	mvn.w	r0, #7
  4031e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4031e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4031ec:	f100 0008 	add.w	r0, r0, #8
  4031f0:	fa82 f24c 	uadd8	r2, r2, ip
  4031f4:	faa4 f28c 	sel	r2, r4, ip
  4031f8:	fa83 f34c 	uadd8	r3, r3, ip
  4031fc:	faa2 f38c 	sel	r3, r2, ip
  403200:	bb4b      	cbnz	r3, 403256 <strlen+0x96>
  403202:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403206:	fa82 f24c 	uadd8	r2, r2, ip
  40320a:	f100 0008 	add.w	r0, r0, #8
  40320e:	faa4 f28c 	sel	r2, r4, ip
  403212:	fa83 f34c 	uadd8	r3, r3, ip
  403216:	faa2 f38c 	sel	r3, r2, ip
  40321a:	b9e3      	cbnz	r3, 403256 <strlen+0x96>
  40321c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403220:	fa82 f24c 	uadd8	r2, r2, ip
  403224:	f100 0008 	add.w	r0, r0, #8
  403228:	faa4 f28c 	sel	r2, r4, ip
  40322c:	fa83 f34c 	uadd8	r3, r3, ip
  403230:	faa2 f38c 	sel	r3, r2, ip
  403234:	b97b      	cbnz	r3, 403256 <strlen+0x96>
  403236:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40323a:	f101 0120 	add.w	r1, r1, #32
  40323e:	fa82 f24c 	uadd8	r2, r2, ip
  403242:	f100 0008 	add.w	r0, r0, #8
  403246:	faa4 f28c 	sel	r2, r4, ip
  40324a:	fa83 f34c 	uadd8	r3, r3, ip
  40324e:	faa2 f38c 	sel	r3, r2, ip
  403252:	2b00      	cmp	r3, #0
  403254:	d0c6      	beq.n	4031e4 <strlen+0x24>
  403256:	2a00      	cmp	r2, #0
  403258:	bf04      	itt	eq
  40325a:	3004      	addeq	r0, #4
  40325c:	461a      	moveq	r2, r3
  40325e:	ba12      	rev	r2, r2
  403260:	fab2 f282 	clz	r2, r2
  403264:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403268:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40326c:	4770      	bx	lr
  40326e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403272:	f004 0503 	and.w	r5, r4, #3
  403276:	f1c4 0000 	rsb	r0, r4, #0
  40327a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40327e:	f014 0f04 	tst.w	r4, #4
  403282:	f891 f040 	pld	[r1, #64]	; 0x40
  403286:	fa0c f505 	lsl.w	r5, ip, r5
  40328a:	ea62 0205 	orn	r2, r2, r5
  40328e:	bf1c      	itt	ne
  403290:	ea63 0305 	ornne	r3, r3, r5
  403294:	4662      	movne	r2, ip
  403296:	f04f 0400 	mov.w	r4, #0
  40329a:	e7a9      	b.n	4031f0 <strlen+0x30>

0040329c <register_fini>:
  40329c:	4b02      	ldr	r3, [pc, #8]	; (4032a8 <register_fini+0xc>)
  40329e:	b113      	cbz	r3, 4032a6 <register_fini+0xa>
  4032a0:	4802      	ldr	r0, [pc, #8]	; (4032ac <register_fini+0x10>)
  4032a2:	f000 b805 	b.w	4032b0 <atexit>
  4032a6:	4770      	bx	lr
  4032a8:	00000000 	.word	0x00000000
  4032ac:	0040351d 	.word	0x0040351d

004032b0 <atexit>:
  4032b0:	2300      	movs	r3, #0
  4032b2:	4601      	mov	r1, r0
  4032b4:	461a      	mov	r2, r3
  4032b6:	4618      	mov	r0, r3
  4032b8:	f001 ba90 	b.w	4047dc <__register_exitproc>

004032bc <__sflush_r>:
  4032bc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4032c0:	b29a      	uxth	r2, r3
  4032c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4032c6:	460d      	mov	r5, r1
  4032c8:	0711      	lsls	r1, r2, #28
  4032ca:	4680      	mov	r8, r0
  4032cc:	d43a      	bmi.n	403344 <__sflush_r+0x88>
  4032ce:	686a      	ldr	r2, [r5, #4]
  4032d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4032d4:	2a00      	cmp	r2, #0
  4032d6:	81ab      	strh	r3, [r5, #12]
  4032d8:	dd6f      	ble.n	4033ba <__sflush_r+0xfe>
  4032da:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4032dc:	2c00      	cmp	r4, #0
  4032de:	d049      	beq.n	403374 <__sflush_r+0xb8>
  4032e0:	2200      	movs	r2, #0
  4032e2:	b29b      	uxth	r3, r3
  4032e4:	f8d8 6000 	ldr.w	r6, [r8]
  4032e8:	f8c8 2000 	str.w	r2, [r8]
  4032ec:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4032f0:	d067      	beq.n	4033c2 <__sflush_r+0x106>
  4032f2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4032f4:	075f      	lsls	r7, r3, #29
  4032f6:	d505      	bpl.n	403304 <__sflush_r+0x48>
  4032f8:	6869      	ldr	r1, [r5, #4]
  4032fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4032fc:	1a52      	subs	r2, r2, r1
  4032fe:	b10b      	cbz	r3, 403304 <__sflush_r+0x48>
  403300:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403302:	1ad2      	subs	r2, r2, r3
  403304:	2300      	movs	r3, #0
  403306:	69e9      	ldr	r1, [r5, #28]
  403308:	4640      	mov	r0, r8
  40330a:	47a0      	blx	r4
  40330c:	1c44      	adds	r4, r0, #1
  40330e:	d03c      	beq.n	40338a <__sflush_r+0xce>
  403310:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403314:	692a      	ldr	r2, [r5, #16]
  403316:	602a      	str	r2, [r5, #0]
  403318:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40331c:	2200      	movs	r2, #0
  40331e:	81ab      	strh	r3, [r5, #12]
  403320:	04db      	lsls	r3, r3, #19
  403322:	606a      	str	r2, [r5, #4]
  403324:	d447      	bmi.n	4033b6 <__sflush_r+0xfa>
  403326:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403328:	f8c8 6000 	str.w	r6, [r8]
  40332c:	b311      	cbz	r1, 403374 <__sflush_r+0xb8>
  40332e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403332:	4299      	cmp	r1, r3
  403334:	d002      	beq.n	40333c <__sflush_r+0x80>
  403336:	4640      	mov	r0, r8
  403338:	f000 f95a 	bl	4035f0 <_free_r>
  40333c:	2000      	movs	r0, #0
  40333e:	6328      	str	r0, [r5, #48]	; 0x30
  403340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403344:	692e      	ldr	r6, [r5, #16]
  403346:	b1ae      	cbz	r6, 403374 <__sflush_r+0xb8>
  403348:	682c      	ldr	r4, [r5, #0]
  40334a:	602e      	str	r6, [r5, #0]
  40334c:	0791      	lsls	r1, r2, #30
  40334e:	bf0c      	ite	eq
  403350:	696b      	ldreq	r3, [r5, #20]
  403352:	2300      	movne	r3, #0
  403354:	1ba4      	subs	r4, r4, r6
  403356:	60ab      	str	r3, [r5, #8]
  403358:	e00a      	b.n	403370 <__sflush_r+0xb4>
  40335a:	4623      	mov	r3, r4
  40335c:	4632      	mov	r2, r6
  40335e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403360:	69e9      	ldr	r1, [r5, #28]
  403362:	4640      	mov	r0, r8
  403364:	47b8      	blx	r7
  403366:	2800      	cmp	r0, #0
  403368:	eba4 0400 	sub.w	r4, r4, r0
  40336c:	4406      	add	r6, r0
  40336e:	dd04      	ble.n	40337a <__sflush_r+0xbe>
  403370:	2c00      	cmp	r4, #0
  403372:	dcf2      	bgt.n	40335a <__sflush_r+0x9e>
  403374:	2000      	movs	r0, #0
  403376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40337a:	89ab      	ldrh	r3, [r5, #12]
  40337c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403380:	81ab      	strh	r3, [r5, #12]
  403382:	f04f 30ff 	mov.w	r0, #4294967295
  403386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40338a:	f8d8 4000 	ldr.w	r4, [r8]
  40338e:	2c1d      	cmp	r4, #29
  403390:	d8f3      	bhi.n	40337a <__sflush_r+0xbe>
  403392:	4b19      	ldr	r3, [pc, #100]	; (4033f8 <__sflush_r+0x13c>)
  403394:	40e3      	lsrs	r3, r4
  403396:	43db      	mvns	r3, r3
  403398:	f013 0301 	ands.w	r3, r3, #1
  40339c:	d1ed      	bne.n	40337a <__sflush_r+0xbe>
  40339e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4033a2:	606b      	str	r3, [r5, #4]
  4033a4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4033a8:	6929      	ldr	r1, [r5, #16]
  4033aa:	81ab      	strh	r3, [r5, #12]
  4033ac:	04da      	lsls	r2, r3, #19
  4033ae:	6029      	str	r1, [r5, #0]
  4033b0:	d5b9      	bpl.n	403326 <__sflush_r+0x6a>
  4033b2:	2c00      	cmp	r4, #0
  4033b4:	d1b7      	bne.n	403326 <__sflush_r+0x6a>
  4033b6:	6528      	str	r0, [r5, #80]	; 0x50
  4033b8:	e7b5      	b.n	403326 <__sflush_r+0x6a>
  4033ba:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4033bc:	2a00      	cmp	r2, #0
  4033be:	dc8c      	bgt.n	4032da <__sflush_r+0x1e>
  4033c0:	e7d8      	b.n	403374 <__sflush_r+0xb8>
  4033c2:	2301      	movs	r3, #1
  4033c4:	69e9      	ldr	r1, [r5, #28]
  4033c6:	4640      	mov	r0, r8
  4033c8:	47a0      	blx	r4
  4033ca:	1c43      	adds	r3, r0, #1
  4033cc:	4602      	mov	r2, r0
  4033ce:	d002      	beq.n	4033d6 <__sflush_r+0x11a>
  4033d0:	89ab      	ldrh	r3, [r5, #12]
  4033d2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4033d4:	e78e      	b.n	4032f4 <__sflush_r+0x38>
  4033d6:	f8d8 3000 	ldr.w	r3, [r8]
  4033da:	2b00      	cmp	r3, #0
  4033dc:	d0f8      	beq.n	4033d0 <__sflush_r+0x114>
  4033de:	2b1d      	cmp	r3, #29
  4033e0:	d001      	beq.n	4033e6 <__sflush_r+0x12a>
  4033e2:	2b16      	cmp	r3, #22
  4033e4:	d102      	bne.n	4033ec <__sflush_r+0x130>
  4033e6:	f8c8 6000 	str.w	r6, [r8]
  4033ea:	e7c3      	b.n	403374 <__sflush_r+0xb8>
  4033ec:	89ab      	ldrh	r3, [r5, #12]
  4033ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4033f2:	81ab      	strh	r3, [r5, #12]
  4033f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4033f8:	20400001 	.word	0x20400001

004033fc <_fflush_r>:
  4033fc:	b538      	push	{r3, r4, r5, lr}
  4033fe:	460d      	mov	r5, r1
  403400:	4604      	mov	r4, r0
  403402:	b108      	cbz	r0, 403408 <_fflush_r+0xc>
  403404:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403406:	b1bb      	cbz	r3, 403438 <_fflush_r+0x3c>
  403408:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40340c:	b188      	cbz	r0, 403432 <_fflush_r+0x36>
  40340e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403410:	07db      	lsls	r3, r3, #31
  403412:	d401      	bmi.n	403418 <_fflush_r+0x1c>
  403414:	0581      	lsls	r1, r0, #22
  403416:	d517      	bpl.n	403448 <_fflush_r+0x4c>
  403418:	4620      	mov	r0, r4
  40341a:	4629      	mov	r1, r5
  40341c:	f7ff ff4e 	bl	4032bc <__sflush_r>
  403420:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403422:	07da      	lsls	r2, r3, #31
  403424:	4604      	mov	r4, r0
  403426:	d402      	bmi.n	40342e <_fflush_r+0x32>
  403428:	89ab      	ldrh	r3, [r5, #12]
  40342a:	059b      	lsls	r3, r3, #22
  40342c:	d507      	bpl.n	40343e <_fflush_r+0x42>
  40342e:	4620      	mov	r0, r4
  403430:	bd38      	pop	{r3, r4, r5, pc}
  403432:	4604      	mov	r4, r0
  403434:	4620      	mov	r0, r4
  403436:	bd38      	pop	{r3, r4, r5, pc}
  403438:	f000 f838 	bl	4034ac <__sinit>
  40343c:	e7e4      	b.n	403408 <_fflush_r+0xc>
  40343e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403440:	f000 fb64 	bl	403b0c <__retarget_lock_release_recursive>
  403444:	4620      	mov	r0, r4
  403446:	bd38      	pop	{r3, r4, r5, pc}
  403448:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40344a:	f000 fb5d 	bl	403b08 <__retarget_lock_acquire_recursive>
  40344e:	e7e3      	b.n	403418 <_fflush_r+0x1c>

00403450 <_cleanup_r>:
  403450:	4901      	ldr	r1, [pc, #4]	; (403458 <_cleanup_r+0x8>)
  403452:	f000 bb2b 	b.w	403aac <_fwalk_reent>
  403456:	bf00      	nop
  403458:	004048c5 	.word	0x004048c5

0040345c <std.isra.0>:
  40345c:	b510      	push	{r4, lr}
  40345e:	2300      	movs	r3, #0
  403460:	4604      	mov	r4, r0
  403462:	8181      	strh	r1, [r0, #12]
  403464:	81c2      	strh	r2, [r0, #14]
  403466:	6003      	str	r3, [r0, #0]
  403468:	6043      	str	r3, [r0, #4]
  40346a:	6083      	str	r3, [r0, #8]
  40346c:	6643      	str	r3, [r0, #100]	; 0x64
  40346e:	6103      	str	r3, [r0, #16]
  403470:	6143      	str	r3, [r0, #20]
  403472:	6183      	str	r3, [r0, #24]
  403474:	4619      	mov	r1, r3
  403476:	2208      	movs	r2, #8
  403478:	305c      	adds	r0, #92	; 0x5c
  40347a:	f7ff fd27 	bl	402ecc <memset>
  40347e:	4807      	ldr	r0, [pc, #28]	; (40349c <std.isra.0+0x40>)
  403480:	4907      	ldr	r1, [pc, #28]	; (4034a0 <std.isra.0+0x44>)
  403482:	4a08      	ldr	r2, [pc, #32]	; (4034a4 <std.isra.0+0x48>)
  403484:	4b08      	ldr	r3, [pc, #32]	; (4034a8 <std.isra.0+0x4c>)
  403486:	6220      	str	r0, [r4, #32]
  403488:	61e4      	str	r4, [r4, #28]
  40348a:	6261      	str	r1, [r4, #36]	; 0x24
  40348c:	62a2      	str	r2, [r4, #40]	; 0x28
  40348e:	62e3      	str	r3, [r4, #44]	; 0x2c
  403490:	f104 0058 	add.w	r0, r4, #88	; 0x58
  403494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403498:	f000 bb32 	b.w	403b00 <__retarget_lock_init_recursive>
  40349c:	00404661 	.word	0x00404661
  4034a0:	00404685 	.word	0x00404685
  4034a4:	004046c1 	.word	0x004046c1
  4034a8:	004046e1 	.word	0x004046e1

004034ac <__sinit>:
  4034ac:	b510      	push	{r4, lr}
  4034ae:	4604      	mov	r4, r0
  4034b0:	4812      	ldr	r0, [pc, #72]	; (4034fc <__sinit+0x50>)
  4034b2:	f000 fb29 	bl	403b08 <__retarget_lock_acquire_recursive>
  4034b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4034b8:	b9d2      	cbnz	r2, 4034f0 <__sinit+0x44>
  4034ba:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4034be:	4810      	ldr	r0, [pc, #64]	; (403500 <__sinit+0x54>)
  4034c0:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4034c4:	2103      	movs	r1, #3
  4034c6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4034ca:	63e0      	str	r0, [r4, #60]	; 0x3c
  4034cc:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4034d0:	6860      	ldr	r0, [r4, #4]
  4034d2:	2104      	movs	r1, #4
  4034d4:	f7ff ffc2 	bl	40345c <std.isra.0>
  4034d8:	2201      	movs	r2, #1
  4034da:	2109      	movs	r1, #9
  4034dc:	68a0      	ldr	r0, [r4, #8]
  4034de:	f7ff ffbd 	bl	40345c <std.isra.0>
  4034e2:	2202      	movs	r2, #2
  4034e4:	2112      	movs	r1, #18
  4034e6:	68e0      	ldr	r0, [r4, #12]
  4034e8:	f7ff ffb8 	bl	40345c <std.isra.0>
  4034ec:	2301      	movs	r3, #1
  4034ee:	63a3      	str	r3, [r4, #56]	; 0x38
  4034f0:	4802      	ldr	r0, [pc, #8]	; (4034fc <__sinit+0x50>)
  4034f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4034f6:	f000 bb09 	b.w	403b0c <__retarget_lock_release_recursive>
  4034fa:	bf00      	nop
  4034fc:	20406794 	.word	0x20406794
  403500:	00403451 	.word	0x00403451

00403504 <__sfp_lock_acquire>:
  403504:	4801      	ldr	r0, [pc, #4]	; (40350c <__sfp_lock_acquire+0x8>)
  403506:	f000 baff 	b.w	403b08 <__retarget_lock_acquire_recursive>
  40350a:	bf00      	nop
  40350c:	204067a8 	.word	0x204067a8

00403510 <__sfp_lock_release>:
  403510:	4801      	ldr	r0, [pc, #4]	; (403518 <__sfp_lock_release+0x8>)
  403512:	f000 bafb 	b.w	403b0c <__retarget_lock_release_recursive>
  403516:	bf00      	nop
  403518:	204067a8 	.word	0x204067a8

0040351c <__libc_fini_array>:
  40351c:	b538      	push	{r3, r4, r5, lr}
  40351e:	4c0a      	ldr	r4, [pc, #40]	; (403548 <__libc_fini_array+0x2c>)
  403520:	4d0a      	ldr	r5, [pc, #40]	; (40354c <__libc_fini_array+0x30>)
  403522:	1b64      	subs	r4, r4, r5
  403524:	10a4      	asrs	r4, r4, #2
  403526:	d00a      	beq.n	40353e <__libc_fini_array+0x22>
  403528:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40352c:	3b01      	subs	r3, #1
  40352e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403532:	3c01      	subs	r4, #1
  403534:	f855 3904 	ldr.w	r3, [r5], #-4
  403538:	4798      	blx	r3
  40353a:	2c00      	cmp	r4, #0
  40353c:	d1f9      	bne.n	403532 <__libc_fini_array+0x16>
  40353e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403542:	f001 bab9 	b.w	404ab8 <_fini>
  403546:	bf00      	nop
  403548:	00404ac8 	.word	0x00404ac8
  40354c:	00404ac4 	.word	0x00404ac4

00403550 <_malloc_trim_r>:
  403550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403552:	4f24      	ldr	r7, [pc, #144]	; (4035e4 <_malloc_trim_r+0x94>)
  403554:	460c      	mov	r4, r1
  403556:	4606      	mov	r6, r0
  403558:	f000 febe 	bl	4042d8 <__malloc_lock>
  40355c:	68bb      	ldr	r3, [r7, #8]
  40355e:	685d      	ldr	r5, [r3, #4]
  403560:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403564:	310f      	adds	r1, #15
  403566:	f025 0503 	bic.w	r5, r5, #3
  40356a:	4429      	add	r1, r5
  40356c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403570:	f021 010f 	bic.w	r1, r1, #15
  403574:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403578:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40357c:	db07      	blt.n	40358e <_malloc_trim_r+0x3e>
  40357e:	2100      	movs	r1, #0
  403580:	4630      	mov	r0, r6
  403582:	f001 f85b 	bl	40463c <_sbrk_r>
  403586:	68bb      	ldr	r3, [r7, #8]
  403588:	442b      	add	r3, r5
  40358a:	4298      	cmp	r0, r3
  40358c:	d004      	beq.n	403598 <_malloc_trim_r+0x48>
  40358e:	4630      	mov	r0, r6
  403590:	f000 fea8 	bl	4042e4 <__malloc_unlock>
  403594:	2000      	movs	r0, #0
  403596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403598:	4261      	negs	r1, r4
  40359a:	4630      	mov	r0, r6
  40359c:	f001 f84e 	bl	40463c <_sbrk_r>
  4035a0:	3001      	adds	r0, #1
  4035a2:	d00d      	beq.n	4035c0 <_malloc_trim_r+0x70>
  4035a4:	4b10      	ldr	r3, [pc, #64]	; (4035e8 <_malloc_trim_r+0x98>)
  4035a6:	68ba      	ldr	r2, [r7, #8]
  4035a8:	6819      	ldr	r1, [r3, #0]
  4035aa:	1b2d      	subs	r5, r5, r4
  4035ac:	f045 0501 	orr.w	r5, r5, #1
  4035b0:	4630      	mov	r0, r6
  4035b2:	1b09      	subs	r1, r1, r4
  4035b4:	6055      	str	r5, [r2, #4]
  4035b6:	6019      	str	r1, [r3, #0]
  4035b8:	f000 fe94 	bl	4042e4 <__malloc_unlock>
  4035bc:	2001      	movs	r0, #1
  4035be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4035c0:	2100      	movs	r1, #0
  4035c2:	4630      	mov	r0, r6
  4035c4:	f001 f83a 	bl	40463c <_sbrk_r>
  4035c8:	68ba      	ldr	r2, [r7, #8]
  4035ca:	1a83      	subs	r3, r0, r2
  4035cc:	2b0f      	cmp	r3, #15
  4035ce:	ddde      	ble.n	40358e <_malloc_trim_r+0x3e>
  4035d0:	4c06      	ldr	r4, [pc, #24]	; (4035ec <_malloc_trim_r+0x9c>)
  4035d2:	4905      	ldr	r1, [pc, #20]	; (4035e8 <_malloc_trim_r+0x98>)
  4035d4:	6824      	ldr	r4, [r4, #0]
  4035d6:	f043 0301 	orr.w	r3, r3, #1
  4035da:	1b00      	subs	r0, r0, r4
  4035dc:	6053      	str	r3, [r2, #4]
  4035de:	6008      	str	r0, [r1, #0]
  4035e0:	e7d5      	b.n	40358e <_malloc_trim_r+0x3e>
  4035e2:	bf00      	nop
  4035e4:	20400454 	.word	0x20400454
  4035e8:	204066c0 	.word	0x204066c0
  4035ec:	2040085c 	.word	0x2040085c

004035f0 <_free_r>:
  4035f0:	2900      	cmp	r1, #0
  4035f2:	d044      	beq.n	40367e <_free_r+0x8e>
  4035f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035f8:	460d      	mov	r5, r1
  4035fa:	4680      	mov	r8, r0
  4035fc:	f000 fe6c 	bl	4042d8 <__malloc_lock>
  403600:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403604:	4969      	ldr	r1, [pc, #420]	; (4037ac <_free_r+0x1bc>)
  403606:	f027 0301 	bic.w	r3, r7, #1
  40360a:	f1a5 0408 	sub.w	r4, r5, #8
  40360e:	18e2      	adds	r2, r4, r3
  403610:	688e      	ldr	r6, [r1, #8]
  403612:	6850      	ldr	r0, [r2, #4]
  403614:	42b2      	cmp	r2, r6
  403616:	f020 0003 	bic.w	r0, r0, #3
  40361a:	d05e      	beq.n	4036da <_free_r+0xea>
  40361c:	07fe      	lsls	r6, r7, #31
  40361e:	6050      	str	r0, [r2, #4]
  403620:	d40b      	bmi.n	40363a <_free_r+0x4a>
  403622:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403626:	1be4      	subs	r4, r4, r7
  403628:	f101 0e08 	add.w	lr, r1, #8
  40362c:	68a5      	ldr	r5, [r4, #8]
  40362e:	4575      	cmp	r5, lr
  403630:	443b      	add	r3, r7
  403632:	d06d      	beq.n	403710 <_free_r+0x120>
  403634:	68e7      	ldr	r7, [r4, #12]
  403636:	60ef      	str	r7, [r5, #12]
  403638:	60bd      	str	r5, [r7, #8]
  40363a:	1815      	adds	r5, r2, r0
  40363c:	686d      	ldr	r5, [r5, #4]
  40363e:	07ed      	lsls	r5, r5, #31
  403640:	d53e      	bpl.n	4036c0 <_free_r+0xd0>
  403642:	f043 0201 	orr.w	r2, r3, #1
  403646:	6062      	str	r2, [r4, #4]
  403648:	50e3      	str	r3, [r4, r3]
  40364a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40364e:	d217      	bcs.n	403680 <_free_r+0x90>
  403650:	08db      	lsrs	r3, r3, #3
  403652:	1c58      	adds	r0, r3, #1
  403654:	109a      	asrs	r2, r3, #2
  403656:	684d      	ldr	r5, [r1, #4]
  403658:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40365c:	60a7      	str	r7, [r4, #8]
  40365e:	2301      	movs	r3, #1
  403660:	4093      	lsls	r3, r2
  403662:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  403666:	432b      	orrs	r3, r5
  403668:	3a08      	subs	r2, #8
  40366a:	60e2      	str	r2, [r4, #12]
  40366c:	604b      	str	r3, [r1, #4]
  40366e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  403672:	60fc      	str	r4, [r7, #12]
  403674:	4640      	mov	r0, r8
  403676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40367a:	f000 be33 	b.w	4042e4 <__malloc_unlock>
  40367e:	4770      	bx	lr
  403680:	0a5a      	lsrs	r2, r3, #9
  403682:	2a04      	cmp	r2, #4
  403684:	d852      	bhi.n	40372c <_free_r+0x13c>
  403686:	099a      	lsrs	r2, r3, #6
  403688:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40368c:	00ff      	lsls	r7, r7, #3
  40368e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403692:	19c8      	adds	r0, r1, r7
  403694:	59ca      	ldr	r2, [r1, r7]
  403696:	3808      	subs	r0, #8
  403698:	4290      	cmp	r0, r2
  40369a:	d04f      	beq.n	40373c <_free_r+0x14c>
  40369c:	6851      	ldr	r1, [r2, #4]
  40369e:	f021 0103 	bic.w	r1, r1, #3
  4036a2:	428b      	cmp	r3, r1
  4036a4:	d232      	bcs.n	40370c <_free_r+0x11c>
  4036a6:	6892      	ldr	r2, [r2, #8]
  4036a8:	4290      	cmp	r0, r2
  4036aa:	d1f7      	bne.n	40369c <_free_r+0xac>
  4036ac:	68c3      	ldr	r3, [r0, #12]
  4036ae:	60a0      	str	r0, [r4, #8]
  4036b0:	60e3      	str	r3, [r4, #12]
  4036b2:	609c      	str	r4, [r3, #8]
  4036b4:	60c4      	str	r4, [r0, #12]
  4036b6:	4640      	mov	r0, r8
  4036b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4036bc:	f000 be12 	b.w	4042e4 <__malloc_unlock>
  4036c0:	6895      	ldr	r5, [r2, #8]
  4036c2:	4f3b      	ldr	r7, [pc, #236]	; (4037b0 <_free_r+0x1c0>)
  4036c4:	42bd      	cmp	r5, r7
  4036c6:	4403      	add	r3, r0
  4036c8:	d040      	beq.n	40374c <_free_r+0x15c>
  4036ca:	68d0      	ldr	r0, [r2, #12]
  4036cc:	60e8      	str	r0, [r5, #12]
  4036ce:	f043 0201 	orr.w	r2, r3, #1
  4036d2:	6085      	str	r5, [r0, #8]
  4036d4:	6062      	str	r2, [r4, #4]
  4036d6:	50e3      	str	r3, [r4, r3]
  4036d8:	e7b7      	b.n	40364a <_free_r+0x5a>
  4036da:	07ff      	lsls	r7, r7, #31
  4036dc:	4403      	add	r3, r0
  4036de:	d407      	bmi.n	4036f0 <_free_r+0x100>
  4036e0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4036e4:	1aa4      	subs	r4, r4, r2
  4036e6:	4413      	add	r3, r2
  4036e8:	68a0      	ldr	r0, [r4, #8]
  4036ea:	68e2      	ldr	r2, [r4, #12]
  4036ec:	60c2      	str	r2, [r0, #12]
  4036ee:	6090      	str	r0, [r2, #8]
  4036f0:	4a30      	ldr	r2, [pc, #192]	; (4037b4 <_free_r+0x1c4>)
  4036f2:	6812      	ldr	r2, [r2, #0]
  4036f4:	f043 0001 	orr.w	r0, r3, #1
  4036f8:	4293      	cmp	r3, r2
  4036fa:	6060      	str	r0, [r4, #4]
  4036fc:	608c      	str	r4, [r1, #8]
  4036fe:	d3b9      	bcc.n	403674 <_free_r+0x84>
  403700:	4b2d      	ldr	r3, [pc, #180]	; (4037b8 <_free_r+0x1c8>)
  403702:	4640      	mov	r0, r8
  403704:	6819      	ldr	r1, [r3, #0]
  403706:	f7ff ff23 	bl	403550 <_malloc_trim_r>
  40370a:	e7b3      	b.n	403674 <_free_r+0x84>
  40370c:	4610      	mov	r0, r2
  40370e:	e7cd      	b.n	4036ac <_free_r+0xbc>
  403710:	1811      	adds	r1, r2, r0
  403712:	6849      	ldr	r1, [r1, #4]
  403714:	07c9      	lsls	r1, r1, #31
  403716:	d444      	bmi.n	4037a2 <_free_r+0x1b2>
  403718:	6891      	ldr	r1, [r2, #8]
  40371a:	68d2      	ldr	r2, [r2, #12]
  40371c:	60ca      	str	r2, [r1, #12]
  40371e:	4403      	add	r3, r0
  403720:	f043 0001 	orr.w	r0, r3, #1
  403724:	6091      	str	r1, [r2, #8]
  403726:	6060      	str	r0, [r4, #4]
  403728:	50e3      	str	r3, [r4, r3]
  40372a:	e7a3      	b.n	403674 <_free_r+0x84>
  40372c:	2a14      	cmp	r2, #20
  40372e:	d816      	bhi.n	40375e <_free_r+0x16e>
  403730:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403734:	00ff      	lsls	r7, r7, #3
  403736:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40373a:	e7aa      	b.n	403692 <_free_r+0xa2>
  40373c:	10aa      	asrs	r2, r5, #2
  40373e:	2301      	movs	r3, #1
  403740:	684d      	ldr	r5, [r1, #4]
  403742:	4093      	lsls	r3, r2
  403744:	432b      	orrs	r3, r5
  403746:	604b      	str	r3, [r1, #4]
  403748:	4603      	mov	r3, r0
  40374a:	e7b0      	b.n	4036ae <_free_r+0xbe>
  40374c:	f043 0201 	orr.w	r2, r3, #1
  403750:	614c      	str	r4, [r1, #20]
  403752:	610c      	str	r4, [r1, #16]
  403754:	60e5      	str	r5, [r4, #12]
  403756:	60a5      	str	r5, [r4, #8]
  403758:	6062      	str	r2, [r4, #4]
  40375a:	50e3      	str	r3, [r4, r3]
  40375c:	e78a      	b.n	403674 <_free_r+0x84>
  40375e:	2a54      	cmp	r2, #84	; 0x54
  403760:	d806      	bhi.n	403770 <_free_r+0x180>
  403762:	0b1a      	lsrs	r2, r3, #12
  403764:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403768:	00ff      	lsls	r7, r7, #3
  40376a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40376e:	e790      	b.n	403692 <_free_r+0xa2>
  403770:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403774:	d806      	bhi.n	403784 <_free_r+0x194>
  403776:	0bda      	lsrs	r2, r3, #15
  403778:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40377c:	00ff      	lsls	r7, r7, #3
  40377e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403782:	e786      	b.n	403692 <_free_r+0xa2>
  403784:	f240 5054 	movw	r0, #1364	; 0x554
  403788:	4282      	cmp	r2, r0
  40378a:	d806      	bhi.n	40379a <_free_r+0x1aa>
  40378c:	0c9a      	lsrs	r2, r3, #18
  40378e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403792:	00ff      	lsls	r7, r7, #3
  403794:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403798:	e77b      	b.n	403692 <_free_r+0xa2>
  40379a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40379e:	257e      	movs	r5, #126	; 0x7e
  4037a0:	e777      	b.n	403692 <_free_r+0xa2>
  4037a2:	f043 0101 	orr.w	r1, r3, #1
  4037a6:	6061      	str	r1, [r4, #4]
  4037a8:	6013      	str	r3, [r2, #0]
  4037aa:	e763      	b.n	403674 <_free_r+0x84>
  4037ac:	20400454 	.word	0x20400454
  4037b0:	2040045c 	.word	0x2040045c
  4037b4:	20400860 	.word	0x20400860
  4037b8:	204066f0 	.word	0x204066f0

004037bc <__sfvwrite_r>:
  4037bc:	6893      	ldr	r3, [r2, #8]
  4037be:	2b00      	cmp	r3, #0
  4037c0:	d073      	beq.n	4038aa <__sfvwrite_r+0xee>
  4037c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037c6:	898b      	ldrh	r3, [r1, #12]
  4037c8:	b083      	sub	sp, #12
  4037ca:	460c      	mov	r4, r1
  4037cc:	0719      	lsls	r1, r3, #28
  4037ce:	9000      	str	r0, [sp, #0]
  4037d0:	4616      	mov	r6, r2
  4037d2:	d526      	bpl.n	403822 <__sfvwrite_r+0x66>
  4037d4:	6922      	ldr	r2, [r4, #16]
  4037d6:	b322      	cbz	r2, 403822 <__sfvwrite_r+0x66>
  4037d8:	f013 0002 	ands.w	r0, r3, #2
  4037dc:	6835      	ldr	r5, [r6, #0]
  4037de:	d02c      	beq.n	40383a <__sfvwrite_r+0x7e>
  4037e0:	f04f 0900 	mov.w	r9, #0
  4037e4:	4fb0      	ldr	r7, [pc, #704]	; (403aa8 <__sfvwrite_r+0x2ec>)
  4037e6:	46c8      	mov	r8, r9
  4037e8:	46b2      	mov	sl, r6
  4037ea:	45b8      	cmp	r8, r7
  4037ec:	4643      	mov	r3, r8
  4037ee:	464a      	mov	r2, r9
  4037f0:	bf28      	it	cs
  4037f2:	463b      	movcs	r3, r7
  4037f4:	9800      	ldr	r0, [sp, #0]
  4037f6:	f1b8 0f00 	cmp.w	r8, #0
  4037fa:	d050      	beq.n	40389e <__sfvwrite_r+0xe2>
  4037fc:	69e1      	ldr	r1, [r4, #28]
  4037fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403800:	47b0      	blx	r6
  403802:	2800      	cmp	r0, #0
  403804:	dd58      	ble.n	4038b8 <__sfvwrite_r+0xfc>
  403806:	f8da 3008 	ldr.w	r3, [sl, #8]
  40380a:	1a1b      	subs	r3, r3, r0
  40380c:	4481      	add	r9, r0
  40380e:	eba8 0800 	sub.w	r8, r8, r0
  403812:	f8ca 3008 	str.w	r3, [sl, #8]
  403816:	2b00      	cmp	r3, #0
  403818:	d1e7      	bne.n	4037ea <__sfvwrite_r+0x2e>
  40381a:	2000      	movs	r0, #0
  40381c:	b003      	add	sp, #12
  40381e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403822:	4621      	mov	r1, r4
  403824:	9800      	ldr	r0, [sp, #0]
  403826:	f000 ff75 	bl	404714 <__swsetup_r>
  40382a:	2800      	cmp	r0, #0
  40382c:	f040 8133 	bne.w	403a96 <__sfvwrite_r+0x2da>
  403830:	89a3      	ldrh	r3, [r4, #12]
  403832:	6835      	ldr	r5, [r6, #0]
  403834:	f013 0002 	ands.w	r0, r3, #2
  403838:	d1d2      	bne.n	4037e0 <__sfvwrite_r+0x24>
  40383a:	f013 0901 	ands.w	r9, r3, #1
  40383e:	d145      	bne.n	4038cc <__sfvwrite_r+0x110>
  403840:	464f      	mov	r7, r9
  403842:	9601      	str	r6, [sp, #4]
  403844:	b337      	cbz	r7, 403894 <__sfvwrite_r+0xd8>
  403846:	059a      	lsls	r2, r3, #22
  403848:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40384c:	f140 8083 	bpl.w	403956 <__sfvwrite_r+0x19a>
  403850:	4547      	cmp	r7, r8
  403852:	46c3      	mov	fp, r8
  403854:	f0c0 80ab 	bcc.w	4039ae <__sfvwrite_r+0x1f2>
  403858:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40385c:	f040 80ac 	bne.w	4039b8 <__sfvwrite_r+0x1fc>
  403860:	6820      	ldr	r0, [r4, #0]
  403862:	46ba      	mov	sl, r7
  403864:	465a      	mov	r2, fp
  403866:	4649      	mov	r1, r9
  403868:	f000 fcd2 	bl	404210 <memmove>
  40386c:	68a2      	ldr	r2, [r4, #8]
  40386e:	6823      	ldr	r3, [r4, #0]
  403870:	eba2 0208 	sub.w	r2, r2, r8
  403874:	445b      	add	r3, fp
  403876:	60a2      	str	r2, [r4, #8]
  403878:	6023      	str	r3, [r4, #0]
  40387a:	9a01      	ldr	r2, [sp, #4]
  40387c:	6893      	ldr	r3, [r2, #8]
  40387e:	eba3 030a 	sub.w	r3, r3, sl
  403882:	44d1      	add	r9, sl
  403884:	eba7 070a 	sub.w	r7, r7, sl
  403888:	6093      	str	r3, [r2, #8]
  40388a:	2b00      	cmp	r3, #0
  40388c:	d0c5      	beq.n	40381a <__sfvwrite_r+0x5e>
  40388e:	89a3      	ldrh	r3, [r4, #12]
  403890:	2f00      	cmp	r7, #0
  403892:	d1d8      	bne.n	403846 <__sfvwrite_r+0x8a>
  403894:	f8d5 9000 	ldr.w	r9, [r5]
  403898:	686f      	ldr	r7, [r5, #4]
  40389a:	3508      	adds	r5, #8
  40389c:	e7d2      	b.n	403844 <__sfvwrite_r+0x88>
  40389e:	f8d5 9000 	ldr.w	r9, [r5]
  4038a2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4038a6:	3508      	adds	r5, #8
  4038a8:	e79f      	b.n	4037ea <__sfvwrite_r+0x2e>
  4038aa:	2000      	movs	r0, #0
  4038ac:	4770      	bx	lr
  4038ae:	4621      	mov	r1, r4
  4038b0:	9800      	ldr	r0, [sp, #0]
  4038b2:	f7ff fda3 	bl	4033fc <_fflush_r>
  4038b6:	b370      	cbz	r0, 403916 <__sfvwrite_r+0x15a>
  4038b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4038bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4038c0:	f04f 30ff 	mov.w	r0, #4294967295
  4038c4:	81a3      	strh	r3, [r4, #12]
  4038c6:	b003      	add	sp, #12
  4038c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038cc:	4681      	mov	r9, r0
  4038ce:	4633      	mov	r3, r6
  4038d0:	464e      	mov	r6, r9
  4038d2:	46a8      	mov	r8, r5
  4038d4:	469a      	mov	sl, r3
  4038d6:	464d      	mov	r5, r9
  4038d8:	b34e      	cbz	r6, 40392e <__sfvwrite_r+0x172>
  4038da:	b380      	cbz	r0, 40393e <__sfvwrite_r+0x182>
  4038dc:	6820      	ldr	r0, [r4, #0]
  4038de:	6923      	ldr	r3, [r4, #16]
  4038e0:	6962      	ldr	r2, [r4, #20]
  4038e2:	45b1      	cmp	r9, r6
  4038e4:	46cb      	mov	fp, r9
  4038e6:	bf28      	it	cs
  4038e8:	46b3      	movcs	fp, r6
  4038ea:	4298      	cmp	r0, r3
  4038ec:	465f      	mov	r7, fp
  4038ee:	d904      	bls.n	4038fa <__sfvwrite_r+0x13e>
  4038f0:	68a3      	ldr	r3, [r4, #8]
  4038f2:	4413      	add	r3, r2
  4038f4:	459b      	cmp	fp, r3
  4038f6:	f300 80a6 	bgt.w	403a46 <__sfvwrite_r+0x28a>
  4038fa:	4593      	cmp	fp, r2
  4038fc:	db4b      	blt.n	403996 <__sfvwrite_r+0x1da>
  4038fe:	4613      	mov	r3, r2
  403900:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403902:	69e1      	ldr	r1, [r4, #28]
  403904:	9800      	ldr	r0, [sp, #0]
  403906:	462a      	mov	r2, r5
  403908:	47b8      	blx	r7
  40390a:	1e07      	subs	r7, r0, #0
  40390c:	ddd4      	ble.n	4038b8 <__sfvwrite_r+0xfc>
  40390e:	ebb9 0907 	subs.w	r9, r9, r7
  403912:	d0cc      	beq.n	4038ae <__sfvwrite_r+0xf2>
  403914:	2001      	movs	r0, #1
  403916:	f8da 3008 	ldr.w	r3, [sl, #8]
  40391a:	1bdb      	subs	r3, r3, r7
  40391c:	443d      	add	r5, r7
  40391e:	1bf6      	subs	r6, r6, r7
  403920:	f8ca 3008 	str.w	r3, [sl, #8]
  403924:	2b00      	cmp	r3, #0
  403926:	f43f af78 	beq.w	40381a <__sfvwrite_r+0x5e>
  40392a:	2e00      	cmp	r6, #0
  40392c:	d1d5      	bne.n	4038da <__sfvwrite_r+0x11e>
  40392e:	f108 0308 	add.w	r3, r8, #8
  403932:	e913 0060 	ldmdb	r3, {r5, r6}
  403936:	4698      	mov	r8, r3
  403938:	3308      	adds	r3, #8
  40393a:	2e00      	cmp	r6, #0
  40393c:	d0f9      	beq.n	403932 <__sfvwrite_r+0x176>
  40393e:	4632      	mov	r2, r6
  403940:	210a      	movs	r1, #10
  403942:	4628      	mov	r0, r5
  403944:	f000 fc14 	bl	404170 <memchr>
  403948:	2800      	cmp	r0, #0
  40394a:	f000 80a1 	beq.w	403a90 <__sfvwrite_r+0x2d4>
  40394e:	3001      	adds	r0, #1
  403950:	eba0 0905 	sub.w	r9, r0, r5
  403954:	e7c2      	b.n	4038dc <__sfvwrite_r+0x120>
  403956:	6820      	ldr	r0, [r4, #0]
  403958:	6923      	ldr	r3, [r4, #16]
  40395a:	4298      	cmp	r0, r3
  40395c:	d802      	bhi.n	403964 <__sfvwrite_r+0x1a8>
  40395e:	6963      	ldr	r3, [r4, #20]
  403960:	429f      	cmp	r7, r3
  403962:	d25d      	bcs.n	403a20 <__sfvwrite_r+0x264>
  403964:	45b8      	cmp	r8, r7
  403966:	bf28      	it	cs
  403968:	46b8      	movcs	r8, r7
  40396a:	4642      	mov	r2, r8
  40396c:	4649      	mov	r1, r9
  40396e:	f000 fc4f 	bl	404210 <memmove>
  403972:	68a3      	ldr	r3, [r4, #8]
  403974:	6822      	ldr	r2, [r4, #0]
  403976:	eba3 0308 	sub.w	r3, r3, r8
  40397a:	4442      	add	r2, r8
  40397c:	60a3      	str	r3, [r4, #8]
  40397e:	6022      	str	r2, [r4, #0]
  403980:	b10b      	cbz	r3, 403986 <__sfvwrite_r+0x1ca>
  403982:	46c2      	mov	sl, r8
  403984:	e779      	b.n	40387a <__sfvwrite_r+0xbe>
  403986:	4621      	mov	r1, r4
  403988:	9800      	ldr	r0, [sp, #0]
  40398a:	f7ff fd37 	bl	4033fc <_fflush_r>
  40398e:	2800      	cmp	r0, #0
  403990:	d192      	bne.n	4038b8 <__sfvwrite_r+0xfc>
  403992:	46c2      	mov	sl, r8
  403994:	e771      	b.n	40387a <__sfvwrite_r+0xbe>
  403996:	465a      	mov	r2, fp
  403998:	4629      	mov	r1, r5
  40399a:	f000 fc39 	bl	404210 <memmove>
  40399e:	68a2      	ldr	r2, [r4, #8]
  4039a0:	6823      	ldr	r3, [r4, #0]
  4039a2:	eba2 020b 	sub.w	r2, r2, fp
  4039a6:	445b      	add	r3, fp
  4039a8:	60a2      	str	r2, [r4, #8]
  4039aa:	6023      	str	r3, [r4, #0]
  4039ac:	e7af      	b.n	40390e <__sfvwrite_r+0x152>
  4039ae:	6820      	ldr	r0, [r4, #0]
  4039b0:	46b8      	mov	r8, r7
  4039b2:	46ba      	mov	sl, r7
  4039b4:	46bb      	mov	fp, r7
  4039b6:	e755      	b.n	403864 <__sfvwrite_r+0xa8>
  4039b8:	6962      	ldr	r2, [r4, #20]
  4039ba:	6820      	ldr	r0, [r4, #0]
  4039bc:	6921      	ldr	r1, [r4, #16]
  4039be:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4039c2:	eba0 0a01 	sub.w	sl, r0, r1
  4039c6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4039ca:	f10a 0001 	add.w	r0, sl, #1
  4039ce:	ea4f 0868 	mov.w	r8, r8, asr #1
  4039d2:	4438      	add	r0, r7
  4039d4:	4540      	cmp	r0, r8
  4039d6:	4642      	mov	r2, r8
  4039d8:	bf84      	itt	hi
  4039da:	4680      	movhi	r8, r0
  4039dc:	4642      	movhi	r2, r8
  4039de:	055b      	lsls	r3, r3, #21
  4039e0:	d544      	bpl.n	403a6c <__sfvwrite_r+0x2b0>
  4039e2:	4611      	mov	r1, r2
  4039e4:	9800      	ldr	r0, [sp, #0]
  4039e6:	f000 f913 	bl	403c10 <_malloc_r>
  4039ea:	4683      	mov	fp, r0
  4039ec:	2800      	cmp	r0, #0
  4039ee:	d055      	beq.n	403a9c <__sfvwrite_r+0x2e0>
  4039f0:	4652      	mov	r2, sl
  4039f2:	6921      	ldr	r1, [r4, #16]
  4039f4:	f7ff f9d0 	bl	402d98 <memcpy>
  4039f8:	89a3      	ldrh	r3, [r4, #12]
  4039fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4039fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403a02:	81a3      	strh	r3, [r4, #12]
  403a04:	eb0b 000a 	add.w	r0, fp, sl
  403a08:	eba8 030a 	sub.w	r3, r8, sl
  403a0c:	f8c4 b010 	str.w	fp, [r4, #16]
  403a10:	f8c4 8014 	str.w	r8, [r4, #20]
  403a14:	6020      	str	r0, [r4, #0]
  403a16:	60a3      	str	r3, [r4, #8]
  403a18:	46b8      	mov	r8, r7
  403a1a:	46ba      	mov	sl, r7
  403a1c:	46bb      	mov	fp, r7
  403a1e:	e721      	b.n	403864 <__sfvwrite_r+0xa8>
  403a20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  403a24:	42b9      	cmp	r1, r7
  403a26:	bf28      	it	cs
  403a28:	4639      	movcs	r1, r7
  403a2a:	464a      	mov	r2, r9
  403a2c:	fb91 f1f3 	sdiv	r1, r1, r3
  403a30:	9800      	ldr	r0, [sp, #0]
  403a32:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403a34:	fb03 f301 	mul.w	r3, r3, r1
  403a38:	69e1      	ldr	r1, [r4, #28]
  403a3a:	47b0      	blx	r6
  403a3c:	f1b0 0a00 	subs.w	sl, r0, #0
  403a40:	f73f af1b 	bgt.w	40387a <__sfvwrite_r+0xbe>
  403a44:	e738      	b.n	4038b8 <__sfvwrite_r+0xfc>
  403a46:	461a      	mov	r2, r3
  403a48:	4629      	mov	r1, r5
  403a4a:	9301      	str	r3, [sp, #4]
  403a4c:	f000 fbe0 	bl	404210 <memmove>
  403a50:	6822      	ldr	r2, [r4, #0]
  403a52:	9b01      	ldr	r3, [sp, #4]
  403a54:	9800      	ldr	r0, [sp, #0]
  403a56:	441a      	add	r2, r3
  403a58:	6022      	str	r2, [r4, #0]
  403a5a:	4621      	mov	r1, r4
  403a5c:	f7ff fcce 	bl	4033fc <_fflush_r>
  403a60:	9b01      	ldr	r3, [sp, #4]
  403a62:	2800      	cmp	r0, #0
  403a64:	f47f af28 	bne.w	4038b8 <__sfvwrite_r+0xfc>
  403a68:	461f      	mov	r7, r3
  403a6a:	e750      	b.n	40390e <__sfvwrite_r+0x152>
  403a6c:	9800      	ldr	r0, [sp, #0]
  403a6e:	f000 fc3f 	bl	4042f0 <_realloc_r>
  403a72:	4683      	mov	fp, r0
  403a74:	2800      	cmp	r0, #0
  403a76:	d1c5      	bne.n	403a04 <__sfvwrite_r+0x248>
  403a78:	9d00      	ldr	r5, [sp, #0]
  403a7a:	6921      	ldr	r1, [r4, #16]
  403a7c:	4628      	mov	r0, r5
  403a7e:	f7ff fdb7 	bl	4035f0 <_free_r>
  403a82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a86:	220c      	movs	r2, #12
  403a88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403a8c:	602a      	str	r2, [r5, #0]
  403a8e:	e715      	b.n	4038bc <__sfvwrite_r+0x100>
  403a90:	f106 0901 	add.w	r9, r6, #1
  403a94:	e722      	b.n	4038dc <__sfvwrite_r+0x120>
  403a96:	f04f 30ff 	mov.w	r0, #4294967295
  403a9a:	e6bf      	b.n	40381c <__sfvwrite_r+0x60>
  403a9c:	9a00      	ldr	r2, [sp, #0]
  403a9e:	230c      	movs	r3, #12
  403aa0:	6013      	str	r3, [r2, #0]
  403aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403aa6:	e709      	b.n	4038bc <__sfvwrite_r+0x100>
  403aa8:	7ffffc00 	.word	0x7ffffc00

00403aac <_fwalk_reent>:
  403aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403ab0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403ab4:	d01f      	beq.n	403af6 <_fwalk_reent+0x4a>
  403ab6:	4688      	mov	r8, r1
  403ab8:	4606      	mov	r6, r0
  403aba:	f04f 0900 	mov.w	r9, #0
  403abe:	687d      	ldr	r5, [r7, #4]
  403ac0:	68bc      	ldr	r4, [r7, #8]
  403ac2:	3d01      	subs	r5, #1
  403ac4:	d411      	bmi.n	403aea <_fwalk_reent+0x3e>
  403ac6:	89a3      	ldrh	r3, [r4, #12]
  403ac8:	2b01      	cmp	r3, #1
  403aca:	f105 35ff 	add.w	r5, r5, #4294967295
  403ace:	d908      	bls.n	403ae2 <_fwalk_reent+0x36>
  403ad0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403ad4:	3301      	adds	r3, #1
  403ad6:	4621      	mov	r1, r4
  403ad8:	4630      	mov	r0, r6
  403ada:	d002      	beq.n	403ae2 <_fwalk_reent+0x36>
  403adc:	47c0      	blx	r8
  403ade:	ea49 0900 	orr.w	r9, r9, r0
  403ae2:	1c6b      	adds	r3, r5, #1
  403ae4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403ae8:	d1ed      	bne.n	403ac6 <_fwalk_reent+0x1a>
  403aea:	683f      	ldr	r7, [r7, #0]
  403aec:	2f00      	cmp	r7, #0
  403aee:	d1e6      	bne.n	403abe <_fwalk_reent+0x12>
  403af0:	4648      	mov	r0, r9
  403af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403af6:	46b9      	mov	r9, r7
  403af8:	4648      	mov	r0, r9
  403afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403afe:	bf00      	nop

00403b00 <__retarget_lock_init_recursive>:
  403b00:	4770      	bx	lr
  403b02:	bf00      	nop

00403b04 <__retarget_lock_close_recursive>:
  403b04:	4770      	bx	lr
  403b06:	bf00      	nop

00403b08 <__retarget_lock_acquire_recursive>:
  403b08:	4770      	bx	lr
  403b0a:	bf00      	nop

00403b0c <__retarget_lock_release_recursive>:
  403b0c:	4770      	bx	lr
  403b0e:	bf00      	nop

00403b10 <__swhatbuf_r>:
  403b10:	b570      	push	{r4, r5, r6, lr}
  403b12:	460c      	mov	r4, r1
  403b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b18:	2900      	cmp	r1, #0
  403b1a:	b090      	sub	sp, #64	; 0x40
  403b1c:	4615      	mov	r5, r2
  403b1e:	461e      	mov	r6, r3
  403b20:	db14      	blt.n	403b4c <__swhatbuf_r+0x3c>
  403b22:	aa01      	add	r2, sp, #4
  403b24:	f000 ff30 	bl	404988 <_fstat_r>
  403b28:	2800      	cmp	r0, #0
  403b2a:	db0f      	blt.n	403b4c <__swhatbuf_r+0x3c>
  403b2c:	9a02      	ldr	r2, [sp, #8]
  403b2e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403b32:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403b36:	fab2 f282 	clz	r2, r2
  403b3a:	0952      	lsrs	r2, r2, #5
  403b3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403b40:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403b44:	6032      	str	r2, [r6, #0]
  403b46:	602b      	str	r3, [r5, #0]
  403b48:	b010      	add	sp, #64	; 0x40
  403b4a:	bd70      	pop	{r4, r5, r6, pc}
  403b4c:	89a2      	ldrh	r2, [r4, #12]
  403b4e:	2300      	movs	r3, #0
  403b50:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403b54:	6033      	str	r3, [r6, #0]
  403b56:	d004      	beq.n	403b62 <__swhatbuf_r+0x52>
  403b58:	2240      	movs	r2, #64	; 0x40
  403b5a:	4618      	mov	r0, r3
  403b5c:	602a      	str	r2, [r5, #0]
  403b5e:	b010      	add	sp, #64	; 0x40
  403b60:	bd70      	pop	{r4, r5, r6, pc}
  403b62:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403b66:	602b      	str	r3, [r5, #0]
  403b68:	b010      	add	sp, #64	; 0x40
  403b6a:	bd70      	pop	{r4, r5, r6, pc}

00403b6c <__smakebuf_r>:
  403b6c:	898a      	ldrh	r2, [r1, #12]
  403b6e:	0792      	lsls	r2, r2, #30
  403b70:	460b      	mov	r3, r1
  403b72:	d506      	bpl.n	403b82 <__smakebuf_r+0x16>
  403b74:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403b78:	2101      	movs	r1, #1
  403b7a:	601a      	str	r2, [r3, #0]
  403b7c:	611a      	str	r2, [r3, #16]
  403b7e:	6159      	str	r1, [r3, #20]
  403b80:	4770      	bx	lr
  403b82:	b5f0      	push	{r4, r5, r6, r7, lr}
  403b84:	b083      	sub	sp, #12
  403b86:	ab01      	add	r3, sp, #4
  403b88:	466a      	mov	r2, sp
  403b8a:	460c      	mov	r4, r1
  403b8c:	4606      	mov	r6, r0
  403b8e:	f7ff ffbf 	bl	403b10 <__swhatbuf_r>
  403b92:	9900      	ldr	r1, [sp, #0]
  403b94:	4605      	mov	r5, r0
  403b96:	4630      	mov	r0, r6
  403b98:	f000 f83a 	bl	403c10 <_malloc_r>
  403b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ba0:	b1d8      	cbz	r0, 403bda <__smakebuf_r+0x6e>
  403ba2:	9a01      	ldr	r2, [sp, #4]
  403ba4:	4f15      	ldr	r7, [pc, #84]	; (403bfc <__smakebuf_r+0x90>)
  403ba6:	9900      	ldr	r1, [sp, #0]
  403ba8:	63f7      	str	r7, [r6, #60]	; 0x3c
  403baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403bae:	81a3      	strh	r3, [r4, #12]
  403bb0:	6020      	str	r0, [r4, #0]
  403bb2:	6120      	str	r0, [r4, #16]
  403bb4:	6161      	str	r1, [r4, #20]
  403bb6:	b91a      	cbnz	r2, 403bc0 <__smakebuf_r+0x54>
  403bb8:	432b      	orrs	r3, r5
  403bba:	81a3      	strh	r3, [r4, #12]
  403bbc:	b003      	add	sp, #12
  403bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403bc0:	4630      	mov	r0, r6
  403bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403bc6:	f000 fef3 	bl	4049b0 <_isatty_r>
  403bca:	b1a0      	cbz	r0, 403bf6 <__smakebuf_r+0x8a>
  403bcc:	89a3      	ldrh	r3, [r4, #12]
  403bce:	f023 0303 	bic.w	r3, r3, #3
  403bd2:	f043 0301 	orr.w	r3, r3, #1
  403bd6:	b21b      	sxth	r3, r3
  403bd8:	e7ee      	b.n	403bb8 <__smakebuf_r+0x4c>
  403bda:	059a      	lsls	r2, r3, #22
  403bdc:	d4ee      	bmi.n	403bbc <__smakebuf_r+0x50>
  403bde:	f023 0303 	bic.w	r3, r3, #3
  403be2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403be6:	f043 0302 	orr.w	r3, r3, #2
  403bea:	2101      	movs	r1, #1
  403bec:	81a3      	strh	r3, [r4, #12]
  403bee:	6022      	str	r2, [r4, #0]
  403bf0:	6122      	str	r2, [r4, #16]
  403bf2:	6161      	str	r1, [r4, #20]
  403bf4:	e7e2      	b.n	403bbc <__smakebuf_r+0x50>
  403bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403bfa:	e7dd      	b.n	403bb8 <__smakebuf_r+0x4c>
  403bfc:	00403451 	.word	0x00403451

00403c00 <malloc>:
  403c00:	4b02      	ldr	r3, [pc, #8]	; (403c0c <malloc+0xc>)
  403c02:	4601      	mov	r1, r0
  403c04:	6818      	ldr	r0, [r3, #0]
  403c06:	f000 b803 	b.w	403c10 <_malloc_r>
  403c0a:	bf00      	nop
  403c0c:	20400024 	.word	0x20400024

00403c10 <_malloc_r>:
  403c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c14:	f101 060b 	add.w	r6, r1, #11
  403c18:	2e16      	cmp	r6, #22
  403c1a:	b083      	sub	sp, #12
  403c1c:	4605      	mov	r5, r0
  403c1e:	f240 809e 	bls.w	403d5e <_malloc_r+0x14e>
  403c22:	f036 0607 	bics.w	r6, r6, #7
  403c26:	f100 80bd 	bmi.w	403da4 <_malloc_r+0x194>
  403c2a:	42b1      	cmp	r1, r6
  403c2c:	f200 80ba 	bhi.w	403da4 <_malloc_r+0x194>
  403c30:	f000 fb52 	bl	4042d8 <__malloc_lock>
  403c34:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403c38:	f0c0 8293 	bcc.w	404162 <_malloc_r+0x552>
  403c3c:	0a73      	lsrs	r3, r6, #9
  403c3e:	f000 80b8 	beq.w	403db2 <_malloc_r+0x1a2>
  403c42:	2b04      	cmp	r3, #4
  403c44:	f200 8179 	bhi.w	403f3a <_malloc_r+0x32a>
  403c48:	09b3      	lsrs	r3, r6, #6
  403c4a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403c4e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403c52:	00c3      	lsls	r3, r0, #3
  403c54:	4fbf      	ldr	r7, [pc, #764]	; (403f54 <_malloc_r+0x344>)
  403c56:	443b      	add	r3, r7
  403c58:	f1a3 0108 	sub.w	r1, r3, #8
  403c5c:	685c      	ldr	r4, [r3, #4]
  403c5e:	42a1      	cmp	r1, r4
  403c60:	d106      	bne.n	403c70 <_malloc_r+0x60>
  403c62:	e00c      	b.n	403c7e <_malloc_r+0x6e>
  403c64:	2a00      	cmp	r2, #0
  403c66:	f280 80aa 	bge.w	403dbe <_malloc_r+0x1ae>
  403c6a:	68e4      	ldr	r4, [r4, #12]
  403c6c:	42a1      	cmp	r1, r4
  403c6e:	d006      	beq.n	403c7e <_malloc_r+0x6e>
  403c70:	6863      	ldr	r3, [r4, #4]
  403c72:	f023 0303 	bic.w	r3, r3, #3
  403c76:	1b9a      	subs	r2, r3, r6
  403c78:	2a0f      	cmp	r2, #15
  403c7a:	ddf3      	ble.n	403c64 <_malloc_r+0x54>
  403c7c:	4670      	mov	r0, lr
  403c7e:	693c      	ldr	r4, [r7, #16]
  403c80:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403f68 <_malloc_r+0x358>
  403c84:	4574      	cmp	r4, lr
  403c86:	f000 81ab 	beq.w	403fe0 <_malloc_r+0x3d0>
  403c8a:	6863      	ldr	r3, [r4, #4]
  403c8c:	f023 0303 	bic.w	r3, r3, #3
  403c90:	1b9a      	subs	r2, r3, r6
  403c92:	2a0f      	cmp	r2, #15
  403c94:	f300 8190 	bgt.w	403fb8 <_malloc_r+0x3a8>
  403c98:	2a00      	cmp	r2, #0
  403c9a:	f8c7 e014 	str.w	lr, [r7, #20]
  403c9e:	f8c7 e010 	str.w	lr, [r7, #16]
  403ca2:	f280 809d 	bge.w	403de0 <_malloc_r+0x1d0>
  403ca6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403caa:	f080 8161 	bcs.w	403f70 <_malloc_r+0x360>
  403cae:	08db      	lsrs	r3, r3, #3
  403cb0:	f103 0c01 	add.w	ip, r3, #1
  403cb4:	1099      	asrs	r1, r3, #2
  403cb6:	687a      	ldr	r2, [r7, #4]
  403cb8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403cbc:	f8c4 8008 	str.w	r8, [r4, #8]
  403cc0:	2301      	movs	r3, #1
  403cc2:	408b      	lsls	r3, r1
  403cc4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403cc8:	4313      	orrs	r3, r2
  403cca:	3908      	subs	r1, #8
  403ccc:	60e1      	str	r1, [r4, #12]
  403cce:	607b      	str	r3, [r7, #4]
  403cd0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403cd4:	f8c8 400c 	str.w	r4, [r8, #12]
  403cd8:	1082      	asrs	r2, r0, #2
  403cda:	2401      	movs	r4, #1
  403cdc:	4094      	lsls	r4, r2
  403cde:	429c      	cmp	r4, r3
  403ce0:	f200 808b 	bhi.w	403dfa <_malloc_r+0x1ea>
  403ce4:	421c      	tst	r4, r3
  403ce6:	d106      	bne.n	403cf6 <_malloc_r+0xe6>
  403ce8:	f020 0003 	bic.w	r0, r0, #3
  403cec:	0064      	lsls	r4, r4, #1
  403cee:	421c      	tst	r4, r3
  403cf0:	f100 0004 	add.w	r0, r0, #4
  403cf4:	d0fa      	beq.n	403cec <_malloc_r+0xdc>
  403cf6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403cfa:	46cc      	mov	ip, r9
  403cfc:	4680      	mov	r8, r0
  403cfe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403d02:	459c      	cmp	ip, r3
  403d04:	d107      	bne.n	403d16 <_malloc_r+0x106>
  403d06:	e16d      	b.n	403fe4 <_malloc_r+0x3d4>
  403d08:	2a00      	cmp	r2, #0
  403d0a:	f280 817b 	bge.w	404004 <_malloc_r+0x3f4>
  403d0e:	68db      	ldr	r3, [r3, #12]
  403d10:	459c      	cmp	ip, r3
  403d12:	f000 8167 	beq.w	403fe4 <_malloc_r+0x3d4>
  403d16:	6859      	ldr	r1, [r3, #4]
  403d18:	f021 0103 	bic.w	r1, r1, #3
  403d1c:	1b8a      	subs	r2, r1, r6
  403d1e:	2a0f      	cmp	r2, #15
  403d20:	ddf2      	ble.n	403d08 <_malloc_r+0xf8>
  403d22:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403d26:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403d2a:	9300      	str	r3, [sp, #0]
  403d2c:	199c      	adds	r4, r3, r6
  403d2e:	4628      	mov	r0, r5
  403d30:	f046 0601 	orr.w	r6, r6, #1
  403d34:	f042 0501 	orr.w	r5, r2, #1
  403d38:	605e      	str	r6, [r3, #4]
  403d3a:	f8c8 c00c 	str.w	ip, [r8, #12]
  403d3e:	f8cc 8008 	str.w	r8, [ip, #8]
  403d42:	617c      	str	r4, [r7, #20]
  403d44:	613c      	str	r4, [r7, #16]
  403d46:	f8c4 e00c 	str.w	lr, [r4, #12]
  403d4a:	f8c4 e008 	str.w	lr, [r4, #8]
  403d4e:	6065      	str	r5, [r4, #4]
  403d50:	505a      	str	r2, [r3, r1]
  403d52:	f000 fac7 	bl	4042e4 <__malloc_unlock>
  403d56:	9b00      	ldr	r3, [sp, #0]
  403d58:	f103 0408 	add.w	r4, r3, #8
  403d5c:	e01e      	b.n	403d9c <_malloc_r+0x18c>
  403d5e:	2910      	cmp	r1, #16
  403d60:	d820      	bhi.n	403da4 <_malloc_r+0x194>
  403d62:	f000 fab9 	bl	4042d8 <__malloc_lock>
  403d66:	2610      	movs	r6, #16
  403d68:	2318      	movs	r3, #24
  403d6a:	2002      	movs	r0, #2
  403d6c:	4f79      	ldr	r7, [pc, #484]	; (403f54 <_malloc_r+0x344>)
  403d6e:	443b      	add	r3, r7
  403d70:	f1a3 0208 	sub.w	r2, r3, #8
  403d74:	685c      	ldr	r4, [r3, #4]
  403d76:	4294      	cmp	r4, r2
  403d78:	f000 813d 	beq.w	403ff6 <_malloc_r+0x3e6>
  403d7c:	6863      	ldr	r3, [r4, #4]
  403d7e:	68e1      	ldr	r1, [r4, #12]
  403d80:	68a6      	ldr	r6, [r4, #8]
  403d82:	f023 0303 	bic.w	r3, r3, #3
  403d86:	4423      	add	r3, r4
  403d88:	4628      	mov	r0, r5
  403d8a:	685a      	ldr	r2, [r3, #4]
  403d8c:	60f1      	str	r1, [r6, #12]
  403d8e:	f042 0201 	orr.w	r2, r2, #1
  403d92:	608e      	str	r6, [r1, #8]
  403d94:	605a      	str	r2, [r3, #4]
  403d96:	f000 faa5 	bl	4042e4 <__malloc_unlock>
  403d9a:	3408      	adds	r4, #8
  403d9c:	4620      	mov	r0, r4
  403d9e:	b003      	add	sp, #12
  403da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403da4:	2400      	movs	r4, #0
  403da6:	230c      	movs	r3, #12
  403da8:	4620      	mov	r0, r4
  403daa:	602b      	str	r3, [r5, #0]
  403dac:	b003      	add	sp, #12
  403dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403db2:	2040      	movs	r0, #64	; 0x40
  403db4:	f44f 7300 	mov.w	r3, #512	; 0x200
  403db8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403dbc:	e74a      	b.n	403c54 <_malloc_r+0x44>
  403dbe:	4423      	add	r3, r4
  403dc0:	68e1      	ldr	r1, [r4, #12]
  403dc2:	685a      	ldr	r2, [r3, #4]
  403dc4:	68a6      	ldr	r6, [r4, #8]
  403dc6:	f042 0201 	orr.w	r2, r2, #1
  403dca:	60f1      	str	r1, [r6, #12]
  403dcc:	4628      	mov	r0, r5
  403dce:	608e      	str	r6, [r1, #8]
  403dd0:	605a      	str	r2, [r3, #4]
  403dd2:	f000 fa87 	bl	4042e4 <__malloc_unlock>
  403dd6:	3408      	adds	r4, #8
  403dd8:	4620      	mov	r0, r4
  403dda:	b003      	add	sp, #12
  403ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403de0:	4423      	add	r3, r4
  403de2:	4628      	mov	r0, r5
  403de4:	685a      	ldr	r2, [r3, #4]
  403de6:	f042 0201 	orr.w	r2, r2, #1
  403dea:	605a      	str	r2, [r3, #4]
  403dec:	f000 fa7a 	bl	4042e4 <__malloc_unlock>
  403df0:	3408      	adds	r4, #8
  403df2:	4620      	mov	r0, r4
  403df4:	b003      	add	sp, #12
  403df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dfa:	68bc      	ldr	r4, [r7, #8]
  403dfc:	6863      	ldr	r3, [r4, #4]
  403dfe:	f023 0803 	bic.w	r8, r3, #3
  403e02:	45b0      	cmp	r8, r6
  403e04:	d304      	bcc.n	403e10 <_malloc_r+0x200>
  403e06:	eba8 0306 	sub.w	r3, r8, r6
  403e0a:	2b0f      	cmp	r3, #15
  403e0c:	f300 8085 	bgt.w	403f1a <_malloc_r+0x30a>
  403e10:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403f6c <_malloc_r+0x35c>
  403e14:	4b50      	ldr	r3, [pc, #320]	; (403f58 <_malloc_r+0x348>)
  403e16:	f8d9 2000 	ldr.w	r2, [r9]
  403e1a:	681b      	ldr	r3, [r3, #0]
  403e1c:	3201      	adds	r2, #1
  403e1e:	4433      	add	r3, r6
  403e20:	eb04 0a08 	add.w	sl, r4, r8
  403e24:	f000 8155 	beq.w	4040d2 <_malloc_r+0x4c2>
  403e28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403e2c:	330f      	adds	r3, #15
  403e2e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403e32:	f02b 0b0f 	bic.w	fp, fp, #15
  403e36:	4659      	mov	r1, fp
  403e38:	4628      	mov	r0, r5
  403e3a:	f000 fbff 	bl	40463c <_sbrk_r>
  403e3e:	1c41      	adds	r1, r0, #1
  403e40:	4602      	mov	r2, r0
  403e42:	f000 80fc 	beq.w	40403e <_malloc_r+0x42e>
  403e46:	4582      	cmp	sl, r0
  403e48:	f200 80f7 	bhi.w	40403a <_malloc_r+0x42a>
  403e4c:	4b43      	ldr	r3, [pc, #268]	; (403f5c <_malloc_r+0x34c>)
  403e4e:	6819      	ldr	r1, [r3, #0]
  403e50:	4459      	add	r1, fp
  403e52:	6019      	str	r1, [r3, #0]
  403e54:	f000 814d 	beq.w	4040f2 <_malloc_r+0x4e2>
  403e58:	f8d9 0000 	ldr.w	r0, [r9]
  403e5c:	3001      	adds	r0, #1
  403e5e:	bf1b      	ittet	ne
  403e60:	eba2 0a0a 	subne.w	sl, r2, sl
  403e64:	4451      	addne	r1, sl
  403e66:	f8c9 2000 	streq.w	r2, [r9]
  403e6a:	6019      	strne	r1, [r3, #0]
  403e6c:	f012 0107 	ands.w	r1, r2, #7
  403e70:	f000 8115 	beq.w	40409e <_malloc_r+0x48e>
  403e74:	f1c1 0008 	rsb	r0, r1, #8
  403e78:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403e7c:	4402      	add	r2, r0
  403e7e:	3108      	adds	r1, #8
  403e80:	eb02 090b 	add.w	r9, r2, fp
  403e84:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403e88:	eba1 0909 	sub.w	r9, r1, r9
  403e8c:	4649      	mov	r1, r9
  403e8e:	4628      	mov	r0, r5
  403e90:	9301      	str	r3, [sp, #4]
  403e92:	9200      	str	r2, [sp, #0]
  403e94:	f000 fbd2 	bl	40463c <_sbrk_r>
  403e98:	1c43      	adds	r3, r0, #1
  403e9a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403e9e:	f000 8143 	beq.w	404128 <_malloc_r+0x518>
  403ea2:	1a80      	subs	r0, r0, r2
  403ea4:	4448      	add	r0, r9
  403ea6:	f040 0001 	orr.w	r0, r0, #1
  403eaa:	6819      	ldr	r1, [r3, #0]
  403eac:	60ba      	str	r2, [r7, #8]
  403eae:	4449      	add	r1, r9
  403eb0:	42bc      	cmp	r4, r7
  403eb2:	6050      	str	r0, [r2, #4]
  403eb4:	6019      	str	r1, [r3, #0]
  403eb6:	d017      	beq.n	403ee8 <_malloc_r+0x2d8>
  403eb8:	f1b8 0f0f 	cmp.w	r8, #15
  403ebc:	f240 80fb 	bls.w	4040b6 <_malloc_r+0x4a6>
  403ec0:	6860      	ldr	r0, [r4, #4]
  403ec2:	f1a8 020c 	sub.w	r2, r8, #12
  403ec6:	f022 0207 	bic.w	r2, r2, #7
  403eca:	eb04 0e02 	add.w	lr, r4, r2
  403ece:	f000 0001 	and.w	r0, r0, #1
  403ed2:	f04f 0c05 	mov.w	ip, #5
  403ed6:	4310      	orrs	r0, r2
  403ed8:	2a0f      	cmp	r2, #15
  403eda:	6060      	str	r0, [r4, #4]
  403edc:	f8ce c004 	str.w	ip, [lr, #4]
  403ee0:	f8ce c008 	str.w	ip, [lr, #8]
  403ee4:	f200 8117 	bhi.w	404116 <_malloc_r+0x506>
  403ee8:	4b1d      	ldr	r3, [pc, #116]	; (403f60 <_malloc_r+0x350>)
  403eea:	68bc      	ldr	r4, [r7, #8]
  403eec:	681a      	ldr	r2, [r3, #0]
  403eee:	4291      	cmp	r1, r2
  403ef0:	bf88      	it	hi
  403ef2:	6019      	strhi	r1, [r3, #0]
  403ef4:	4b1b      	ldr	r3, [pc, #108]	; (403f64 <_malloc_r+0x354>)
  403ef6:	681a      	ldr	r2, [r3, #0]
  403ef8:	4291      	cmp	r1, r2
  403efa:	6862      	ldr	r2, [r4, #4]
  403efc:	bf88      	it	hi
  403efe:	6019      	strhi	r1, [r3, #0]
  403f00:	f022 0203 	bic.w	r2, r2, #3
  403f04:	4296      	cmp	r6, r2
  403f06:	eba2 0306 	sub.w	r3, r2, r6
  403f0a:	d801      	bhi.n	403f10 <_malloc_r+0x300>
  403f0c:	2b0f      	cmp	r3, #15
  403f0e:	dc04      	bgt.n	403f1a <_malloc_r+0x30a>
  403f10:	4628      	mov	r0, r5
  403f12:	f000 f9e7 	bl	4042e4 <__malloc_unlock>
  403f16:	2400      	movs	r4, #0
  403f18:	e740      	b.n	403d9c <_malloc_r+0x18c>
  403f1a:	19a2      	adds	r2, r4, r6
  403f1c:	f043 0301 	orr.w	r3, r3, #1
  403f20:	f046 0601 	orr.w	r6, r6, #1
  403f24:	6066      	str	r6, [r4, #4]
  403f26:	4628      	mov	r0, r5
  403f28:	60ba      	str	r2, [r7, #8]
  403f2a:	6053      	str	r3, [r2, #4]
  403f2c:	f000 f9da 	bl	4042e4 <__malloc_unlock>
  403f30:	3408      	adds	r4, #8
  403f32:	4620      	mov	r0, r4
  403f34:	b003      	add	sp, #12
  403f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f3a:	2b14      	cmp	r3, #20
  403f3c:	d971      	bls.n	404022 <_malloc_r+0x412>
  403f3e:	2b54      	cmp	r3, #84	; 0x54
  403f40:	f200 80a3 	bhi.w	40408a <_malloc_r+0x47a>
  403f44:	0b33      	lsrs	r3, r6, #12
  403f46:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403f4a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403f4e:	00c3      	lsls	r3, r0, #3
  403f50:	e680      	b.n	403c54 <_malloc_r+0x44>
  403f52:	bf00      	nop
  403f54:	20400454 	.word	0x20400454
  403f58:	204066f0 	.word	0x204066f0
  403f5c:	204066c0 	.word	0x204066c0
  403f60:	204066e8 	.word	0x204066e8
  403f64:	204066ec 	.word	0x204066ec
  403f68:	2040045c 	.word	0x2040045c
  403f6c:	2040085c 	.word	0x2040085c
  403f70:	0a5a      	lsrs	r2, r3, #9
  403f72:	2a04      	cmp	r2, #4
  403f74:	d95b      	bls.n	40402e <_malloc_r+0x41e>
  403f76:	2a14      	cmp	r2, #20
  403f78:	f200 80ae 	bhi.w	4040d8 <_malloc_r+0x4c8>
  403f7c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403f80:	00c9      	lsls	r1, r1, #3
  403f82:	325b      	adds	r2, #91	; 0x5b
  403f84:	eb07 0c01 	add.w	ip, r7, r1
  403f88:	5879      	ldr	r1, [r7, r1]
  403f8a:	f1ac 0c08 	sub.w	ip, ip, #8
  403f8e:	458c      	cmp	ip, r1
  403f90:	f000 8088 	beq.w	4040a4 <_malloc_r+0x494>
  403f94:	684a      	ldr	r2, [r1, #4]
  403f96:	f022 0203 	bic.w	r2, r2, #3
  403f9a:	4293      	cmp	r3, r2
  403f9c:	d273      	bcs.n	404086 <_malloc_r+0x476>
  403f9e:	6889      	ldr	r1, [r1, #8]
  403fa0:	458c      	cmp	ip, r1
  403fa2:	d1f7      	bne.n	403f94 <_malloc_r+0x384>
  403fa4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403fa8:	687b      	ldr	r3, [r7, #4]
  403faa:	60e2      	str	r2, [r4, #12]
  403fac:	f8c4 c008 	str.w	ip, [r4, #8]
  403fb0:	6094      	str	r4, [r2, #8]
  403fb2:	f8cc 400c 	str.w	r4, [ip, #12]
  403fb6:	e68f      	b.n	403cd8 <_malloc_r+0xc8>
  403fb8:	19a1      	adds	r1, r4, r6
  403fba:	f046 0c01 	orr.w	ip, r6, #1
  403fbe:	f042 0601 	orr.w	r6, r2, #1
  403fc2:	f8c4 c004 	str.w	ip, [r4, #4]
  403fc6:	4628      	mov	r0, r5
  403fc8:	6179      	str	r1, [r7, #20]
  403fca:	6139      	str	r1, [r7, #16]
  403fcc:	f8c1 e00c 	str.w	lr, [r1, #12]
  403fd0:	f8c1 e008 	str.w	lr, [r1, #8]
  403fd4:	604e      	str	r6, [r1, #4]
  403fd6:	50e2      	str	r2, [r4, r3]
  403fd8:	f000 f984 	bl	4042e4 <__malloc_unlock>
  403fdc:	3408      	adds	r4, #8
  403fde:	e6dd      	b.n	403d9c <_malloc_r+0x18c>
  403fe0:	687b      	ldr	r3, [r7, #4]
  403fe2:	e679      	b.n	403cd8 <_malloc_r+0xc8>
  403fe4:	f108 0801 	add.w	r8, r8, #1
  403fe8:	f018 0f03 	tst.w	r8, #3
  403fec:	f10c 0c08 	add.w	ip, ip, #8
  403ff0:	f47f ae85 	bne.w	403cfe <_malloc_r+0xee>
  403ff4:	e02d      	b.n	404052 <_malloc_r+0x442>
  403ff6:	68dc      	ldr	r4, [r3, #12]
  403ff8:	42a3      	cmp	r3, r4
  403ffa:	bf08      	it	eq
  403ffc:	3002      	addeq	r0, #2
  403ffe:	f43f ae3e 	beq.w	403c7e <_malloc_r+0x6e>
  404002:	e6bb      	b.n	403d7c <_malloc_r+0x16c>
  404004:	4419      	add	r1, r3
  404006:	461c      	mov	r4, r3
  404008:	684a      	ldr	r2, [r1, #4]
  40400a:	68db      	ldr	r3, [r3, #12]
  40400c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404010:	f042 0201 	orr.w	r2, r2, #1
  404014:	604a      	str	r2, [r1, #4]
  404016:	4628      	mov	r0, r5
  404018:	60f3      	str	r3, [r6, #12]
  40401a:	609e      	str	r6, [r3, #8]
  40401c:	f000 f962 	bl	4042e4 <__malloc_unlock>
  404020:	e6bc      	b.n	403d9c <_malloc_r+0x18c>
  404022:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404026:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40402a:	00c3      	lsls	r3, r0, #3
  40402c:	e612      	b.n	403c54 <_malloc_r+0x44>
  40402e:	099a      	lsrs	r2, r3, #6
  404030:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404034:	00c9      	lsls	r1, r1, #3
  404036:	3238      	adds	r2, #56	; 0x38
  404038:	e7a4      	b.n	403f84 <_malloc_r+0x374>
  40403a:	42bc      	cmp	r4, r7
  40403c:	d054      	beq.n	4040e8 <_malloc_r+0x4d8>
  40403e:	68bc      	ldr	r4, [r7, #8]
  404040:	6862      	ldr	r2, [r4, #4]
  404042:	f022 0203 	bic.w	r2, r2, #3
  404046:	e75d      	b.n	403f04 <_malloc_r+0x2f4>
  404048:	f859 3908 	ldr.w	r3, [r9], #-8
  40404c:	4599      	cmp	r9, r3
  40404e:	f040 8086 	bne.w	40415e <_malloc_r+0x54e>
  404052:	f010 0f03 	tst.w	r0, #3
  404056:	f100 30ff 	add.w	r0, r0, #4294967295
  40405a:	d1f5      	bne.n	404048 <_malloc_r+0x438>
  40405c:	687b      	ldr	r3, [r7, #4]
  40405e:	ea23 0304 	bic.w	r3, r3, r4
  404062:	607b      	str	r3, [r7, #4]
  404064:	0064      	lsls	r4, r4, #1
  404066:	429c      	cmp	r4, r3
  404068:	f63f aec7 	bhi.w	403dfa <_malloc_r+0x1ea>
  40406c:	2c00      	cmp	r4, #0
  40406e:	f43f aec4 	beq.w	403dfa <_malloc_r+0x1ea>
  404072:	421c      	tst	r4, r3
  404074:	4640      	mov	r0, r8
  404076:	f47f ae3e 	bne.w	403cf6 <_malloc_r+0xe6>
  40407a:	0064      	lsls	r4, r4, #1
  40407c:	421c      	tst	r4, r3
  40407e:	f100 0004 	add.w	r0, r0, #4
  404082:	d0fa      	beq.n	40407a <_malloc_r+0x46a>
  404084:	e637      	b.n	403cf6 <_malloc_r+0xe6>
  404086:	468c      	mov	ip, r1
  404088:	e78c      	b.n	403fa4 <_malloc_r+0x394>
  40408a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40408e:	d815      	bhi.n	4040bc <_malloc_r+0x4ac>
  404090:	0bf3      	lsrs	r3, r6, #15
  404092:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404096:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40409a:	00c3      	lsls	r3, r0, #3
  40409c:	e5da      	b.n	403c54 <_malloc_r+0x44>
  40409e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4040a2:	e6ed      	b.n	403e80 <_malloc_r+0x270>
  4040a4:	687b      	ldr	r3, [r7, #4]
  4040a6:	1092      	asrs	r2, r2, #2
  4040a8:	2101      	movs	r1, #1
  4040aa:	fa01 f202 	lsl.w	r2, r1, r2
  4040ae:	4313      	orrs	r3, r2
  4040b0:	607b      	str	r3, [r7, #4]
  4040b2:	4662      	mov	r2, ip
  4040b4:	e779      	b.n	403faa <_malloc_r+0x39a>
  4040b6:	2301      	movs	r3, #1
  4040b8:	6053      	str	r3, [r2, #4]
  4040ba:	e729      	b.n	403f10 <_malloc_r+0x300>
  4040bc:	f240 5254 	movw	r2, #1364	; 0x554
  4040c0:	4293      	cmp	r3, r2
  4040c2:	d822      	bhi.n	40410a <_malloc_r+0x4fa>
  4040c4:	0cb3      	lsrs	r3, r6, #18
  4040c6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4040ca:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4040ce:	00c3      	lsls	r3, r0, #3
  4040d0:	e5c0      	b.n	403c54 <_malloc_r+0x44>
  4040d2:	f103 0b10 	add.w	fp, r3, #16
  4040d6:	e6ae      	b.n	403e36 <_malloc_r+0x226>
  4040d8:	2a54      	cmp	r2, #84	; 0x54
  4040da:	d829      	bhi.n	404130 <_malloc_r+0x520>
  4040dc:	0b1a      	lsrs	r2, r3, #12
  4040de:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4040e2:	00c9      	lsls	r1, r1, #3
  4040e4:	326e      	adds	r2, #110	; 0x6e
  4040e6:	e74d      	b.n	403f84 <_malloc_r+0x374>
  4040e8:	4b20      	ldr	r3, [pc, #128]	; (40416c <_malloc_r+0x55c>)
  4040ea:	6819      	ldr	r1, [r3, #0]
  4040ec:	4459      	add	r1, fp
  4040ee:	6019      	str	r1, [r3, #0]
  4040f0:	e6b2      	b.n	403e58 <_malloc_r+0x248>
  4040f2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4040f6:	2800      	cmp	r0, #0
  4040f8:	f47f aeae 	bne.w	403e58 <_malloc_r+0x248>
  4040fc:	eb08 030b 	add.w	r3, r8, fp
  404100:	68ba      	ldr	r2, [r7, #8]
  404102:	f043 0301 	orr.w	r3, r3, #1
  404106:	6053      	str	r3, [r2, #4]
  404108:	e6ee      	b.n	403ee8 <_malloc_r+0x2d8>
  40410a:	207f      	movs	r0, #127	; 0x7f
  40410c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404110:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404114:	e59e      	b.n	403c54 <_malloc_r+0x44>
  404116:	f104 0108 	add.w	r1, r4, #8
  40411a:	4628      	mov	r0, r5
  40411c:	9300      	str	r3, [sp, #0]
  40411e:	f7ff fa67 	bl	4035f0 <_free_r>
  404122:	9b00      	ldr	r3, [sp, #0]
  404124:	6819      	ldr	r1, [r3, #0]
  404126:	e6df      	b.n	403ee8 <_malloc_r+0x2d8>
  404128:	2001      	movs	r0, #1
  40412a:	f04f 0900 	mov.w	r9, #0
  40412e:	e6bc      	b.n	403eaa <_malloc_r+0x29a>
  404130:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404134:	d805      	bhi.n	404142 <_malloc_r+0x532>
  404136:	0bda      	lsrs	r2, r3, #15
  404138:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40413c:	00c9      	lsls	r1, r1, #3
  40413e:	3277      	adds	r2, #119	; 0x77
  404140:	e720      	b.n	403f84 <_malloc_r+0x374>
  404142:	f240 5154 	movw	r1, #1364	; 0x554
  404146:	428a      	cmp	r2, r1
  404148:	d805      	bhi.n	404156 <_malloc_r+0x546>
  40414a:	0c9a      	lsrs	r2, r3, #18
  40414c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404150:	00c9      	lsls	r1, r1, #3
  404152:	327c      	adds	r2, #124	; 0x7c
  404154:	e716      	b.n	403f84 <_malloc_r+0x374>
  404156:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40415a:	227e      	movs	r2, #126	; 0x7e
  40415c:	e712      	b.n	403f84 <_malloc_r+0x374>
  40415e:	687b      	ldr	r3, [r7, #4]
  404160:	e780      	b.n	404064 <_malloc_r+0x454>
  404162:	08f0      	lsrs	r0, r6, #3
  404164:	f106 0308 	add.w	r3, r6, #8
  404168:	e600      	b.n	403d6c <_malloc_r+0x15c>
  40416a:	bf00      	nop
  40416c:	204066c0 	.word	0x204066c0

00404170 <memchr>:
  404170:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404174:	2a10      	cmp	r2, #16
  404176:	db2b      	blt.n	4041d0 <memchr+0x60>
  404178:	f010 0f07 	tst.w	r0, #7
  40417c:	d008      	beq.n	404190 <memchr+0x20>
  40417e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404182:	3a01      	subs	r2, #1
  404184:	428b      	cmp	r3, r1
  404186:	d02d      	beq.n	4041e4 <memchr+0x74>
  404188:	f010 0f07 	tst.w	r0, #7
  40418c:	b342      	cbz	r2, 4041e0 <memchr+0x70>
  40418e:	d1f6      	bne.n	40417e <memchr+0xe>
  404190:	b4f0      	push	{r4, r5, r6, r7}
  404192:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404196:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40419a:	f022 0407 	bic.w	r4, r2, #7
  40419e:	f07f 0700 	mvns.w	r7, #0
  4041a2:	2300      	movs	r3, #0
  4041a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4041a8:	3c08      	subs	r4, #8
  4041aa:	ea85 0501 	eor.w	r5, r5, r1
  4041ae:	ea86 0601 	eor.w	r6, r6, r1
  4041b2:	fa85 f547 	uadd8	r5, r5, r7
  4041b6:	faa3 f587 	sel	r5, r3, r7
  4041ba:	fa86 f647 	uadd8	r6, r6, r7
  4041be:	faa5 f687 	sel	r6, r5, r7
  4041c2:	b98e      	cbnz	r6, 4041e8 <memchr+0x78>
  4041c4:	d1ee      	bne.n	4041a4 <memchr+0x34>
  4041c6:	bcf0      	pop	{r4, r5, r6, r7}
  4041c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4041cc:	f002 0207 	and.w	r2, r2, #7
  4041d0:	b132      	cbz	r2, 4041e0 <memchr+0x70>
  4041d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4041d6:	3a01      	subs	r2, #1
  4041d8:	ea83 0301 	eor.w	r3, r3, r1
  4041dc:	b113      	cbz	r3, 4041e4 <memchr+0x74>
  4041de:	d1f8      	bne.n	4041d2 <memchr+0x62>
  4041e0:	2000      	movs	r0, #0
  4041e2:	4770      	bx	lr
  4041e4:	3801      	subs	r0, #1
  4041e6:	4770      	bx	lr
  4041e8:	2d00      	cmp	r5, #0
  4041ea:	bf06      	itte	eq
  4041ec:	4635      	moveq	r5, r6
  4041ee:	3803      	subeq	r0, #3
  4041f0:	3807      	subne	r0, #7
  4041f2:	f015 0f01 	tst.w	r5, #1
  4041f6:	d107      	bne.n	404208 <memchr+0x98>
  4041f8:	3001      	adds	r0, #1
  4041fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4041fe:	bf02      	ittt	eq
  404200:	3001      	addeq	r0, #1
  404202:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404206:	3001      	addeq	r0, #1
  404208:	bcf0      	pop	{r4, r5, r6, r7}
  40420a:	3801      	subs	r0, #1
  40420c:	4770      	bx	lr
  40420e:	bf00      	nop

00404210 <memmove>:
  404210:	4288      	cmp	r0, r1
  404212:	b5f0      	push	{r4, r5, r6, r7, lr}
  404214:	d90d      	bls.n	404232 <memmove+0x22>
  404216:	188b      	adds	r3, r1, r2
  404218:	4298      	cmp	r0, r3
  40421a:	d20a      	bcs.n	404232 <memmove+0x22>
  40421c:	1884      	adds	r4, r0, r2
  40421e:	2a00      	cmp	r2, #0
  404220:	d051      	beq.n	4042c6 <memmove+0xb6>
  404222:	4622      	mov	r2, r4
  404224:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404228:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40422c:	4299      	cmp	r1, r3
  40422e:	d1f9      	bne.n	404224 <memmove+0x14>
  404230:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404232:	2a0f      	cmp	r2, #15
  404234:	d948      	bls.n	4042c8 <memmove+0xb8>
  404236:	ea41 0300 	orr.w	r3, r1, r0
  40423a:	079b      	lsls	r3, r3, #30
  40423c:	d146      	bne.n	4042cc <memmove+0xbc>
  40423e:	f100 0410 	add.w	r4, r0, #16
  404242:	f101 0310 	add.w	r3, r1, #16
  404246:	4615      	mov	r5, r2
  404248:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40424c:	f844 6c10 	str.w	r6, [r4, #-16]
  404250:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404254:	f844 6c0c 	str.w	r6, [r4, #-12]
  404258:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40425c:	f844 6c08 	str.w	r6, [r4, #-8]
  404260:	3d10      	subs	r5, #16
  404262:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404266:	f844 6c04 	str.w	r6, [r4, #-4]
  40426a:	2d0f      	cmp	r5, #15
  40426c:	f103 0310 	add.w	r3, r3, #16
  404270:	f104 0410 	add.w	r4, r4, #16
  404274:	d8e8      	bhi.n	404248 <memmove+0x38>
  404276:	f1a2 0310 	sub.w	r3, r2, #16
  40427a:	f023 030f 	bic.w	r3, r3, #15
  40427e:	f002 0e0f 	and.w	lr, r2, #15
  404282:	3310      	adds	r3, #16
  404284:	f1be 0f03 	cmp.w	lr, #3
  404288:	4419      	add	r1, r3
  40428a:	4403      	add	r3, r0
  40428c:	d921      	bls.n	4042d2 <memmove+0xc2>
  40428e:	1f1e      	subs	r6, r3, #4
  404290:	460d      	mov	r5, r1
  404292:	4674      	mov	r4, lr
  404294:	3c04      	subs	r4, #4
  404296:	f855 7b04 	ldr.w	r7, [r5], #4
  40429a:	f846 7f04 	str.w	r7, [r6, #4]!
  40429e:	2c03      	cmp	r4, #3
  4042a0:	d8f8      	bhi.n	404294 <memmove+0x84>
  4042a2:	f1ae 0404 	sub.w	r4, lr, #4
  4042a6:	f024 0403 	bic.w	r4, r4, #3
  4042aa:	3404      	adds	r4, #4
  4042ac:	4421      	add	r1, r4
  4042ae:	4423      	add	r3, r4
  4042b0:	f002 0203 	and.w	r2, r2, #3
  4042b4:	b162      	cbz	r2, 4042d0 <memmove+0xc0>
  4042b6:	3b01      	subs	r3, #1
  4042b8:	440a      	add	r2, r1
  4042ba:	f811 4b01 	ldrb.w	r4, [r1], #1
  4042be:	f803 4f01 	strb.w	r4, [r3, #1]!
  4042c2:	428a      	cmp	r2, r1
  4042c4:	d1f9      	bne.n	4042ba <memmove+0xaa>
  4042c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4042c8:	4603      	mov	r3, r0
  4042ca:	e7f3      	b.n	4042b4 <memmove+0xa4>
  4042cc:	4603      	mov	r3, r0
  4042ce:	e7f2      	b.n	4042b6 <memmove+0xa6>
  4042d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4042d2:	4672      	mov	r2, lr
  4042d4:	e7ee      	b.n	4042b4 <memmove+0xa4>
  4042d6:	bf00      	nop

004042d8 <__malloc_lock>:
  4042d8:	4801      	ldr	r0, [pc, #4]	; (4042e0 <__malloc_lock+0x8>)
  4042da:	f7ff bc15 	b.w	403b08 <__retarget_lock_acquire_recursive>
  4042de:	bf00      	nop
  4042e0:	20406798 	.word	0x20406798

004042e4 <__malloc_unlock>:
  4042e4:	4801      	ldr	r0, [pc, #4]	; (4042ec <__malloc_unlock+0x8>)
  4042e6:	f7ff bc11 	b.w	403b0c <__retarget_lock_release_recursive>
  4042ea:	bf00      	nop
  4042ec:	20406798 	.word	0x20406798

004042f0 <_realloc_r>:
  4042f0:	2900      	cmp	r1, #0
  4042f2:	f000 8095 	beq.w	404420 <_realloc_r+0x130>
  4042f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042fa:	460d      	mov	r5, r1
  4042fc:	4616      	mov	r6, r2
  4042fe:	b083      	sub	sp, #12
  404300:	4680      	mov	r8, r0
  404302:	f106 070b 	add.w	r7, r6, #11
  404306:	f7ff ffe7 	bl	4042d8 <__malloc_lock>
  40430a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40430e:	2f16      	cmp	r7, #22
  404310:	f02e 0403 	bic.w	r4, lr, #3
  404314:	f1a5 0908 	sub.w	r9, r5, #8
  404318:	d83c      	bhi.n	404394 <_realloc_r+0xa4>
  40431a:	2210      	movs	r2, #16
  40431c:	4617      	mov	r7, r2
  40431e:	42be      	cmp	r6, r7
  404320:	d83d      	bhi.n	40439e <_realloc_r+0xae>
  404322:	4294      	cmp	r4, r2
  404324:	da43      	bge.n	4043ae <_realloc_r+0xbe>
  404326:	4bc4      	ldr	r3, [pc, #784]	; (404638 <_realloc_r+0x348>)
  404328:	6899      	ldr	r1, [r3, #8]
  40432a:	eb09 0004 	add.w	r0, r9, r4
  40432e:	4288      	cmp	r0, r1
  404330:	f000 80b4 	beq.w	40449c <_realloc_r+0x1ac>
  404334:	6843      	ldr	r3, [r0, #4]
  404336:	f023 0101 	bic.w	r1, r3, #1
  40433a:	4401      	add	r1, r0
  40433c:	6849      	ldr	r1, [r1, #4]
  40433e:	07c9      	lsls	r1, r1, #31
  404340:	d54c      	bpl.n	4043dc <_realloc_r+0xec>
  404342:	f01e 0f01 	tst.w	lr, #1
  404346:	f000 809b 	beq.w	404480 <_realloc_r+0x190>
  40434a:	4631      	mov	r1, r6
  40434c:	4640      	mov	r0, r8
  40434e:	f7ff fc5f 	bl	403c10 <_malloc_r>
  404352:	4606      	mov	r6, r0
  404354:	2800      	cmp	r0, #0
  404356:	d03a      	beq.n	4043ce <_realloc_r+0xde>
  404358:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40435c:	f023 0301 	bic.w	r3, r3, #1
  404360:	444b      	add	r3, r9
  404362:	f1a0 0208 	sub.w	r2, r0, #8
  404366:	429a      	cmp	r2, r3
  404368:	f000 8121 	beq.w	4045ae <_realloc_r+0x2be>
  40436c:	1f22      	subs	r2, r4, #4
  40436e:	2a24      	cmp	r2, #36	; 0x24
  404370:	f200 8107 	bhi.w	404582 <_realloc_r+0x292>
  404374:	2a13      	cmp	r2, #19
  404376:	f200 80db 	bhi.w	404530 <_realloc_r+0x240>
  40437a:	4603      	mov	r3, r0
  40437c:	462a      	mov	r2, r5
  40437e:	6811      	ldr	r1, [r2, #0]
  404380:	6019      	str	r1, [r3, #0]
  404382:	6851      	ldr	r1, [r2, #4]
  404384:	6059      	str	r1, [r3, #4]
  404386:	6892      	ldr	r2, [r2, #8]
  404388:	609a      	str	r2, [r3, #8]
  40438a:	4629      	mov	r1, r5
  40438c:	4640      	mov	r0, r8
  40438e:	f7ff f92f 	bl	4035f0 <_free_r>
  404392:	e01c      	b.n	4043ce <_realloc_r+0xde>
  404394:	f027 0707 	bic.w	r7, r7, #7
  404398:	2f00      	cmp	r7, #0
  40439a:	463a      	mov	r2, r7
  40439c:	dabf      	bge.n	40431e <_realloc_r+0x2e>
  40439e:	2600      	movs	r6, #0
  4043a0:	230c      	movs	r3, #12
  4043a2:	4630      	mov	r0, r6
  4043a4:	f8c8 3000 	str.w	r3, [r8]
  4043a8:	b003      	add	sp, #12
  4043aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043ae:	462e      	mov	r6, r5
  4043b0:	1be3      	subs	r3, r4, r7
  4043b2:	2b0f      	cmp	r3, #15
  4043b4:	d81e      	bhi.n	4043f4 <_realloc_r+0x104>
  4043b6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4043ba:	f003 0301 	and.w	r3, r3, #1
  4043be:	4323      	orrs	r3, r4
  4043c0:	444c      	add	r4, r9
  4043c2:	f8c9 3004 	str.w	r3, [r9, #4]
  4043c6:	6863      	ldr	r3, [r4, #4]
  4043c8:	f043 0301 	orr.w	r3, r3, #1
  4043cc:	6063      	str	r3, [r4, #4]
  4043ce:	4640      	mov	r0, r8
  4043d0:	f7ff ff88 	bl	4042e4 <__malloc_unlock>
  4043d4:	4630      	mov	r0, r6
  4043d6:	b003      	add	sp, #12
  4043d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043dc:	f023 0303 	bic.w	r3, r3, #3
  4043e0:	18e1      	adds	r1, r4, r3
  4043e2:	4291      	cmp	r1, r2
  4043e4:	db1f      	blt.n	404426 <_realloc_r+0x136>
  4043e6:	68c3      	ldr	r3, [r0, #12]
  4043e8:	6882      	ldr	r2, [r0, #8]
  4043ea:	462e      	mov	r6, r5
  4043ec:	60d3      	str	r3, [r2, #12]
  4043ee:	460c      	mov	r4, r1
  4043f0:	609a      	str	r2, [r3, #8]
  4043f2:	e7dd      	b.n	4043b0 <_realloc_r+0xc0>
  4043f4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4043f8:	eb09 0107 	add.w	r1, r9, r7
  4043fc:	f002 0201 	and.w	r2, r2, #1
  404400:	444c      	add	r4, r9
  404402:	f043 0301 	orr.w	r3, r3, #1
  404406:	4317      	orrs	r7, r2
  404408:	f8c9 7004 	str.w	r7, [r9, #4]
  40440c:	604b      	str	r3, [r1, #4]
  40440e:	6863      	ldr	r3, [r4, #4]
  404410:	f043 0301 	orr.w	r3, r3, #1
  404414:	3108      	adds	r1, #8
  404416:	6063      	str	r3, [r4, #4]
  404418:	4640      	mov	r0, r8
  40441a:	f7ff f8e9 	bl	4035f0 <_free_r>
  40441e:	e7d6      	b.n	4043ce <_realloc_r+0xde>
  404420:	4611      	mov	r1, r2
  404422:	f7ff bbf5 	b.w	403c10 <_malloc_r>
  404426:	f01e 0f01 	tst.w	lr, #1
  40442a:	d18e      	bne.n	40434a <_realloc_r+0x5a>
  40442c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404430:	eba9 0a01 	sub.w	sl, r9, r1
  404434:	f8da 1004 	ldr.w	r1, [sl, #4]
  404438:	f021 0103 	bic.w	r1, r1, #3
  40443c:	440b      	add	r3, r1
  40443e:	4423      	add	r3, r4
  404440:	4293      	cmp	r3, r2
  404442:	db25      	blt.n	404490 <_realloc_r+0x1a0>
  404444:	68c2      	ldr	r2, [r0, #12]
  404446:	6881      	ldr	r1, [r0, #8]
  404448:	4656      	mov	r6, sl
  40444a:	60ca      	str	r2, [r1, #12]
  40444c:	6091      	str	r1, [r2, #8]
  40444e:	f8da 100c 	ldr.w	r1, [sl, #12]
  404452:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404456:	1f22      	subs	r2, r4, #4
  404458:	2a24      	cmp	r2, #36	; 0x24
  40445a:	60c1      	str	r1, [r0, #12]
  40445c:	6088      	str	r0, [r1, #8]
  40445e:	f200 8094 	bhi.w	40458a <_realloc_r+0x29a>
  404462:	2a13      	cmp	r2, #19
  404464:	d96f      	bls.n	404546 <_realloc_r+0x256>
  404466:	6829      	ldr	r1, [r5, #0]
  404468:	f8ca 1008 	str.w	r1, [sl, #8]
  40446c:	6869      	ldr	r1, [r5, #4]
  40446e:	f8ca 100c 	str.w	r1, [sl, #12]
  404472:	2a1b      	cmp	r2, #27
  404474:	f200 80a2 	bhi.w	4045bc <_realloc_r+0x2cc>
  404478:	3508      	adds	r5, #8
  40447a:	f10a 0210 	add.w	r2, sl, #16
  40447e:	e063      	b.n	404548 <_realloc_r+0x258>
  404480:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404484:	eba9 0a03 	sub.w	sl, r9, r3
  404488:	f8da 1004 	ldr.w	r1, [sl, #4]
  40448c:	f021 0103 	bic.w	r1, r1, #3
  404490:	1863      	adds	r3, r4, r1
  404492:	4293      	cmp	r3, r2
  404494:	f6ff af59 	blt.w	40434a <_realloc_r+0x5a>
  404498:	4656      	mov	r6, sl
  40449a:	e7d8      	b.n	40444e <_realloc_r+0x15e>
  40449c:	6841      	ldr	r1, [r0, #4]
  40449e:	f021 0b03 	bic.w	fp, r1, #3
  4044a2:	44a3      	add	fp, r4
  4044a4:	f107 0010 	add.w	r0, r7, #16
  4044a8:	4583      	cmp	fp, r0
  4044aa:	da56      	bge.n	40455a <_realloc_r+0x26a>
  4044ac:	f01e 0f01 	tst.w	lr, #1
  4044b0:	f47f af4b 	bne.w	40434a <_realloc_r+0x5a>
  4044b4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4044b8:	eba9 0a01 	sub.w	sl, r9, r1
  4044bc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4044c0:	f021 0103 	bic.w	r1, r1, #3
  4044c4:	448b      	add	fp, r1
  4044c6:	4558      	cmp	r0, fp
  4044c8:	dce2      	bgt.n	404490 <_realloc_r+0x1a0>
  4044ca:	4656      	mov	r6, sl
  4044cc:	f8da 100c 	ldr.w	r1, [sl, #12]
  4044d0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4044d4:	1f22      	subs	r2, r4, #4
  4044d6:	2a24      	cmp	r2, #36	; 0x24
  4044d8:	60c1      	str	r1, [r0, #12]
  4044da:	6088      	str	r0, [r1, #8]
  4044dc:	f200 808f 	bhi.w	4045fe <_realloc_r+0x30e>
  4044e0:	2a13      	cmp	r2, #19
  4044e2:	f240 808a 	bls.w	4045fa <_realloc_r+0x30a>
  4044e6:	6829      	ldr	r1, [r5, #0]
  4044e8:	f8ca 1008 	str.w	r1, [sl, #8]
  4044ec:	6869      	ldr	r1, [r5, #4]
  4044ee:	f8ca 100c 	str.w	r1, [sl, #12]
  4044f2:	2a1b      	cmp	r2, #27
  4044f4:	f200 808a 	bhi.w	40460c <_realloc_r+0x31c>
  4044f8:	3508      	adds	r5, #8
  4044fa:	f10a 0210 	add.w	r2, sl, #16
  4044fe:	6829      	ldr	r1, [r5, #0]
  404500:	6011      	str	r1, [r2, #0]
  404502:	6869      	ldr	r1, [r5, #4]
  404504:	6051      	str	r1, [r2, #4]
  404506:	68a9      	ldr	r1, [r5, #8]
  404508:	6091      	str	r1, [r2, #8]
  40450a:	eb0a 0107 	add.w	r1, sl, r7
  40450e:	ebab 0207 	sub.w	r2, fp, r7
  404512:	f042 0201 	orr.w	r2, r2, #1
  404516:	6099      	str	r1, [r3, #8]
  404518:	604a      	str	r2, [r1, #4]
  40451a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40451e:	f003 0301 	and.w	r3, r3, #1
  404522:	431f      	orrs	r7, r3
  404524:	4640      	mov	r0, r8
  404526:	f8ca 7004 	str.w	r7, [sl, #4]
  40452a:	f7ff fedb 	bl	4042e4 <__malloc_unlock>
  40452e:	e751      	b.n	4043d4 <_realloc_r+0xe4>
  404530:	682b      	ldr	r3, [r5, #0]
  404532:	6003      	str	r3, [r0, #0]
  404534:	686b      	ldr	r3, [r5, #4]
  404536:	6043      	str	r3, [r0, #4]
  404538:	2a1b      	cmp	r2, #27
  40453a:	d82d      	bhi.n	404598 <_realloc_r+0x2a8>
  40453c:	f100 0308 	add.w	r3, r0, #8
  404540:	f105 0208 	add.w	r2, r5, #8
  404544:	e71b      	b.n	40437e <_realloc_r+0x8e>
  404546:	4632      	mov	r2, r6
  404548:	6829      	ldr	r1, [r5, #0]
  40454a:	6011      	str	r1, [r2, #0]
  40454c:	6869      	ldr	r1, [r5, #4]
  40454e:	6051      	str	r1, [r2, #4]
  404550:	68a9      	ldr	r1, [r5, #8]
  404552:	6091      	str	r1, [r2, #8]
  404554:	461c      	mov	r4, r3
  404556:	46d1      	mov	r9, sl
  404558:	e72a      	b.n	4043b0 <_realloc_r+0xc0>
  40455a:	eb09 0107 	add.w	r1, r9, r7
  40455e:	ebab 0b07 	sub.w	fp, fp, r7
  404562:	f04b 0201 	orr.w	r2, fp, #1
  404566:	6099      	str	r1, [r3, #8]
  404568:	604a      	str	r2, [r1, #4]
  40456a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40456e:	f003 0301 	and.w	r3, r3, #1
  404572:	431f      	orrs	r7, r3
  404574:	4640      	mov	r0, r8
  404576:	f845 7c04 	str.w	r7, [r5, #-4]
  40457a:	f7ff feb3 	bl	4042e4 <__malloc_unlock>
  40457e:	462e      	mov	r6, r5
  404580:	e728      	b.n	4043d4 <_realloc_r+0xe4>
  404582:	4629      	mov	r1, r5
  404584:	f7ff fe44 	bl	404210 <memmove>
  404588:	e6ff      	b.n	40438a <_realloc_r+0x9a>
  40458a:	4629      	mov	r1, r5
  40458c:	4630      	mov	r0, r6
  40458e:	461c      	mov	r4, r3
  404590:	46d1      	mov	r9, sl
  404592:	f7ff fe3d 	bl	404210 <memmove>
  404596:	e70b      	b.n	4043b0 <_realloc_r+0xc0>
  404598:	68ab      	ldr	r3, [r5, #8]
  40459a:	6083      	str	r3, [r0, #8]
  40459c:	68eb      	ldr	r3, [r5, #12]
  40459e:	60c3      	str	r3, [r0, #12]
  4045a0:	2a24      	cmp	r2, #36	; 0x24
  4045a2:	d017      	beq.n	4045d4 <_realloc_r+0x2e4>
  4045a4:	f100 0310 	add.w	r3, r0, #16
  4045a8:	f105 0210 	add.w	r2, r5, #16
  4045ac:	e6e7      	b.n	40437e <_realloc_r+0x8e>
  4045ae:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4045b2:	f023 0303 	bic.w	r3, r3, #3
  4045b6:	441c      	add	r4, r3
  4045b8:	462e      	mov	r6, r5
  4045ba:	e6f9      	b.n	4043b0 <_realloc_r+0xc0>
  4045bc:	68a9      	ldr	r1, [r5, #8]
  4045be:	f8ca 1010 	str.w	r1, [sl, #16]
  4045c2:	68e9      	ldr	r1, [r5, #12]
  4045c4:	f8ca 1014 	str.w	r1, [sl, #20]
  4045c8:	2a24      	cmp	r2, #36	; 0x24
  4045ca:	d00c      	beq.n	4045e6 <_realloc_r+0x2f6>
  4045cc:	3510      	adds	r5, #16
  4045ce:	f10a 0218 	add.w	r2, sl, #24
  4045d2:	e7b9      	b.n	404548 <_realloc_r+0x258>
  4045d4:	692b      	ldr	r3, [r5, #16]
  4045d6:	6103      	str	r3, [r0, #16]
  4045d8:	696b      	ldr	r3, [r5, #20]
  4045da:	6143      	str	r3, [r0, #20]
  4045dc:	f105 0218 	add.w	r2, r5, #24
  4045e0:	f100 0318 	add.w	r3, r0, #24
  4045e4:	e6cb      	b.n	40437e <_realloc_r+0x8e>
  4045e6:	692a      	ldr	r2, [r5, #16]
  4045e8:	f8ca 2018 	str.w	r2, [sl, #24]
  4045ec:	696a      	ldr	r2, [r5, #20]
  4045ee:	f8ca 201c 	str.w	r2, [sl, #28]
  4045f2:	3518      	adds	r5, #24
  4045f4:	f10a 0220 	add.w	r2, sl, #32
  4045f8:	e7a6      	b.n	404548 <_realloc_r+0x258>
  4045fa:	4632      	mov	r2, r6
  4045fc:	e77f      	b.n	4044fe <_realloc_r+0x20e>
  4045fe:	4629      	mov	r1, r5
  404600:	4630      	mov	r0, r6
  404602:	9301      	str	r3, [sp, #4]
  404604:	f7ff fe04 	bl	404210 <memmove>
  404608:	9b01      	ldr	r3, [sp, #4]
  40460a:	e77e      	b.n	40450a <_realloc_r+0x21a>
  40460c:	68a9      	ldr	r1, [r5, #8]
  40460e:	f8ca 1010 	str.w	r1, [sl, #16]
  404612:	68e9      	ldr	r1, [r5, #12]
  404614:	f8ca 1014 	str.w	r1, [sl, #20]
  404618:	2a24      	cmp	r2, #36	; 0x24
  40461a:	d003      	beq.n	404624 <_realloc_r+0x334>
  40461c:	3510      	adds	r5, #16
  40461e:	f10a 0218 	add.w	r2, sl, #24
  404622:	e76c      	b.n	4044fe <_realloc_r+0x20e>
  404624:	692a      	ldr	r2, [r5, #16]
  404626:	f8ca 2018 	str.w	r2, [sl, #24]
  40462a:	696a      	ldr	r2, [r5, #20]
  40462c:	f8ca 201c 	str.w	r2, [sl, #28]
  404630:	3518      	adds	r5, #24
  404632:	f10a 0220 	add.w	r2, sl, #32
  404636:	e762      	b.n	4044fe <_realloc_r+0x20e>
  404638:	20400454 	.word	0x20400454

0040463c <_sbrk_r>:
  40463c:	b538      	push	{r3, r4, r5, lr}
  40463e:	4c07      	ldr	r4, [pc, #28]	; (40465c <_sbrk_r+0x20>)
  404640:	2300      	movs	r3, #0
  404642:	4605      	mov	r5, r0
  404644:	4608      	mov	r0, r1
  404646:	6023      	str	r3, [r4, #0]
  404648:	f7fe fb1e 	bl	402c88 <_sbrk>
  40464c:	1c43      	adds	r3, r0, #1
  40464e:	d000      	beq.n	404652 <_sbrk_r+0x16>
  404650:	bd38      	pop	{r3, r4, r5, pc}
  404652:	6823      	ldr	r3, [r4, #0]
  404654:	2b00      	cmp	r3, #0
  404656:	d0fb      	beq.n	404650 <_sbrk_r+0x14>
  404658:	602b      	str	r3, [r5, #0]
  40465a:	bd38      	pop	{r3, r4, r5, pc}
  40465c:	204067ac 	.word	0x204067ac

00404660 <__sread>:
  404660:	b510      	push	{r4, lr}
  404662:	460c      	mov	r4, r1
  404664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404668:	f000 f9ca 	bl	404a00 <_read_r>
  40466c:	2800      	cmp	r0, #0
  40466e:	db03      	blt.n	404678 <__sread+0x18>
  404670:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404672:	4403      	add	r3, r0
  404674:	6523      	str	r3, [r4, #80]	; 0x50
  404676:	bd10      	pop	{r4, pc}
  404678:	89a3      	ldrh	r3, [r4, #12]
  40467a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40467e:	81a3      	strh	r3, [r4, #12]
  404680:	bd10      	pop	{r4, pc}
  404682:	bf00      	nop

00404684 <__swrite>:
  404684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404688:	4616      	mov	r6, r2
  40468a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40468e:	461f      	mov	r7, r3
  404690:	05d3      	lsls	r3, r2, #23
  404692:	460c      	mov	r4, r1
  404694:	4605      	mov	r5, r0
  404696:	d507      	bpl.n	4046a8 <__swrite+0x24>
  404698:	2200      	movs	r2, #0
  40469a:	2302      	movs	r3, #2
  40469c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4046a0:	f000 f998 	bl	4049d4 <_lseek_r>
  4046a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4046a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4046ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4046b0:	81a2      	strh	r2, [r4, #12]
  4046b2:	463b      	mov	r3, r7
  4046b4:	4632      	mov	r2, r6
  4046b6:	4628      	mov	r0, r5
  4046b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4046bc:	f000 b814 	b.w	4046e8 <_write_r>

004046c0 <__sseek>:
  4046c0:	b510      	push	{r4, lr}
  4046c2:	460c      	mov	r4, r1
  4046c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4046c8:	f000 f984 	bl	4049d4 <_lseek_r>
  4046cc:	89a3      	ldrh	r3, [r4, #12]
  4046ce:	1c42      	adds	r2, r0, #1
  4046d0:	bf0e      	itee	eq
  4046d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4046d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4046da:	6520      	strne	r0, [r4, #80]	; 0x50
  4046dc:	81a3      	strh	r3, [r4, #12]
  4046de:	bd10      	pop	{r4, pc}

004046e0 <__sclose>:
  4046e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4046e4:	f000 b8dc 	b.w	4048a0 <_close_r>

004046e8 <_write_r>:
  4046e8:	b570      	push	{r4, r5, r6, lr}
  4046ea:	460d      	mov	r5, r1
  4046ec:	4c08      	ldr	r4, [pc, #32]	; (404710 <_write_r+0x28>)
  4046ee:	4611      	mov	r1, r2
  4046f0:	4606      	mov	r6, r0
  4046f2:	461a      	mov	r2, r3
  4046f4:	4628      	mov	r0, r5
  4046f6:	2300      	movs	r3, #0
  4046f8:	6023      	str	r3, [r4, #0]
  4046fa:	f7fc fdbb 	bl	401274 <_write>
  4046fe:	1c43      	adds	r3, r0, #1
  404700:	d000      	beq.n	404704 <_write_r+0x1c>
  404702:	bd70      	pop	{r4, r5, r6, pc}
  404704:	6823      	ldr	r3, [r4, #0]
  404706:	2b00      	cmp	r3, #0
  404708:	d0fb      	beq.n	404702 <_write_r+0x1a>
  40470a:	6033      	str	r3, [r6, #0]
  40470c:	bd70      	pop	{r4, r5, r6, pc}
  40470e:	bf00      	nop
  404710:	204067ac 	.word	0x204067ac

00404714 <__swsetup_r>:
  404714:	b538      	push	{r3, r4, r5, lr}
  404716:	4b30      	ldr	r3, [pc, #192]	; (4047d8 <__swsetup_r+0xc4>)
  404718:	681b      	ldr	r3, [r3, #0]
  40471a:	4605      	mov	r5, r0
  40471c:	460c      	mov	r4, r1
  40471e:	b113      	cbz	r3, 404726 <__swsetup_r+0x12>
  404720:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404722:	2a00      	cmp	r2, #0
  404724:	d038      	beq.n	404798 <__swsetup_r+0x84>
  404726:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40472a:	b293      	uxth	r3, r2
  40472c:	0718      	lsls	r0, r3, #28
  40472e:	d50c      	bpl.n	40474a <__swsetup_r+0x36>
  404730:	6920      	ldr	r0, [r4, #16]
  404732:	b1a8      	cbz	r0, 404760 <__swsetup_r+0x4c>
  404734:	f013 0201 	ands.w	r2, r3, #1
  404738:	d01e      	beq.n	404778 <__swsetup_r+0x64>
  40473a:	6963      	ldr	r3, [r4, #20]
  40473c:	2200      	movs	r2, #0
  40473e:	425b      	negs	r3, r3
  404740:	61a3      	str	r3, [r4, #24]
  404742:	60a2      	str	r2, [r4, #8]
  404744:	b1f0      	cbz	r0, 404784 <__swsetup_r+0x70>
  404746:	2000      	movs	r0, #0
  404748:	bd38      	pop	{r3, r4, r5, pc}
  40474a:	06d9      	lsls	r1, r3, #27
  40474c:	d53c      	bpl.n	4047c8 <__swsetup_r+0xb4>
  40474e:	0758      	lsls	r0, r3, #29
  404750:	d426      	bmi.n	4047a0 <__swsetup_r+0x8c>
  404752:	6920      	ldr	r0, [r4, #16]
  404754:	f042 0308 	orr.w	r3, r2, #8
  404758:	81a3      	strh	r3, [r4, #12]
  40475a:	b29b      	uxth	r3, r3
  40475c:	2800      	cmp	r0, #0
  40475e:	d1e9      	bne.n	404734 <__swsetup_r+0x20>
  404760:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404764:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404768:	d0e4      	beq.n	404734 <__swsetup_r+0x20>
  40476a:	4628      	mov	r0, r5
  40476c:	4621      	mov	r1, r4
  40476e:	f7ff f9fd 	bl	403b6c <__smakebuf_r>
  404772:	89a3      	ldrh	r3, [r4, #12]
  404774:	6920      	ldr	r0, [r4, #16]
  404776:	e7dd      	b.n	404734 <__swsetup_r+0x20>
  404778:	0799      	lsls	r1, r3, #30
  40477a:	bf58      	it	pl
  40477c:	6962      	ldrpl	r2, [r4, #20]
  40477e:	60a2      	str	r2, [r4, #8]
  404780:	2800      	cmp	r0, #0
  404782:	d1e0      	bne.n	404746 <__swsetup_r+0x32>
  404784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404788:	061a      	lsls	r2, r3, #24
  40478a:	d5dd      	bpl.n	404748 <__swsetup_r+0x34>
  40478c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404790:	81a3      	strh	r3, [r4, #12]
  404792:	f04f 30ff 	mov.w	r0, #4294967295
  404796:	bd38      	pop	{r3, r4, r5, pc}
  404798:	4618      	mov	r0, r3
  40479a:	f7fe fe87 	bl	4034ac <__sinit>
  40479e:	e7c2      	b.n	404726 <__swsetup_r+0x12>
  4047a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4047a2:	b151      	cbz	r1, 4047ba <__swsetup_r+0xa6>
  4047a4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4047a8:	4299      	cmp	r1, r3
  4047aa:	d004      	beq.n	4047b6 <__swsetup_r+0xa2>
  4047ac:	4628      	mov	r0, r5
  4047ae:	f7fe ff1f 	bl	4035f0 <_free_r>
  4047b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4047b6:	2300      	movs	r3, #0
  4047b8:	6323      	str	r3, [r4, #48]	; 0x30
  4047ba:	2300      	movs	r3, #0
  4047bc:	6920      	ldr	r0, [r4, #16]
  4047be:	6063      	str	r3, [r4, #4]
  4047c0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4047c4:	6020      	str	r0, [r4, #0]
  4047c6:	e7c5      	b.n	404754 <__swsetup_r+0x40>
  4047c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4047cc:	2309      	movs	r3, #9
  4047ce:	602b      	str	r3, [r5, #0]
  4047d0:	f04f 30ff 	mov.w	r0, #4294967295
  4047d4:	81a2      	strh	r2, [r4, #12]
  4047d6:	bd38      	pop	{r3, r4, r5, pc}
  4047d8:	20400024 	.word	0x20400024

004047dc <__register_exitproc>:
  4047dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4047e0:	4d2c      	ldr	r5, [pc, #176]	; (404894 <__register_exitproc+0xb8>)
  4047e2:	4606      	mov	r6, r0
  4047e4:	6828      	ldr	r0, [r5, #0]
  4047e6:	4698      	mov	r8, r3
  4047e8:	460f      	mov	r7, r1
  4047ea:	4691      	mov	r9, r2
  4047ec:	f7ff f98c 	bl	403b08 <__retarget_lock_acquire_recursive>
  4047f0:	4b29      	ldr	r3, [pc, #164]	; (404898 <__register_exitproc+0xbc>)
  4047f2:	681c      	ldr	r4, [r3, #0]
  4047f4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4047f8:	2b00      	cmp	r3, #0
  4047fa:	d03e      	beq.n	40487a <__register_exitproc+0x9e>
  4047fc:	685a      	ldr	r2, [r3, #4]
  4047fe:	2a1f      	cmp	r2, #31
  404800:	dc1c      	bgt.n	40483c <__register_exitproc+0x60>
  404802:	f102 0e01 	add.w	lr, r2, #1
  404806:	b176      	cbz	r6, 404826 <__register_exitproc+0x4a>
  404808:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40480c:	2401      	movs	r4, #1
  40480e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404812:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404816:	4094      	lsls	r4, r2
  404818:	4320      	orrs	r0, r4
  40481a:	2e02      	cmp	r6, #2
  40481c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404820:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404824:	d023      	beq.n	40486e <__register_exitproc+0x92>
  404826:	3202      	adds	r2, #2
  404828:	f8c3 e004 	str.w	lr, [r3, #4]
  40482c:	6828      	ldr	r0, [r5, #0]
  40482e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404832:	f7ff f96b 	bl	403b0c <__retarget_lock_release_recursive>
  404836:	2000      	movs	r0, #0
  404838:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40483c:	4b17      	ldr	r3, [pc, #92]	; (40489c <__register_exitproc+0xc0>)
  40483e:	b30b      	cbz	r3, 404884 <__register_exitproc+0xa8>
  404840:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404844:	f7ff f9dc 	bl	403c00 <malloc>
  404848:	4603      	mov	r3, r0
  40484a:	b1d8      	cbz	r0, 404884 <__register_exitproc+0xa8>
  40484c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404850:	6002      	str	r2, [r0, #0]
  404852:	2100      	movs	r1, #0
  404854:	6041      	str	r1, [r0, #4]
  404856:	460a      	mov	r2, r1
  404858:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40485c:	f04f 0e01 	mov.w	lr, #1
  404860:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404864:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  404868:	2e00      	cmp	r6, #0
  40486a:	d0dc      	beq.n	404826 <__register_exitproc+0x4a>
  40486c:	e7cc      	b.n	404808 <__register_exitproc+0x2c>
  40486e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  404872:	430c      	orrs	r4, r1
  404874:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  404878:	e7d5      	b.n	404826 <__register_exitproc+0x4a>
  40487a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40487e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404882:	e7bb      	b.n	4047fc <__register_exitproc+0x20>
  404884:	6828      	ldr	r0, [r5, #0]
  404886:	f7ff f941 	bl	403b0c <__retarget_lock_release_recursive>
  40488a:	f04f 30ff 	mov.w	r0, #4294967295
  40488e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404892:	bf00      	nop
  404894:	20400450 	.word	0x20400450
  404898:	00404a9c 	.word	0x00404a9c
  40489c:	00403c01 	.word	0x00403c01

004048a0 <_close_r>:
  4048a0:	b538      	push	{r3, r4, r5, lr}
  4048a2:	4c07      	ldr	r4, [pc, #28]	; (4048c0 <_close_r+0x20>)
  4048a4:	2300      	movs	r3, #0
  4048a6:	4605      	mov	r5, r0
  4048a8:	4608      	mov	r0, r1
  4048aa:	6023      	str	r3, [r4, #0]
  4048ac:	f7fe fa18 	bl	402ce0 <_close>
  4048b0:	1c43      	adds	r3, r0, #1
  4048b2:	d000      	beq.n	4048b6 <_close_r+0x16>
  4048b4:	bd38      	pop	{r3, r4, r5, pc}
  4048b6:	6823      	ldr	r3, [r4, #0]
  4048b8:	2b00      	cmp	r3, #0
  4048ba:	d0fb      	beq.n	4048b4 <_close_r+0x14>
  4048bc:	602b      	str	r3, [r5, #0]
  4048be:	bd38      	pop	{r3, r4, r5, pc}
  4048c0:	204067ac 	.word	0x204067ac

004048c4 <_fclose_r>:
  4048c4:	b570      	push	{r4, r5, r6, lr}
  4048c6:	b159      	cbz	r1, 4048e0 <_fclose_r+0x1c>
  4048c8:	4605      	mov	r5, r0
  4048ca:	460c      	mov	r4, r1
  4048cc:	b110      	cbz	r0, 4048d4 <_fclose_r+0x10>
  4048ce:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4048d0:	2b00      	cmp	r3, #0
  4048d2:	d03c      	beq.n	40494e <_fclose_r+0x8a>
  4048d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4048d6:	07d8      	lsls	r0, r3, #31
  4048d8:	d505      	bpl.n	4048e6 <_fclose_r+0x22>
  4048da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4048de:	b92b      	cbnz	r3, 4048ec <_fclose_r+0x28>
  4048e0:	2600      	movs	r6, #0
  4048e2:	4630      	mov	r0, r6
  4048e4:	bd70      	pop	{r4, r5, r6, pc}
  4048e6:	89a3      	ldrh	r3, [r4, #12]
  4048e8:	0599      	lsls	r1, r3, #22
  4048ea:	d53c      	bpl.n	404966 <_fclose_r+0xa2>
  4048ec:	4621      	mov	r1, r4
  4048ee:	4628      	mov	r0, r5
  4048f0:	f7fe fce4 	bl	4032bc <__sflush_r>
  4048f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4048f6:	4606      	mov	r6, r0
  4048f8:	b133      	cbz	r3, 404908 <_fclose_r+0x44>
  4048fa:	69e1      	ldr	r1, [r4, #28]
  4048fc:	4628      	mov	r0, r5
  4048fe:	4798      	blx	r3
  404900:	2800      	cmp	r0, #0
  404902:	bfb8      	it	lt
  404904:	f04f 36ff 	movlt.w	r6, #4294967295
  404908:	89a3      	ldrh	r3, [r4, #12]
  40490a:	061a      	lsls	r2, r3, #24
  40490c:	d422      	bmi.n	404954 <_fclose_r+0x90>
  40490e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404910:	b141      	cbz	r1, 404924 <_fclose_r+0x60>
  404912:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404916:	4299      	cmp	r1, r3
  404918:	d002      	beq.n	404920 <_fclose_r+0x5c>
  40491a:	4628      	mov	r0, r5
  40491c:	f7fe fe68 	bl	4035f0 <_free_r>
  404920:	2300      	movs	r3, #0
  404922:	6323      	str	r3, [r4, #48]	; 0x30
  404924:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404926:	b121      	cbz	r1, 404932 <_fclose_r+0x6e>
  404928:	4628      	mov	r0, r5
  40492a:	f7fe fe61 	bl	4035f0 <_free_r>
  40492e:	2300      	movs	r3, #0
  404930:	6463      	str	r3, [r4, #68]	; 0x44
  404932:	f7fe fde7 	bl	403504 <__sfp_lock_acquire>
  404936:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404938:	2200      	movs	r2, #0
  40493a:	07db      	lsls	r3, r3, #31
  40493c:	81a2      	strh	r2, [r4, #12]
  40493e:	d50e      	bpl.n	40495e <_fclose_r+0x9a>
  404940:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404942:	f7ff f8df 	bl	403b04 <__retarget_lock_close_recursive>
  404946:	f7fe fde3 	bl	403510 <__sfp_lock_release>
  40494a:	4630      	mov	r0, r6
  40494c:	bd70      	pop	{r4, r5, r6, pc}
  40494e:	f7fe fdad 	bl	4034ac <__sinit>
  404952:	e7bf      	b.n	4048d4 <_fclose_r+0x10>
  404954:	6921      	ldr	r1, [r4, #16]
  404956:	4628      	mov	r0, r5
  404958:	f7fe fe4a 	bl	4035f0 <_free_r>
  40495c:	e7d7      	b.n	40490e <_fclose_r+0x4a>
  40495e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404960:	f7ff f8d4 	bl	403b0c <__retarget_lock_release_recursive>
  404964:	e7ec      	b.n	404940 <_fclose_r+0x7c>
  404966:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404968:	f7ff f8ce 	bl	403b08 <__retarget_lock_acquire_recursive>
  40496c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404970:	2b00      	cmp	r3, #0
  404972:	d1bb      	bne.n	4048ec <_fclose_r+0x28>
  404974:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404976:	f016 0601 	ands.w	r6, r6, #1
  40497a:	d1b1      	bne.n	4048e0 <_fclose_r+0x1c>
  40497c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40497e:	f7ff f8c5 	bl	403b0c <__retarget_lock_release_recursive>
  404982:	4630      	mov	r0, r6
  404984:	bd70      	pop	{r4, r5, r6, pc}
  404986:	bf00      	nop

00404988 <_fstat_r>:
  404988:	b538      	push	{r3, r4, r5, lr}
  40498a:	460b      	mov	r3, r1
  40498c:	4c07      	ldr	r4, [pc, #28]	; (4049ac <_fstat_r+0x24>)
  40498e:	4605      	mov	r5, r0
  404990:	4611      	mov	r1, r2
  404992:	4618      	mov	r0, r3
  404994:	2300      	movs	r3, #0
  404996:	6023      	str	r3, [r4, #0]
  404998:	f7fe f9ae 	bl	402cf8 <_fstat>
  40499c:	1c43      	adds	r3, r0, #1
  40499e:	d000      	beq.n	4049a2 <_fstat_r+0x1a>
  4049a0:	bd38      	pop	{r3, r4, r5, pc}
  4049a2:	6823      	ldr	r3, [r4, #0]
  4049a4:	2b00      	cmp	r3, #0
  4049a6:	d0fb      	beq.n	4049a0 <_fstat_r+0x18>
  4049a8:	602b      	str	r3, [r5, #0]
  4049aa:	bd38      	pop	{r3, r4, r5, pc}
  4049ac:	204067ac 	.word	0x204067ac

004049b0 <_isatty_r>:
  4049b0:	b538      	push	{r3, r4, r5, lr}
  4049b2:	4c07      	ldr	r4, [pc, #28]	; (4049d0 <_isatty_r+0x20>)
  4049b4:	2300      	movs	r3, #0
  4049b6:	4605      	mov	r5, r0
  4049b8:	4608      	mov	r0, r1
  4049ba:	6023      	str	r3, [r4, #0]
  4049bc:	f7fe f9ac 	bl	402d18 <_isatty>
  4049c0:	1c43      	adds	r3, r0, #1
  4049c2:	d000      	beq.n	4049c6 <_isatty_r+0x16>
  4049c4:	bd38      	pop	{r3, r4, r5, pc}
  4049c6:	6823      	ldr	r3, [r4, #0]
  4049c8:	2b00      	cmp	r3, #0
  4049ca:	d0fb      	beq.n	4049c4 <_isatty_r+0x14>
  4049cc:	602b      	str	r3, [r5, #0]
  4049ce:	bd38      	pop	{r3, r4, r5, pc}
  4049d0:	204067ac 	.word	0x204067ac

004049d4 <_lseek_r>:
  4049d4:	b570      	push	{r4, r5, r6, lr}
  4049d6:	460d      	mov	r5, r1
  4049d8:	4c08      	ldr	r4, [pc, #32]	; (4049fc <_lseek_r+0x28>)
  4049da:	4611      	mov	r1, r2
  4049dc:	4606      	mov	r6, r0
  4049de:	461a      	mov	r2, r3
  4049e0:	4628      	mov	r0, r5
  4049e2:	2300      	movs	r3, #0
  4049e4:	6023      	str	r3, [r4, #0]
  4049e6:	f7fe f9a2 	bl	402d2e <_lseek>
  4049ea:	1c43      	adds	r3, r0, #1
  4049ec:	d000      	beq.n	4049f0 <_lseek_r+0x1c>
  4049ee:	bd70      	pop	{r4, r5, r6, pc}
  4049f0:	6823      	ldr	r3, [r4, #0]
  4049f2:	2b00      	cmp	r3, #0
  4049f4:	d0fb      	beq.n	4049ee <_lseek_r+0x1a>
  4049f6:	6033      	str	r3, [r6, #0]
  4049f8:	bd70      	pop	{r4, r5, r6, pc}
  4049fa:	bf00      	nop
  4049fc:	204067ac 	.word	0x204067ac

00404a00 <_read_r>:
  404a00:	b570      	push	{r4, r5, r6, lr}
  404a02:	460d      	mov	r5, r1
  404a04:	4c08      	ldr	r4, [pc, #32]	; (404a28 <_read_r+0x28>)
  404a06:	4611      	mov	r1, r2
  404a08:	4606      	mov	r6, r0
  404a0a:	461a      	mov	r2, r3
  404a0c:	4628      	mov	r0, r5
  404a0e:	2300      	movs	r3, #0
  404a10:	6023      	str	r3, [r4, #0]
  404a12:	f7fc fc05 	bl	401220 <_read>
  404a16:	1c43      	adds	r3, r0, #1
  404a18:	d000      	beq.n	404a1c <_read_r+0x1c>
  404a1a:	bd70      	pop	{r4, r5, r6, pc}
  404a1c:	6823      	ldr	r3, [r4, #0]
  404a1e:	2b00      	cmp	r3, #0
  404a20:	d0fb      	beq.n	404a1a <_read_r+0x1a>
  404a22:	6033      	str	r3, [r6, #0]
  404a24:	bd70      	pop	{r4, r5, r6, pc}
  404a26:	bf00      	nop
  404a28:	204067ac 	.word	0x204067ac
  404a2c:	0001c200 	.word	0x0001c200
  404a30:	000000c0 	.word	0x000000c0
  404a34:	00000800 	.word	0x00000800
  404a38:	00000000 	.word	0x00000000
  404a3c:	41202d2d 	.word	0x41202d2d
  404a40:	20434546 	.word	0x20434546
  404a44:	706d6554 	.word	0x706d6554
  404a48:	74617265 	.word	0x74617265
  404a4c:	20657275 	.word	0x20657275
  404a50:	736e6553 	.word	0x736e6553
  404a54:	4520726f 	.word	0x4520726f
  404a58:	706d6178 	.word	0x706d6178
  404a5c:	2d20656c 	.word	0x2d20656c
  404a60:	2d0a0d2d 	.word	0x2d0a0d2d
  404a64:	4153202d 	.word	0x4153202d
  404a68:	3037454d 	.word	0x3037454d
  404a6c:	4c50582d 	.word	0x4c50582d
  404a70:	2d2d2044 	.word	0x2d2d2044
  404a74:	2d2d0a0d 	.word	0x2d2d0a0d
  404a78:	6d6f4320 	.word	0x6d6f4320
  404a7c:	656c6970 	.word	0x656c6970
  404a80:	4a203a64 	.word	0x4a203a64
  404a84:	31206e75 	.word	0x31206e75
  404a88:	30322031 	.word	0x30322031
  404a8c:	31203831 	.word	0x31203831
  404a90:	34343a34 	.word	0x34343a34
  404a94:	2038343a 	.word	0x2038343a
  404a98:	000d2d2d 	.word	0x000d2d2d

00404a9c <_global_impure_ptr>:
  404a9c:	20400028 0000000a                       (.@ ....

00404aa4 <_init>:
  404aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404aa6:	bf00      	nop
  404aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404aaa:	bc08      	pop	{r3}
  404aac:	469e      	mov	lr, r3
  404aae:	4770      	bx	lr

00404ab0 <__init_array_start>:
  404ab0:	0040329d 	.word	0x0040329d

00404ab4 <__frame_dummy_init_array_entry>:
  404ab4:	00400165                                e.@.

00404ab8 <_fini>:
  404ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404aba:	bf00      	nop
  404abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404abe:	bc08      	pop	{r3}
  404ac0:	469e      	mov	lr, r3
  404ac2:	4770      	bx	lr

00404ac4 <__fini_array_start>:
  404ac4:	00400141 	.word	0x00400141
