{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:30:25 2019 " "Info: Processing started: Sat May 25 16:30:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Tx -c Tx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Tx -c Tx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "h " "Info: Assuming node \"h\" is an undefined clock" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "h" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "h memory fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 register manchester_comb:U2\|Dout\[2\] 154.8 MHz 6.46 ns Internal " "Info: Clock \"h\" has Internal fmax of 154.8 MHz between source memory \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0\" and destination register \"manchester_comb:U2\|Dout\[2\]\" (period= 6.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.146 ns + Longest memory register " "Info: + Longest memory to register delay is 3.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X20_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y13; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[1\] 2 MEM M4K_X20_Y13 5 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y13; Fanout = 5; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[1] } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.053 ns) 2.991 ns manchester_comb:U2\|Dout\[2\]~feeder 3 COMB LCCOMB_X21_Y17_N18 1 " "Info: 3: + IC(1.088 ns) + CELL(0.053 ns) = 2.991 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 1; COMB Node = 'manchester_comb:U2\|Dout\[2\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[1] manchester_comb:U2|Dout[2]~feeder } "NODE_NAME" } } { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.146 ns manchester_comb:U2\|Dout\[2\] 4 REG LCFF_X21_Y17_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.146 ns; Loc. = LCFF_X21_Y17_N19; Fanout = 1; REG Node = 'manchester_comb:U2\|Dout\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { manchester_comb:U2|Dout[2]~feeder manchester_comb:U2|Dout[2] } "NODE_NAME" } } { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.058 ns ( 65.42 % ) " "Info: Total cell delay = 2.058 ns ( 65.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.088 ns ( 34.58 % ) " "Info: Total interconnect delay = 1.088 ns ( 34.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[1] manchester_comb:U2|Dout[2]~feeder manchester_comb:U2|Dout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.146 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[1] {} manchester_comb:U2|Dout[2]~feeder {} manchester_comb:U2|Dout[2] {} } { 0.000ns 0.000ns 1.088ns 0.000ns } { 0.000ns 1.850ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.142 ns - Smallest " "Info: - Smallest clock skew is 0.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.469 ns + Shortest register " "Info: + Shortest clock path from clock \"h\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns manchester_comb:U2\|Dout\[2\] 3 REG LCFF_X21_Y17_N19 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X21_Y17_N19; Fanout = 1; REG Node = 'manchester_comb:U2\|Dout\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { h~clkctrl manchester_comb:U2|Dout[2] } "NODE_NAME" } } { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { h h~clkctrl manchester_comb:U2|Dout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { h {} h~combout {} h~clkctrl {} manchester_comb:U2|Dout[2] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.327 ns - Longest memory " "Info: - Longest clock path from clock \"h\" to source memory is 2.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.467 ns) 2.327 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X20_Y13 8 " "Info: 3: + IC(0.663 ns) + CELL(0.467 ns) = 2.327 ns; Loc. = M4K_X20_Y13; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.77 % ) " "Info: Total cell delay = 1.321 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.006 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { h h~clkctrl manchester_comb:U2|Dout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { h {} h~combout {} h~clkctrl {} manchester_comb:U2|Dout[2] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } } { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[1] manchester_comb:U2|Dout[2]~feeder manchester_comb:U2|Dout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.146 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[1] {} manchester_comb:U2|Dout[2]~feeder {} manchester_comb:U2|Dout[2] {} } { 0.000ns 0.000ns 1.088ns 0.000ns } { 0.000ns 1.850ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { h h~clkctrl manchester_comb:U2|Dout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { h {} h~combout {} h~clkctrl {} manchester_comb:U2|Dout[2] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw\|safe_q\[2\] wr h 4.042 ns register " "Info: tsu for register \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw\|safe_q\[2\]\" (data pin = \"wr\", clock pin = \"h\") is 4.042 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.421 ns + Longest pin register " "Info: + Longest pin to register delay is 6.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns wr 1 PIN PIN_D12 26 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D12; Fanout = 26; PIN Node = 'wr'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.398 ns) + CELL(0.228 ns) 5.463 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|_~28 2 COMB LCCOMB_X17_Y13_N24 4 " "Info: 2: + IC(4.398 ns) + CELL(0.228 ns) = 5.463 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 4; COMB Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|_~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.626 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|_~28 } "NODE_NAME" } } { "db/a_dpfifo_g031.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.746 ns) 6.421 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw\|safe_q\[2\] 3 REG LCFF_X17_Y13_N5 3 " "Info: 3: + IC(0.212 ns) + CELL(0.746 ns) = 6.421 ns; Loc. = LCFF_X17_Y13_N5; Fanout = 3; REG Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|_~28 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] } "NODE_NAME" } } { "db/cntr_rk7.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_rk7.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 28.20 % ) " "Info: Total cell delay = 1.811 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 71.80 % ) " "Info: Total interconnect delay = 4.610 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.421 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|_~28 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.421 ns" { wr {} wr~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|_~28 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] {} } { 0.000ns 0.000ns 4.398ns 0.212ns } { 0.000ns 0.837ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_rk7.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_rk7.tdf" 69 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"h\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw\|safe_q\[2\] 3 REG LCFF_X17_Y13_N5 3 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y13_N5; Fanout = 3; REG Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] } "NODE_NAME" } } { "db/cntr_rk7.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_rk7.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.421 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|_~28 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.421 ns" { wr {} wr~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|_~28 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] {} } { 0.000ns 0.000ns 4.398ns 0.212ns } { 0.000ns 0.837ns 0.228ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|a_fefifo_76e:fifo_state|cntr_rk7:count_usedw|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "h fifo_out\[7\] fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 8.599 ns memory " "Info: tco from clock \"h\" to destination pin \"fifo_out\[7\]\" through memory \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0\" is 8.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.327 ns + Longest memory " "Info: + Longest clock path from clock \"h\" to source memory is 2.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.467 ns) 2.327 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X20_Y13 8 " "Info: 3: + IC(0.663 ns) + CELL(0.467 ns) = 2.327 ns; Loc. = M4K_X20_Y13; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.77 % ) " "Info: Total cell delay = 1.321 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.006 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.136 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X20_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y13; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[7\] 2 MEM M4K_X20_Y13 5 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y13; Fanout = 5; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[7] } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(1.932 ns) 6.136 ns fifo_out\[7\] 3 PIN PIN_H12 0 " "Info: 3: + IC(2.354 ns) + CELL(1.932 ns) = 6.136 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'fifo_out\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.286 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[7] fifo_out[7] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.782 ns ( 61.64 % ) " "Info: Total cell delay = 3.782 ns ( 61.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.354 ns ( 38.36 % ) " "Info: Total interconnect delay = 2.354 ns ( 38.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.136 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[7] fifo_out[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.136 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[7] {} fifo_out[7] {} } { 0.000ns 0.000ns 2.354ns } { 0.000ns 1.850ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.136 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[7] fifo_out[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.136 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[7] {} fifo_out[7] {} } { 0.000ns 0.000ns 2.354ns } { 0.000ns 1.850ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "start r h -0.298 ns register " "Info: th for register \"start\" (data pin = \"r\", clock pin = \"h\") is -0.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.461 ns + Longest register " "Info: + Longest clock path from clock \"h\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns start 3 REG LCFF_X15_Y15_N1 2 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y15_N1; Fanout = 2; REG Node = 'start'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { h~clkctrl start } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { h h~clkctrl start } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { h {} h~combout {} h~clkctrl {} start {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.908 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns r 1 PIN PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; PIN Node = 'r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.746 ns) 2.908 ns start 2 REG LCFF_X15_Y15_N1 2 " "Info: 2: + IC(1.298 ns) + CELL(0.746 ns) = 2.908 ns; Loc. = LCFF_X15_Y15_N1; Fanout = 2; REG Node = 'start'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { r start } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 55.36 % ) " "Info: Total cell delay = 1.610 ns ( 55.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 44.64 % ) " "Info: Total interconnect delay = 1.298 ns ( 44.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { r start } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { r {} r~combout {} start {} } { 0.000ns 0.000ns 1.298ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { h h~clkctrl start } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { h {} h~combout {} h~clkctrl {} start {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { r start } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { r {} r~combout {} start {} } { 0.000ns 0.000ns 1.298ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:30:29 2019 " "Info: Processing ended: Sat May 25 16:30:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
