

================================================================
== Vivado HLS Report for 'loopback'
================================================================
* Date:           Mon Apr 20 17:30:05 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.664|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind" [loopback.cpp:24]   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i32 %idx_read to i64" [loopback.cpp:49]   --->   Operation 4 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [32 x i5]* @out_r, i64 0, i64 %sext_ln49" [loopback.cpp:49]   --->   Operation 5 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.66ns)   --->   "%v = load i5* %out_addr, align 1" [loopback.cpp:49]   --->   Operation 6 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @loopback_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (2.66ns)   --->   "%v = load i5* %out_addr, align 1" [loopback.cpp:49]   --->   Operation 10 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %v to i32" [loopback.cpp:49]   --->   Operation 11 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "ret i32 %zext_ln49" [loopback.cpp:54]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_read          (read         ) [ 000]
sext_ln49         (sext         ) [ 000]
out_addr          (getelementptr) [ 001]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln0 (spectopmodule) [ 000]
v                 (load         ) [ 000]
zext_ln49         (zext         ) [ 000]
ret_ln54          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopback_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="idx_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="out_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="5" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="32" slack="0"/>
<pin id="26" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="grp_access_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="5" slack="0"/>
<pin id="31" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="32" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="33" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="sext_ln49_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="0"/>
<pin id="37" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="zext_ln49_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="5" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="44" class="1005" name="out_addr_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="5" slack="1"/>
<pin id="46" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="34"><net_src comp="22" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="38"><net_src comp="16" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="39"><net_src comp="35" pin="1"/><net_sink comp="22" pin=2"/></net>

<net id="43"><net_src comp="29" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="22" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="48"><net_src comp="44" pin="1"/><net_sink comp="29" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: loopback : idx | {1 }
	Port: loopback : out_r | {1 2 }
  - Chain level:
	State 1
		out_addr : 1
		v : 2
	State 2
		zext_ln49 : 1
		ret_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|   read   | idx_read_read_fu_16 |
|----------|---------------------|
|   sext   |   sext_ln49_fu_35   |
|----------|---------------------|
|   zext   |   zext_ln49_fu_40   |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|out_r|    0   |    5   |    3   |
+-----+--------+--------+--------+
|Total|    0   |    5   |    3   |
+-----+--------+--------+--------+

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|out_addr_reg_44|    5   |
+---------------+--------+
|     Total     |    5   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_29 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    -   |    -   |
|   Memory  |    0   |    -   |    5   |    3   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    5   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   10   |   12   |
+-----------+--------+--------+--------+--------+
