// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module RocketTile_1(
  input          clock,
                 reset,
                 auto_buffer_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]   auto_buffer_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_buffer_out_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]   auto_buffer_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]   auto_buffer_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0]  auto_buffer_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]   auto_buffer_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0]  auto_buffer_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]   auto_buffer_out_b_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]   auto_buffer_out_b_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]   auto_buffer_out_b_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]   auto_buffer_out_b_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0]  auto_buffer_out_b_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]   auto_buffer_out_b_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_b_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_buffer_out_c_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_c_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]   auto_buffer_out_c_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_buffer_out_c_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]   auto_buffer_out_c_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]   auto_buffer_out_c_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0]  auto_buffer_out_c_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0]  auto_buffer_out_c_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]   auto_buffer_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]   auto_buffer_out_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]   auto_buffer_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]   auto_buffer_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]   auto_buffer_out_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0]  auto_buffer_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_buffer_out_e_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_e_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]   auto_buffer_out_e_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_wfi_out_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_int_local_in_3_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_int_local_in_2_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_int_local_in_1_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_int_local_in_1_1,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_int_local_in_0_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_hartid_in,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_data_ready_out_nodes_out_7,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_out_nodes_out_6,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_out_nodes_out_5,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_out_nodes_out_4,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_out_nodes_out_3,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_out_nodes_out_2,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_out_nodes_out_1,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_out_nodes_out_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_data_valid_in_nodes_in_7,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_in_nodes_in_6,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_in_nodes_in_5,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_in_nodes_in_4,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_in_nodes_in_3,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_in_nodes_in_2,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_in_nodes_in_1,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_in_nodes_in_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [159:0] auto_data_bits_in_nodes_in_7,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_in_nodes_in_6,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_in_nodes_in_5,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_in_nodes_in_4,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_in_nodes_in_3,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_in_nodes_in_2,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_in_nodes_in_1,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_in_nodes_in_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_rocc_ready_out_out,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_rocc_valid_in_in,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [54:0]  auto_rocc_bits_in_in	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire [5:0]   q_7_count;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [159:0] q_7_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         q_7_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [5:0]   q_6_count;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [159:0] q_6_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         q_6_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [5:0]   q_5_count;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [159:0] q_5_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         q_5_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [5:0]   q_4_count;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [159:0] q_4_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         q_4_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [5:0]   q_3_count;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [159:0] q_3_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         q_3_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [5:0]   q_2_count;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [159:0] q_2_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         q_2_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [5:0]   q_1_count;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [159:0] q_1_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         q_1_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [5:0]   q_0_count;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire [159:0] q_0_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         q_0_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  wire         _mem_acc_fifo_row_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
  wire [7:0]   _mem_acc_fifo_row_io_deq_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
  wire [39:0]  _mem_acc_fifo_row_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
  wire [4:0]   _mem_acc_fifo_row_io_deq_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
  wire [1:0]   _mem_acc_fifo_row_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
  wire [39:0]  _rowhammer_1_io_rowham_dmemaddr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:325:29]
  wire         _rowhammer_1_io_rowham_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:325:29]
  wire         _Asan_3_io_rocc_in_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
  wire         _Asan_3_io_mem_acc_io_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
  wire [7:0]   _Asan_3_io_mem_acc_io_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
  wire [39:0]  _Asan_3_io_mem_acc_io_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
  wire [4:0]   _Asan_3_io_mem_acc_io_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
  wire [1:0]   _Asan_3_io_mem_acc_io_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
  wire         _Asan_2_io_mem_acc_io_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
  wire [7:0]   _Asan_2_io_mem_acc_io_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
  wire [39:0]  _Asan_2_io_mem_acc_io_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
  wire [4:0]   _Asan_2_io_mem_acc_io_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
  wire [1:0]   _Asan_2_io_mem_acc_io_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
  wire         _Asan_1_io_mem_acc_io_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
  wire [7:0]   _Asan_1_io_mem_acc_io_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
  wire [39:0]  _Asan_1_io_mem_acc_io_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
  wire [4:0]   _Asan_1_io_mem_acc_io_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
  wire [1:0]   _Asan_1_io_mem_acc_io_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
  wire         _Queue_10_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire         _Queue_10_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [7:0]   _Queue_10_io_deq_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [39:0]  _Queue_10_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [4:0]   _Queue_10_io_deq_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [1:0]   _Queue_10_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire         _Queue_9_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire         _Queue_9_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [7:0]   _Queue_9_io_deq_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [39:0]  _Queue_9_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [4:0]   _Queue_9_io_deq_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [1:0]   _Queue_9_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire         _Queue_8_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire         _Queue_8_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [7:0]   _Queue_8_io_deq_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [39:0]  _Queue_8_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [4:0]   _Queue_8_io_deq_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [1:0]   _Queue_8_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
  wire [19:0]  _counter_losuan_2_io_number_losuan;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:269:48]
  wire [19:0]  _counter_losuan_1_io_number_losuan;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:269:48]
  wire [19:0]  _counter_losuan_io_number_losuan;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:269:48]
  wire         _q_rocc_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
  wire [54:0]  _q_rocc_io_deq_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
  wire         _core_io_imem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [39:0]  _core_io_imem_req_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_req_bits_speculative;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_sfence_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_sfence_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_sfence_bits_rs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [38:0]  _core_io_imem_sfence_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_resp_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_btb_update_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_imem_btb_update_bits_prediction_entry;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [38:0]  _core_io_imem_btb_update_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_btb_update_bits_isValid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [38:0]  _core_io_imem_btb_update_bits_br_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_imem_btb_update_bits_cfiType;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_bht_update_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [7:0]   _core_io_imem_bht_update_bits_prediction_history;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [38:0]  _core_io_imem_bht_update_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_bht_update_bits_branch;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_bht_update_bits_taken;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_bht_update_bits_mispredict;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_flush_icache;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_progress;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_dmem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [39:0]  _core_io_dmem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [6:0]   _core_io_dmem_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_dmem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_dmem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_dmem_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_dmem_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_dmem_req_bits_phys;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_dmem_s1_kill;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_dmem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [7:0]   _core_io_dmem_s1_data_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_dmem_s2_kill;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [3:0]   _core_io_ptw_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [43:0]  _core_io_ptw_ptbr_ppn;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_sfence_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_sfence_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_status_debug;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_status_prv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_status_mxr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_status_sum;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_ptw_customCSRs_csrs_0_value;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_fpu_inst;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_fpu_fromint_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [2:0]   _core_io_fpu_fcsr_rm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_fpu_dmem_resp_val;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [2:0]   _core_io_fpu_dmem_resp_type;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_fpu_dmem_resp_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_fpu_dmem_resp_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_fpu_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_fpu_killx;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_fpu_killm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_wfi;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_mem_acc_io_0_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_mem_acc_io_1_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_mem_acc_io_2_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_mem_acc_io_row_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_valid_mem;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [39:0]  _core_io_asan_data_out;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [7:0]   _core_io_resp_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _ptw_io_requestor_0_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [43:0]  _ptw_io_requestor_0_resp_bits_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_resp_bits_level;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [3:0]   _ptw_io_requestor_0_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_status_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_status_sum;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [43:0]  _ptw_io_requestor_1_resp_bits_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_resp_bits_level;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [3:0]   _ptw_io_requestor_1_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_status_prv;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [63:0]  _ptw_io_requestor_1_customCSRs_csrs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_mem_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [39:0]  _ptw_io_mem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_mem_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _dcacheArb_io_requestor_0_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_0_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_0_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_0_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_0_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [31:0]  _dcacheArb_io_requestor_1_s2_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [39:0]  _dcacheArb_io_requestor_1_resp_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [6:0]   _dcacheArb_io_requestor_1_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [4:0]   _dcacheArb_io_requestor_1_resp_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_requestor_1_resp_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_requestor_1_resp_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [7:0]   _dcacheArb_io_requestor_1_resp_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data_raw;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_store_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_ordered;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_perf_acquire;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_perf_release;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_perf_tlbMiss;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [39:0]  _dcacheArb_io_mem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [6:0]   _dcacheArb_io_mem_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [4:0]   _dcacheArb_io_mem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_mem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_mem_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_req_bits_phys;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_mem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [7:0]   _dcacheArb_io_mem_s1_data_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_s2_kill;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _fpuOpt_io_fcsr_flags_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire [4:0]   _fpuOpt_io_fcsr_flags_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire [63:0]  _fpuOpt_io_store_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire [63:0]  _fpuOpt_io_toint_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_fcsr_rdy;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_nack_mem;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_illegal_rm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_dec_wen;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_dec_ren1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_dec_ren2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_dec_ren3;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_sboard_set;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_sboard_clr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire [4:0]   _fpuOpt_io_sboard_clra;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _frontend_auto_icache_master_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [31:0]  _frontend_auto_icache_master_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_btb_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_btb_bridx;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [4:0]   _frontend_io_cpu_resp_bits_btb_entry;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [7:0]   _frontend_io_cpu_resp_bits_btb_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [39:0]  _frontend_io_cpu_resp_bits_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [31:0]  _frontend_io_cpu_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_xcpt_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_xcpt_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_xcpt_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_ptw_req_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [26:0]  _frontend_io_ptw_req_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_ptw_req_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _dcache_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [3:0]   _dcache_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [4:0]   _dcache_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [31:0]  _dcache_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [7:0]   _dcache_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_auto_out_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [3:0]   _dcache_auto_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [4:0]   _dcache_auto_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [31:0]  _dcache_auto_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_auto_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_auto_out_e_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [31:0]  _dcache_io_cpu_s2_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [39:0]  _dcache_io_cpu_resp_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [6:0]   _dcache_io_cpu_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [4:0]   _dcache_io_cpu_resp_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [1:0]   _dcache_io_cpu_resp_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [1:0]   _dcache_io_cpu_resp_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_io_cpu_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [7:0]   _dcache_io_cpu_resp_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_io_cpu_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_io_cpu_resp_bits_data_raw;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_io_cpu_resp_bits_store_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_ordered;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_perf_acquire;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_perf_release;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_perf_tlbMiss;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_ptw_req_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [26:0]  _dcache_io_ptw_req_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_ptw_req_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _intXbar_auto_int_out_0;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _intXbar_auto_int_out_1;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _intXbar_auto_int_out_2;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _intXbar_auto_int_out_3;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _intXbar_auto_int_out_4;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _tlMasterXbar_auto_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [2:0]   _tlMasterXbar_auto_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [3:0]   _tlMasterXbar_auto_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [63:0]  _tlMasterXbar_auto_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_1_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [1:0]   _tlMasterXbar_auto_in_0_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [3:0]   _tlMasterXbar_auto_in_0_b_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [4:0]   _tlMasterXbar_auto_in_0_b_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [31:0]  _tlMasterXbar_auto_in_0_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [2:0]   _tlMasterXbar_auto_in_0_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [1:0]   _tlMasterXbar_auto_in_0_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [3:0]   _tlMasterXbar_auto_in_0_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [4:0]   _tlMasterXbar_auto_in_0_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [2:0]   _tlMasterXbar_auto_in_0_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [63:0]  _tlMasterXbar_auto_in_0_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_e_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [19:0]  num_ls = _counter_losuan_io_number_losuan + _counter_losuan_1_io_number_losuan + _counter_losuan_2_io_number_losuan;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:269:48, :275:76]
  reg          wfiNodeOut_0_REG;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36]
  always @(posedge clock) begin
    if (reset)
      wfiNodeOut_0_REG <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36]
    else
      wfiNodeOut_0_REG <= _core_io_wfi;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        wfiNodeOut_0_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLXbar_8 tlMasterXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_1_a_ready        (_tlMasterXbar_auto_in_1_a_ready),
    .auto_in_1_a_valid        (_frontend_auto_icache_master_out_a_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .auto_in_1_a_bits_address (_frontend_auto_icache_master_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .auto_in_1_d_valid        (_tlMasterXbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode  (_tlMasterXbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_size    (_tlMasterXbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_data    (_tlMasterXbar_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt (_tlMasterXbar_auto_in_1_d_bits_corrupt),
    .auto_in_0_a_ready        (_tlMasterXbar_auto_in_0_a_ready),
    .auto_in_0_a_valid        (_dcache_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_opcode  (_dcache_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_param   (_dcache_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_size    (_dcache_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_source  (_dcache_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_address (_dcache_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_mask    (_dcache_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_data    (_dcache_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_b_ready        (_dcache_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_b_valid        (_tlMasterXbar_auto_in_0_b_valid),
    .auto_in_0_b_bits_param   (_tlMasterXbar_auto_in_0_b_bits_param),
    .auto_in_0_b_bits_size    (_tlMasterXbar_auto_in_0_b_bits_size),
    .auto_in_0_b_bits_source  (_tlMasterXbar_auto_in_0_b_bits_source),
    .auto_in_0_b_bits_address (_tlMasterXbar_auto_in_0_b_bits_address),
    .auto_in_0_c_ready        (_tlMasterXbar_auto_in_0_c_ready),
    .auto_in_0_c_valid        (_dcache_auto_out_c_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_opcode  (_dcache_auto_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_param   (_dcache_auto_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_size    (_dcache_auto_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_source  (_dcache_auto_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_address (_dcache_auto_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_data    (_dcache_auto_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_d_ready        (_dcache_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_d_valid        (_tlMasterXbar_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode  (_tlMasterXbar_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_param   (_tlMasterXbar_auto_in_0_d_bits_param),
    .auto_in_0_d_bits_size    (_tlMasterXbar_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source  (_tlMasterXbar_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_sink    (_tlMasterXbar_auto_in_0_d_bits_sink),
    .auto_in_0_d_bits_data    (_tlMasterXbar_auto_in_0_d_bits_data),
    .auto_in_0_e_ready        (_tlMasterXbar_auto_in_0_e_ready),
    .auto_in_0_e_valid        (_dcache_auto_out_e_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_e_bits_sink    (_dcache_auto_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_out_a_ready         (auto_buffer_out_a_ready),
    .auto_out_a_valid         (auto_buffer_out_a_valid),
    .auto_out_a_bits_opcode   (auto_buffer_out_a_bits_opcode),
    .auto_out_a_bits_param    (auto_buffer_out_a_bits_param),
    .auto_out_a_bits_size     (auto_buffer_out_a_bits_size),
    .auto_out_a_bits_source   (auto_buffer_out_a_bits_source),
    .auto_out_a_bits_address  (auto_buffer_out_a_bits_address),
    .auto_out_a_bits_mask     (auto_buffer_out_a_bits_mask),
    .auto_out_a_bits_data     (auto_buffer_out_a_bits_data),
    .auto_out_b_ready         (auto_buffer_out_b_ready),
    .auto_out_b_valid         (auto_buffer_out_b_valid),
    .auto_out_b_bits_opcode   (auto_buffer_out_b_bits_opcode),
    .auto_out_b_bits_param    (auto_buffer_out_b_bits_param),
    .auto_out_b_bits_size     (auto_buffer_out_b_bits_size),
    .auto_out_b_bits_source   (auto_buffer_out_b_bits_source),
    .auto_out_b_bits_address  (auto_buffer_out_b_bits_address),
    .auto_out_b_bits_mask     (auto_buffer_out_b_bits_mask),
    .auto_out_b_bits_corrupt  (auto_buffer_out_b_bits_corrupt),
    .auto_out_c_ready         (auto_buffer_out_c_ready),
    .auto_out_c_valid         (auto_buffer_out_c_valid),
    .auto_out_c_bits_opcode   (auto_buffer_out_c_bits_opcode),
    .auto_out_c_bits_param    (auto_buffer_out_c_bits_param),
    .auto_out_c_bits_size     (auto_buffer_out_c_bits_size),
    .auto_out_c_bits_source   (auto_buffer_out_c_bits_source),
    .auto_out_c_bits_address  (auto_buffer_out_c_bits_address),
    .auto_out_c_bits_data     (auto_buffer_out_c_bits_data),
    .auto_out_d_ready         (auto_buffer_out_d_ready),
    .auto_out_d_valid         (auto_buffer_out_d_valid),
    .auto_out_d_bits_opcode   (auto_buffer_out_d_bits_opcode),
    .auto_out_d_bits_param    (auto_buffer_out_d_bits_param),
    .auto_out_d_bits_size     (auto_buffer_out_d_bits_size),
    .auto_out_d_bits_source   (auto_buffer_out_d_bits_source),
    .auto_out_d_bits_sink     (auto_buffer_out_d_bits_sink),
    .auto_out_d_bits_denied   (auto_buffer_out_d_bits_denied),
    .auto_out_d_bits_data     (auto_buffer_out_d_bits_data),
    .auto_out_d_bits_corrupt  (auto_buffer_out_d_bits_corrupt),
    .auto_out_e_ready         (auto_buffer_out_e_ready),
    .auto_out_e_valid         (auto_buffer_out_e_valid),
    .auto_out_e_bits_sink     (auto_buffer_out_e_bits_sink)
  );
  IntXbar_1 intXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .auto_int_in_3_0 (auto_int_local_in_3_0),
    .auto_int_in_2_0 (auto_int_local_in_2_0),
    .auto_int_in_1_0 (auto_int_local_in_1_0),
    .auto_int_in_1_1 (auto_int_local_in_1_1),
    .auto_int_in_0_0 (auto_int_local_in_0_0),
    .auto_int_out_0  (_intXbar_auto_int_out_0),
    .auto_int_out_1  (_intXbar_auto_int_out_1),
    .auto_int_out_2  (_intXbar_auto_int_out_2),
    .auto_int_out_3  (_intXbar_auto_int_out_3),
    .auto_int_out_4  (_intXbar_auto_int_out_4)
  );
  NonBlockingDCache_1 dcache (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .clock                             (clock),
    .reset                             (reset),
    .auto_out_a_ready                  (_tlMasterXbar_auto_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_a_valid                  (_dcache_auto_out_a_valid),
    .auto_out_a_bits_opcode            (_dcache_auto_out_a_bits_opcode),
    .auto_out_a_bits_param             (_dcache_auto_out_a_bits_param),
    .auto_out_a_bits_size              (_dcache_auto_out_a_bits_size),
    .auto_out_a_bits_source            (_dcache_auto_out_a_bits_source),
    .auto_out_a_bits_address           (_dcache_auto_out_a_bits_address),
    .auto_out_a_bits_mask              (_dcache_auto_out_a_bits_mask),
    .auto_out_a_bits_data              (_dcache_auto_out_a_bits_data),
    .auto_out_b_ready                  (_dcache_auto_out_b_ready),
    .auto_out_b_valid                  (_tlMasterXbar_auto_in_0_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_b_bits_param             (_tlMasterXbar_auto_in_0_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_b_bits_size              (_tlMasterXbar_auto_in_0_b_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_b_bits_source            (_tlMasterXbar_auto_in_0_b_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_b_bits_address           (_tlMasterXbar_auto_in_0_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_c_ready                  (_tlMasterXbar_auto_in_0_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_c_valid                  (_dcache_auto_out_c_valid),
    .auto_out_c_bits_opcode            (_dcache_auto_out_c_bits_opcode),
    .auto_out_c_bits_param             (_dcache_auto_out_c_bits_param),
    .auto_out_c_bits_size              (_dcache_auto_out_c_bits_size),
    .auto_out_c_bits_source            (_dcache_auto_out_c_bits_source),
    .auto_out_c_bits_address           (_dcache_auto_out_c_bits_address),
    .auto_out_c_bits_data              (_dcache_auto_out_c_bits_data),
    .auto_out_d_ready                  (_dcache_auto_out_d_ready),
    .auto_out_d_valid                  (_tlMasterXbar_auto_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_opcode            (_tlMasterXbar_auto_in_0_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_param             (_tlMasterXbar_auto_in_0_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_size              (_tlMasterXbar_auto_in_0_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_source            (_tlMasterXbar_auto_in_0_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_sink              (_tlMasterXbar_auto_in_0_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_data              (_tlMasterXbar_auto_in_0_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_e_ready                  (_tlMasterXbar_auto_in_0_e_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_e_valid                  (_dcache_auto_out_e_valid),
    .auto_out_e_bits_sink              (_dcache_auto_out_e_bits_sink),
    .io_cpu_req_ready                  (_dcache_io_cpu_req_ready),
    .io_cpu_req_valid                  (_dcacheArb_io_mem_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_addr              (_dcacheArb_io_mem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_tag               (_dcacheArb_io_mem_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_cmd               (_dcacheArb_io_mem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_size              (_dcacheArb_io_mem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_signed            (_dcacheArb_io_mem_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_dprv              (_dcacheArb_io_mem_req_bits_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_phys              (_dcacheArb_io_mem_req_bits_phys),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s1_kill                    (_dcacheArb_io_mem_s1_kill),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s1_data_data               (_dcacheArb_io_mem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s1_data_mask               (_dcacheArb_io_mem_s1_data_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s2_nack                    (_dcache_io_cpu_s2_nack),
    .io_cpu_s2_kill                    (_dcacheArb_io_mem_s2_kill),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s2_paddr                   (_dcache_io_cpu_s2_paddr),
    .io_cpu_resp_valid                 (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_addr             (_dcache_io_cpu_resp_bits_addr),
    .io_cpu_resp_bits_tag              (_dcache_io_cpu_resp_bits_tag),
    .io_cpu_resp_bits_cmd              (_dcache_io_cpu_resp_bits_cmd),
    .io_cpu_resp_bits_size             (_dcache_io_cpu_resp_bits_size),
    .io_cpu_resp_bits_signed           (_dcache_io_cpu_resp_bits_signed),
    .io_cpu_resp_bits_dprv             (_dcache_io_cpu_resp_bits_dprv),
    .io_cpu_resp_bits_dv               (_dcache_io_cpu_resp_bits_dv),
    .io_cpu_resp_bits_data             (_dcache_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_mask             (_dcache_io_cpu_resp_bits_mask),
    .io_cpu_resp_bits_replay           (_dcache_io_cpu_resp_bits_replay),
    .io_cpu_resp_bits_has_data         (_dcache_io_cpu_resp_bits_has_data),
    .io_cpu_resp_bits_data_word_bypass (_dcache_io_cpu_resp_bits_data_word_bypass),
    .io_cpu_resp_bits_data_raw         (_dcache_io_cpu_resp_bits_data_raw),
    .io_cpu_resp_bits_store_data       (_dcache_io_cpu_resp_bits_store_data),
    .io_cpu_replay_next                (_dcache_io_cpu_replay_next),
    .io_cpu_s2_xcpt_ma_ld              (_dcache_io_cpu_s2_xcpt_ma_ld),
    .io_cpu_s2_xcpt_ma_st              (_dcache_io_cpu_s2_xcpt_ma_st),
    .io_cpu_s2_xcpt_pf_ld              (_dcache_io_cpu_s2_xcpt_pf_ld),
    .io_cpu_s2_xcpt_pf_st              (_dcache_io_cpu_s2_xcpt_pf_st),
    .io_cpu_s2_xcpt_ae_ld              (_dcache_io_cpu_s2_xcpt_ae_ld),
    .io_cpu_s2_xcpt_ae_st              (_dcache_io_cpu_s2_xcpt_ae_st),
    .io_cpu_ordered                    (_dcache_io_cpu_ordered),
    .io_cpu_perf_acquire               (_dcache_io_cpu_perf_acquire),
    .io_cpu_perf_release               (_dcache_io_cpu_perf_release),
    .io_cpu_perf_tlbMiss               (_dcache_io_cpu_perf_tlbMiss),
    .io_ptw_req_ready                  (_ptw_io_requestor_0_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_req_valid                  (_dcache_io_ptw_req_valid),
    .io_ptw_req_bits_valid             (_dcache_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr         (_dcache_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa     (_dcache_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid                 (_ptw_io_requestor_0_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_ae_ptw           (_ptw_io_requestor_0_resp_bits_ae_ptw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_ae_final         (_ptw_io_requestor_0_resp_bits_ae_final),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pf               (_ptw_io_requestor_0_resp_bits_pf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_gf               (_ptw_io_requestor_0_resp_bits_gf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hr               (_ptw_io_requestor_0_resp_bits_hr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hw               (_ptw_io_requestor_0_resp_bits_hw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hx               (_ptw_io_requestor_0_resp_bits_hx),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_ppn          (_ptw_io_requestor_0_resp_bits_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_d            (_ptw_io_requestor_0_resp_bits_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_a            (_ptw_io_requestor_0_resp_bits_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_g            (_ptw_io_requestor_0_resp_bits_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_u            (_ptw_io_requestor_0_resp_bits_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_x            (_ptw_io_requestor_0_resp_bits_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_w            (_ptw_io_requestor_0_resp_bits_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_r            (_ptw_io_requestor_0_resp_bits_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_v            (_ptw_io_requestor_0_resp_bits_pte_v),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_level            (_ptw_io_requestor_0_resp_bits_level),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_homogeneous      (_ptw_io_requestor_0_resp_bits_homogeneous),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_ptbr_mode                  (_ptw_io_requestor_0_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_debug               (_ptw_io_requestor_0_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_mxr                 (_ptw_io_requestor_0_status_mxr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_sum                 (_ptw_io_requestor_0_status_sum),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_l                (_ptw_io_requestor_0_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_a                (_ptw_io_requestor_0_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_x                (_ptw_io_requestor_0_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_w                (_ptw_io_requestor_0_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_r                (_ptw_io_requestor_0_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_addr                 (_ptw_io_requestor_0_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_mask                 (_ptw_io_requestor_0_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_l                (_ptw_io_requestor_0_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_a                (_ptw_io_requestor_0_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_x                (_ptw_io_requestor_0_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_w                (_ptw_io_requestor_0_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_r                (_ptw_io_requestor_0_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_addr                 (_ptw_io_requestor_0_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_mask                 (_ptw_io_requestor_0_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_l                (_ptw_io_requestor_0_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_a                (_ptw_io_requestor_0_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_x                (_ptw_io_requestor_0_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_w                (_ptw_io_requestor_0_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_r                (_ptw_io_requestor_0_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_addr                 (_ptw_io_requestor_0_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_mask                 (_ptw_io_requestor_0_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_l                (_ptw_io_requestor_0_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_a                (_ptw_io_requestor_0_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_x                (_ptw_io_requestor_0_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_w                (_ptw_io_requestor_0_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_r                (_ptw_io_requestor_0_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_addr                 (_ptw_io_requestor_0_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_mask                 (_ptw_io_requestor_0_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_l                (_ptw_io_requestor_0_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_a                (_ptw_io_requestor_0_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_x                (_ptw_io_requestor_0_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_w                (_ptw_io_requestor_0_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_r                (_ptw_io_requestor_0_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_addr                 (_ptw_io_requestor_0_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_mask                 (_ptw_io_requestor_0_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_l                (_ptw_io_requestor_0_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_a                (_ptw_io_requestor_0_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_x                (_ptw_io_requestor_0_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_w                (_ptw_io_requestor_0_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_r                (_ptw_io_requestor_0_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_addr                 (_ptw_io_requestor_0_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_mask                 (_ptw_io_requestor_0_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_l                (_ptw_io_requestor_0_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_a                (_ptw_io_requestor_0_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_x                (_ptw_io_requestor_0_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_w                (_ptw_io_requestor_0_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_r                (_ptw_io_requestor_0_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_addr                 (_ptw_io_requestor_0_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_mask                 (_ptw_io_requestor_0_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_l                (_ptw_io_requestor_0_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_a                (_ptw_io_requestor_0_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_x                (_ptw_io_requestor_0_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_w                (_ptw_io_requestor_0_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_r                (_ptw_io_requestor_0_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_addr                 (_ptw_io_requestor_0_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_mask                 (_ptw_io_requestor_0_pmp_7_mask)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  );
  Frontend frontend (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_icache_master_out_a_ready            (_tlMasterXbar_auto_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_a_valid            (_frontend_auto_icache_master_out_a_valid),
    .auto_icache_master_out_a_bits_address     (_frontend_auto_icache_master_out_a_bits_address),
    .auto_icache_master_out_d_valid            (_tlMasterXbar_auto_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_d_bits_opcode      (_tlMasterXbar_auto_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_d_bits_size        (_tlMasterXbar_auto_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_d_bits_data        (_tlMasterXbar_auto_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_d_bits_corrupt     (_tlMasterXbar_auto_in_1_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .io_cpu_req_valid                          (_core_io_imem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_req_bits_pc                        (_core_io_imem_req_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_req_bits_speculative               (_core_io_imem_req_bits_speculative),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_sfence_valid                       (_core_io_imem_sfence_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_sfence_bits_rs1                    (_core_io_imem_sfence_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_sfence_bits_rs2                    (_core_io_imem_sfence_bits_rs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_sfence_bits_addr                   (_core_io_imem_sfence_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_resp_ready                         (_core_io_imem_resp_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_resp_valid                         (_frontend_io_cpu_resp_valid),
    .io_cpu_resp_bits_btb_taken                (_frontend_io_cpu_resp_bits_btb_taken),
    .io_cpu_resp_bits_btb_bridx                (_frontend_io_cpu_resp_bits_btb_bridx),
    .io_cpu_resp_bits_btb_entry                (_frontend_io_cpu_resp_bits_btb_entry),
    .io_cpu_resp_bits_btb_bht_history          (_frontend_io_cpu_resp_bits_btb_bht_history),
    .io_cpu_resp_bits_pc                       (_frontend_io_cpu_resp_bits_pc),
    .io_cpu_resp_bits_data                     (_frontend_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_xcpt_pf_inst             (_frontend_io_cpu_resp_bits_xcpt_pf_inst),
    .io_cpu_resp_bits_xcpt_gf_inst             (_frontend_io_cpu_resp_bits_xcpt_gf_inst),
    .io_cpu_resp_bits_xcpt_ae_inst             (_frontend_io_cpu_resp_bits_xcpt_ae_inst),
    .io_cpu_resp_bits_replay                   (_frontend_io_cpu_resp_bits_replay),
    .io_cpu_btb_update_valid                   (_core_io_imem_btb_update_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_prediction_entry   (_core_io_imem_btb_update_bits_prediction_entry),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_pc                 (_core_io_imem_btb_update_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_isValid            (_core_io_imem_btb_update_bits_isValid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_br_pc              (_core_io_imem_btb_update_bits_br_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_cfiType            (_core_io_imem_btb_update_bits_cfiType),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_valid                   (_core_io_imem_bht_update_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_prediction_history (_core_io_imem_bht_update_bits_prediction_history),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_pc                 (_core_io_imem_bht_update_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_branch             (_core_io_imem_bht_update_bits_branch),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_taken              (_core_io_imem_bht_update_bits_taken),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_mispredict         (_core_io_imem_bht_update_bits_mispredict),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_flush_icache                       (_core_io_imem_flush_icache),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_progress                           (_core_io_imem_progress),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_ptw_req_ready                          (_ptw_io_requestor_1_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_req_valid                          (_frontend_io_ptw_req_valid),
    .io_ptw_req_bits_valid                     (_frontend_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr                 (_frontend_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa             (_frontend_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid                         (_ptw_io_requestor_1_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_ae_ptw                   (_ptw_io_requestor_1_resp_bits_ae_ptw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_ae_final                 (_ptw_io_requestor_1_resp_bits_ae_final),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pf                       (_ptw_io_requestor_1_resp_bits_pf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_gf                       (_ptw_io_requestor_1_resp_bits_gf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hr                       (_ptw_io_requestor_1_resp_bits_hr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hw                       (_ptw_io_requestor_1_resp_bits_hw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hx                       (_ptw_io_requestor_1_resp_bits_hx),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_ppn                  (_ptw_io_requestor_1_resp_bits_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_d                    (_ptw_io_requestor_1_resp_bits_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_a                    (_ptw_io_requestor_1_resp_bits_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_g                    (_ptw_io_requestor_1_resp_bits_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_u                    (_ptw_io_requestor_1_resp_bits_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_x                    (_ptw_io_requestor_1_resp_bits_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_w                    (_ptw_io_requestor_1_resp_bits_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_r                    (_ptw_io_requestor_1_resp_bits_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_v                    (_ptw_io_requestor_1_resp_bits_pte_v),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_level                    (_ptw_io_requestor_1_resp_bits_level),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_homogeneous              (_ptw_io_requestor_1_resp_bits_homogeneous),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_ptbr_mode                          (_ptw_io_requestor_1_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_debug                       (_ptw_io_requestor_1_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_prv                         (_ptw_io_requestor_1_status_prv),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_l                        (_ptw_io_requestor_1_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_a                        (_ptw_io_requestor_1_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_x                        (_ptw_io_requestor_1_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_w                        (_ptw_io_requestor_1_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_r                        (_ptw_io_requestor_1_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_addr                         (_ptw_io_requestor_1_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_mask                         (_ptw_io_requestor_1_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_l                        (_ptw_io_requestor_1_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_a                        (_ptw_io_requestor_1_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_x                        (_ptw_io_requestor_1_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_w                        (_ptw_io_requestor_1_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_r                        (_ptw_io_requestor_1_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_addr                         (_ptw_io_requestor_1_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_mask                         (_ptw_io_requestor_1_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_l                        (_ptw_io_requestor_1_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_a                        (_ptw_io_requestor_1_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_x                        (_ptw_io_requestor_1_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_w                        (_ptw_io_requestor_1_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_r                        (_ptw_io_requestor_1_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_addr                         (_ptw_io_requestor_1_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_mask                         (_ptw_io_requestor_1_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_l                        (_ptw_io_requestor_1_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_a                        (_ptw_io_requestor_1_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_x                        (_ptw_io_requestor_1_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_w                        (_ptw_io_requestor_1_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_r                        (_ptw_io_requestor_1_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_addr                         (_ptw_io_requestor_1_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_mask                         (_ptw_io_requestor_1_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_l                        (_ptw_io_requestor_1_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_a                        (_ptw_io_requestor_1_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_x                        (_ptw_io_requestor_1_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_w                        (_ptw_io_requestor_1_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_r                        (_ptw_io_requestor_1_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_addr                         (_ptw_io_requestor_1_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_mask                         (_ptw_io_requestor_1_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_l                        (_ptw_io_requestor_1_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_a                        (_ptw_io_requestor_1_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_x                        (_ptw_io_requestor_1_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_w                        (_ptw_io_requestor_1_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_r                        (_ptw_io_requestor_1_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_addr                         (_ptw_io_requestor_1_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_mask                         (_ptw_io_requestor_1_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_l                        (_ptw_io_requestor_1_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_a                        (_ptw_io_requestor_1_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_x                        (_ptw_io_requestor_1_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_w                        (_ptw_io_requestor_1_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_r                        (_ptw_io_requestor_1_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_addr                         (_ptw_io_requestor_1_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_mask                         (_ptw_io_requestor_1_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_l                        (_ptw_io_requestor_1_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_a                        (_ptw_io_requestor_1_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_x                        (_ptw_io_requestor_1_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_w                        (_ptw_io_requestor_1_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_r                        (_ptw_io_requestor_1_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_addr                         (_ptw_io_requestor_1_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_mask                         (_ptw_io_requestor_1_pmp_7_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_customCSRs_csrs_0_value            (_ptw_io_requestor_1_customCSRs_csrs_0_value)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  );
  FPU fpuOpt (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .clock               (clock),
    .reset               (reset),
    .io_inst             (_core_io_fpu_inst),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_fromint_data     (_core_io_fpu_fromint_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_fcsr_rm          (_core_io_fpu_fcsr_rm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_fcsr_flags_valid (_fpuOpt_io_fcsr_flags_valid),
    .io_fcsr_flags_bits  (_fpuOpt_io_fcsr_flags_bits),
    .io_store_data       (_fpuOpt_io_store_data),
    .io_toint_data       (_fpuOpt_io_toint_data),
    .io_dmem_resp_val    (_core_io_fpu_dmem_resp_val),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dmem_resp_type   (_core_io_fpu_dmem_resp_type),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dmem_resp_tag    (_core_io_fpu_dmem_resp_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dmem_resp_data   (_core_io_fpu_dmem_resp_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_valid            (_core_io_fpu_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_fcsr_rdy         (_fpuOpt_io_fcsr_rdy),
    .io_nack_mem         (_fpuOpt_io_nack_mem),
    .io_illegal_rm       (_fpuOpt_io_illegal_rm),
    .io_killx            (_core_io_fpu_killx),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_killm            (_core_io_fpu_killm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dec_wen          (_fpuOpt_io_dec_wen),
    .io_dec_ren1         (_fpuOpt_io_dec_ren1),
    .io_dec_ren2         (_fpuOpt_io_dec_ren2),
    .io_dec_ren3         (_fpuOpt_io_dec_ren3),
    .io_sboard_set       (_fpuOpt_io_sboard_set),
    .io_sboard_clr       (_fpuOpt_io_sboard_clr),
    .io_sboard_clra      (_fpuOpt_io_sboard_clra)
  );
  HellaCacheArbiter_1 dcacheArb (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .clock                                     (clock),
    .io_requestor_0_req_ready                  (_dcacheArb_io_requestor_0_req_ready),
    .io_requestor_0_req_valid                  (_ptw_io_mem_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_requestor_0_req_bits_addr              (_ptw_io_mem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_requestor_0_s1_kill                    (_ptw_io_mem_s1_kill),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_requestor_0_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),
    .io_requestor_1_req_ready                  (_dcacheArb_io_requestor_1_req_ready),
    .io_requestor_1_req_valid                  (_core_io_dmem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_req_bits_addr              (_core_io_dmem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_req_bits_tag               (_core_io_dmem_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_req_bits_cmd               (_core_io_dmem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_req_bits_size              (_core_io_dmem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_req_bits_signed            (_core_io_dmem_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_req_bits_dprv              (_core_io_dmem_req_bits_dprv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_req_bits_phys              (_core_io_dmem_req_bits_phys),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_s1_kill                    (_core_io_dmem_s1_kill),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_s1_data_data               (_core_io_dmem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_s1_data_mask               (_core_io_dmem_s1_data_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_s2_nack                    (_dcacheArb_io_requestor_1_s2_nack),
    .io_requestor_1_s2_kill                    (_core_io_dmem_s2_kill),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_1_s2_paddr                   (_dcacheArb_io_requestor_1_s2_paddr),
    .io_requestor_1_resp_valid                 (_dcacheArb_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_addr             (_dcacheArb_io_requestor_1_resp_bits_addr),
    .io_requestor_1_resp_bits_tag              (_dcacheArb_io_requestor_1_resp_bits_tag),
    .io_requestor_1_resp_bits_cmd              (_dcacheArb_io_requestor_1_resp_bits_cmd),
    .io_requestor_1_resp_bits_size             (_dcacheArb_io_requestor_1_resp_bits_size),
    .io_requestor_1_resp_bits_signed           (_dcacheArb_io_requestor_1_resp_bits_signed),
    .io_requestor_1_resp_bits_dprv             (_dcacheArb_io_requestor_1_resp_bits_dprv),
    .io_requestor_1_resp_bits_dv               (_dcacheArb_io_requestor_1_resp_bits_dv),
    .io_requestor_1_resp_bits_data             (_dcacheArb_io_requestor_1_resp_bits_data),
    .io_requestor_1_resp_bits_mask             (_dcacheArb_io_requestor_1_resp_bits_mask),
    .io_requestor_1_resp_bits_replay           (_dcacheArb_io_requestor_1_resp_bits_replay),
    .io_requestor_1_resp_bits_has_data         (_dcacheArb_io_requestor_1_resp_bits_has_data),
    .io_requestor_1_resp_bits_data_word_bypass (_dcacheArb_io_requestor_1_resp_bits_data_word_bypass),
    .io_requestor_1_resp_bits_data_raw         (_dcacheArb_io_requestor_1_resp_bits_data_raw),
    .io_requestor_1_resp_bits_store_data       (_dcacheArb_io_requestor_1_resp_bits_store_data),
    .io_requestor_1_replay_next                (_dcacheArb_io_requestor_1_replay_next),
    .io_requestor_1_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_1_s2_xcpt_ma_ld),
    .io_requestor_1_s2_xcpt_ma_st              (_dcacheArb_io_requestor_1_s2_xcpt_ma_st),
    .io_requestor_1_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_1_s2_xcpt_pf_ld),
    .io_requestor_1_s2_xcpt_pf_st              (_dcacheArb_io_requestor_1_s2_xcpt_pf_st),
    .io_requestor_1_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_1_s2_xcpt_ae_ld),
    .io_requestor_1_s2_xcpt_ae_st              (_dcacheArb_io_requestor_1_s2_xcpt_ae_st),
    .io_requestor_1_ordered                    (_dcacheArb_io_requestor_1_ordered),
    .io_requestor_1_perf_acquire               (_dcacheArb_io_requestor_1_perf_acquire),
    .io_requestor_1_perf_release               (_dcacheArb_io_requestor_1_perf_release),
    .io_requestor_1_perf_tlbMiss               (_dcacheArb_io_requestor_1_perf_tlbMiss),
    .io_mem_req_ready                          (_dcache_io_cpu_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_req_valid                          (_dcacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr                      (_dcacheArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag                       (_dcacheArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd                       (_dcacheArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_size                      (_dcacheArb_io_mem_req_bits_size),
    .io_mem_req_bits_signed                    (_dcacheArb_io_mem_req_bits_signed),
    .io_mem_req_bits_dprv                      (_dcacheArb_io_mem_req_bits_dprv),
    .io_mem_req_bits_phys                      (_dcacheArb_io_mem_req_bits_phys),
    .io_mem_s1_kill                            (_dcacheArb_io_mem_s1_kill),
    .io_mem_s1_data_data                       (_dcacheArb_io_mem_s1_data_data),
    .io_mem_s1_data_mask                       (_dcacheArb_io_mem_s1_data_mask),
    .io_mem_s2_nack                            (_dcache_io_cpu_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_kill                            (_dcacheArb_io_mem_s2_kill),
    .io_mem_s2_paddr                           (_dcache_io_cpu_s2_paddr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_valid                         (_dcache_io_cpu_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_addr                     (_dcache_io_cpu_resp_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_tag                      (_dcache_io_cpu_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_cmd                      (_dcache_io_cpu_resp_bits_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_size                     (_dcache_io_cpu_resp_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_signed                   (_dcache_io_cpu_resp_bits_signed),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_dprv                     (_dcache_io_cpu_resp_bits_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_dv                       (_dcache_io_cpu_resp_bits_dv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_data                     (_dcache_io_cpu_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_mask                     (_dcache_io_cpu_resp_bits_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_replay                   (_dcache_io_cpu_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_has_data                 (_dcache_io_cpu_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_data_word_bypass         (_dcache_io_cpu_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_data_raw                 (_dcache_io_cpu_resp_bits_data_raw),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_store_data               (_dcache_io_cpu_resp_bits_store_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_replay_next                        (_dcache_io_cpu_replay_next),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_ma_ld                      (_dcache_io_cpu_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_ma_st                      (_dcache_io_cpu_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_pf_ld                      (_dcache_io_cpu_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_pf_st                      (_dcache_io_cpu_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_ae_ld                      (_dcache_io_cpu_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_ae_st                      (_dcache_io_cpu_s2_xcpt_ae_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_ordered                            (_dcache_io_cpu_ordered),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_perf_acquire                       (_dcache_io_cpu_perf_acquire),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_perf_release                       (_dcache_io_cpu_perf_release),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_perf_tlbMiss                       (_dcache_io_cpu_perf_tlbMiss)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  );
  PTW_1 ptw (	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_requestor_0_req_ready               (_ptw_io_requestor_0_req_ready),
    .io_requestor_0_req_valid               (_dcache_io_ptw_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_requestor_0_req_bits_valid          (_dcache_io_ptw_req_bits_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_requestor_0_req_bits_bits_addr      (_dcache_io_ptw_req_bits_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_requestor_0_req_bits_bits_need_gpa  (_dcache_io_ptw_req_bits_bits_need_gpa),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_requestor_0_resp_valid              (_ptw_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_ae_ptw        (_ptw_io_requestor_0_resp_bits_ae_ptw),
    .io_requestor_0_resp_bits_ae_final      (_ptw_io_requestor_0_resp_bits_ae_final),
    .io_requestor_0_resp_bits_pf            (_ptw_io_requestor_0_resp_bits_pf),
    .io_requestor_0_resp_bits_gf            (_ptw_io_requestor_0_resp_bits_gf),
    .io_requestor_0_resp_bits_hr            (_ptw_io_requestor_0_resp_bits_hr),
    .io_requestor_0_resp_bits_hw            (_ptw_io_requestor_0_resp_bits_hw),
    .io_requestor_0_resp_bits_hx            (_ptw_io_requestor_0_resp_bits_hx),
    .io_requestor_0_resp_bits_pte_ppn       (_ptw_io_requestor_0_resp_bits_pte_ppn),
    .io_requestor_0_resp_bits_pte_d         (_ptw_io_requestor_0_resp_bits_pte_d),
    .io_requestor_0_resp_bits_pte_a         (_ptw_io_requestor_0_resp_bits_pte_a),
    .io_requestor_0_resp_bits_pte_g         (_ptw_io_requestor_0_resp_bits_pte_g),
    .io_requestor_0_resp_bits_pte_u         (_ptw_io_requestor_0_resp_bits_pte_u),
    .io_requestor_0_resp_bits_pte_x         (_ptw_io_requestor_0_resp_bits_pte_x),
    .io_requestor_0_resp_bits_pte_w         (_ptw_io_requestor_0_resp_bits_pte_w),
    .io_requestor_0_resp_bits_pte_r         (_ptw_io_requestor_0_resp_bits_pte_r),
    .io_requestor_0_resp_bits_pte_v         (_ptw_io_requestor_0_resp_bits_pte_v),
    .io_requestor_0_resp_bits_level         (_ptw_io_requestor_0_resp_bits_level),
    .io_requestor_0_resp_bits_homogeneous   (_ptw_io_requestor_0_resp_bits_homogeneous),
    .io_requestor_0_ptbr_mode               (_ptw_io_requestor_0_ptbr_mode),
    .io_requestor_0_status_debug            (_ptw_io_requestor_0_status_debug),
    .io_requestor_0_status_mxr              (_ptw_io_requestor_0_status_mxr),
    .io_requestor_0_status_sum              (_ptw_io_requestor_0_status_sum),
    .io_requestor_0_pmp_0_cfg_l             (_ptw_io_requestor_0_pmp_0_cfg_l),
    .io_requestor_0_pmp_0_cfg_a             (_ptw_io_requestor_0_pmp_0_cfg_a),
    .io_requestor_0_pmp_0_cfg_x             (_ptw_io_requestor_0_pmp_0_cfg_x),
    .io_requestor_0_pmp_0_cfg_w             (_ptw_io_requestor_0_pmp_0_cfg_w),
    .io_requestor_0_pmp_0_cfg_r             (_ptw_io_requestor_0_pmp_0_cfg_r),
    .io_requestor_0_pmp_0_addr              (_ptw_io_requestor_0_pmp_0_addr),
    .io_requestor_0_pmp_0_mask              (_ptw_io_requestor_0_pmp_0_mask),
    .io_requestor_0_pmp_1_cfg_l             (_ptw_io_requestor_0_pmp_1_cfg_l),
    .io_requestor_0_pmp_1_cfg_a             (_ptw_io_requestor_0_pmp_1_cfg_a),
    .io_requestor_0_pmp_1_cfg_x             (_ptw_io_requestor_0_pmp_1_cfg_x),
    .io_requestor_0_pmp_1_cfg_w             (_ptw_io_requestor_0_pmp_1_cfg_w),
    .io_requestor_0_pmp_1_cfg_r             (_ptw_io_requestor_0_pmp_1_cfg_r),
    .io_requestor_0_pmp_1_addr              (_ptw_io_requestor_0_pmp_1_addr),
    .io_requestor_0_pmp_1_mask              (_ptw_io_requestor_0_pmp_1_mask),
    .io_requestor_0_pmp_2_cfg_l             (_ptw_io_requestor_0_pmp_2_cfg_l),
    .io_requestor_0_pmp_2_cfg_a             (_ptw_io_requestor_0_pmp_2_cfg_a),
    .io_requestor_0_pmp_2_cfg_x             (_ptw_io_requestor_0_pmp_2_cfg_x),
    .io_requestor_0_pmp_2_cfg_w             (_ptw_io_requestor_0_pmp_2_cfg_w),
    .io_requestor_0_pmp_2_cfg_r             (_ptw_io_requestor_0_pmp_2_cfg_r),
    .io_requestor_0_pmp_2_addr              (_ptw_io_requestor_0_pmp_2_addr),
    .io_requestor_0_pmp_2_mask              (_ptw_io_requestor_0_pmp_2_mask),
    .io_requestor_0_pmp_3_cfg_l             (_ptw_io_requestor_0_pmp_3_cfg_l),
    .io_requestor_0_pmp_3_cfg_a             (_ptw_io_requestor_0_pmp_3_cfg_a),
    .io_requestor_0_pmp_3_cfg_x             (_ptw_io_requestor_0_pmp_3_cfg_x),
    .io_requestor_0_pmp_3_cfg_w             (_ptw_io_requestor_0_pmp_3_cfg_w),
    .io_requestor_0_pmp_3_cfg_r             (_ptw_io_requestor_0_pmp_3_cfg_r),
    .io_requestor_0_pmp_3_addr              (_ptw_io_requestor_0_pmp_3_addr),
    .io_requestor_0_pmp_3_mask              (_ptw_io_requestor_0_pmp_3_mask),
    .io_requestor_0_pmp_4_cfg_l             (_ptw_io_requestor_0_pmp_4_cfg_l),
    .io_requestor_0_pmp_4_cfg_a             (_ptw_io_requestor_0_pmp_4_cfg_a),
    .io_requestor_0_pmp_4_cfg_x             (_ptw_io_requestor_0_pmp_4_cfg_x),
    .io_requestor_0_pmp_4_cfg_w             (_ptw_io_requestor_0_pmp_4_cfg_w),
    .io_requestor_0_pmp_4_cfg_r             (_ptw_io_requestor_0_pmp_4_cfg_r),
    .io_requestor_0_pmp_4_addr              (_ptw_io_requestor_0_pmp_4_addr),
    .io_requestor_0_pmp_4_mask              (_ptw_io_requestor_0_pmp_4_mask),
    .io_requestor_0_pmp_5_cfg_l             (_ptw_io_requestor_0_pmp_5_cfg_l),
    .io_requestor_0_pmp_5_cfg_a             (_ptw_io_requestor_0_pmp_5_cfg_a),
    .io_requestor_0_pmp_5_cfg_x             (_ptw_io_requestor_0_pmp_5_cfg_x),
    .io_requestor_0_pmp_5_cfg_w             (_ptw_io_requestor_0_pmp_5_cfg_w),
    .io_requestor_0_pmp_5_cfg_r             (_ptw_io_requestor_0_pmp_5_cfg_r),
    .io_requestor_0_pmp_5_addr              (_ptw_io_requestor_0_pmp_5_addr),
    .io_requestor_0_pmp_5_mask              (_ptw_io_requestor_0_pmp_5_mask),
    .io_requestor_0_pmp_6_cfg_l             (_ptw_io_requestor_0_pmp_6_cfg_l),
    .io_requestor_0_pmp_6_cfg_a             (_ptw_io_requestor_0_pmp_6_cfg_a),
    .io_requestor_0_pmp_6_cfg_x             (_ptw_io_requestor_0_pmp_6_cfg_x),
    .io_requestor_0_pmp_6_cfg_w             (_ptw_io_requestor_0_pmp_6_cfg_w),
    .io_requestor_0_pmp_6_cfg_r             (_ptw_io_requestor_0_pmp_6_cfg_r),
    .io_requestor_0_pmp_6_addr              (_ptw_io_requestor_0_pmp_6_addr),
    .io_requestor_0_pmp_6_mask              (_ptw_io_requestor_0_pmp_6_mask),
    .io_requestor_0_pmp_7_cfg_l             (_ptw_io_requestor_0_pmp_7_cfg_l),
    .io_requestor_0_pmp_7_cfg_a             (_ptw_io_requestor_0_pmp_7_cfg_a),
    .io_requestor_0_pmp_7_cfg_x             (_ptw_io_requestor_0_pmp_7_cfg_x),
    .io_requestor_0_pmp_7_cfg_w             (_ptw_io_requestor_0_pmp_7_cfg_w),
    .io_requestor_0_pmp_7_cfg_r             (_ptw_io_requestor_0_pmp_7_cfg_r),
    .io_requestor_0_pmp_7_addr              (_ptw_io_requestor_0_pmp_7_addr),
    .io_requestor_0_pmp_7_mask              (_ptw_io_requestor_0_pmp_7_mask),
    .io_requestor_1_req_ready               (_ptw_io_requestor_1_req_ready),
    .io_requestor_1_req_valid               (_frontend_io_ptw_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_requestor_1_req_bits_valid          (_frontend_io_ptw_req_bits_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_requestor_1_req_bits_bits_addr      (_frontend_io_ptw_req_bits_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_requestor_1_req_bits_bits_need_gpa  (_frontend_io_ptw_req_bits_bits_need_gpa),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_requestor_1_resp_valid              (_ptw_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_ae_ptw        (_ptw_io_requestor_1_resp_bits_ae_ptw),
    .io_requestor_1_resp_bits_ae_final      (_ptw_io_requestor_1_resp_bits_ae_final),
    .io_requestor_1_resp_bits_pf            (_ptw_io_requestor_1_resp_bits_pf),
    .io_requestor_1_resp_bits_gf            (_ptw_io_requestor_1_resp_bits_gf),
    .io_requestor_1_resp_bits_hr            (_ptw_io_requestor_1_resp_bits_hr),
    .io_requestor_1_resp_bits_hw            (_ptw_io_requestor_1_resp_bits_hw),
    .io_requestor_1_resp_bits_hx            (_ptw_io_requestor_1_resp_bits_hx),
    .io_requestor_1_resp_bits_pte_ppn       (_ptw_io_requestor_1_resp_bits_pte_ppn),
    .io_requestor_1_resp_bits_pte_d         (_ptw_io_requestor_1_resp_bits_pte_d),
    .io_requestor_1_resp_bits_pte_a         (_ptw_io_requestor_1_resp_bits_pte_a),
    .io_requestor_1_resp_bits_pte_g         (_ptw_io_requestor_1_resp_bits_pte_g),
    .io_requestor_1_resp_bits_pte_u         (_ptw_io_requestor_1_resp_bits_pte_u),
    .io_requestor_1_resp_bits_pte_x         (_ptw_io_requestor_1_resp_bits_pte_x),
    .io_requestor_1_resp_bits_pte_w         (_ptw_io_requestor_1_resp_bits_pte_w),
    .io_requestor_1_resp_bits_pte_r         (_ptw_io_requestor_1_resp_bits_pte_r),
    .io_requestor_1_resp_bits_pte_v         (_ptw_io_requestor_1_resp_bits_pte_v),
    .io_requestor_1_resp_bits_level         (_ptw_io_requestor_1_resp_bits_level),
    .io_requestor_1_resp_bits_homogeneous   (_ptw_io_requestor_1_resp_bits_homogeneous),
    .io_requestor_1_ptbr_mode               (_ptw_io_requestor_1_ptbr_mode),
    .io_requestor_1_status_debug            (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_status_prv              (_ptw_io_requestor_1_status_prv),
    .io_requestor_1_pmp_0_cfg_l             (_ptw_io_requestor_1_pmp_0_cfg_l),
    .io_requestor_1_pmp_0_cfg_a             (_ptw_io_requestor_1_pmp_0_cfg_a),
    .io_requestor_1_pmp_0_cfg_x             (_ptw_io_requestor_1_pmp_0_cfg_x),
    .io_requestor_1_pmp_0_cfg_w             (_ptw_io_requestor_1_pmp_0_cfg_w),
    .io_requestor_1_pmp_0_cfg_r             (_ptw_io_requestor_1_pmp_0_cfg_r),
    .io_requestor_1_pmp_0_addr              (_ptw_io_requestor_1_pmp_0_addr),
    .io_requestor_1_pmp_0_mask              (_ptw_io_requestor_1_pmp_0_mask),
    .io_requestor_1_pmp_1_cfg_l             (_ptw_io_requestor_1_pmp_1_cfg_l),
    .io_requestor_1_pmp_1_cfg_a             (_ptw_io_requestor_1_pmp_1_cfg_a),
    .io_requestor_1_pmp_1_cfg_x             (_ptw_io_requestor_1_pmp_1_cfg_x),
    .io_requestor_1_pmp_1_cfg_w             (_ptw_io_requestor_1_pmp_1_cfg_w),
    .io_requestor_1_pmp_1_cfg_r             (_ptw_io_requestor_1_pmp_1_cfg_r),
    .io_requestor_1_pmp_1_addr              (_ptw_io_requestor_1_pmp_1_addr),
    .io_requestor_1_pmp_1_mask              (_ptw_io_requestor_1_pmp_1_mask),
    .io_requestor_1_pmp_2_cfg_l             (_ptw_io_requestor_1_pmp_2_cfg_l),
    .io_requestor_1_pmp_2_cfg_a             (_ptw_io_requestor_1_pmp_2_cfg_a),
    .io_requestor_1_pmp_2_cfg_x             (_ptw_io_requestor_1_pmp_2_cfg_x),
    .io_requestor_1_pmp_2_cfg_w             (_ptw_io_requestor_1_pmp_2_cfg_w),
    .io_requestor_1_pmp_2_cfg_r             (_ptw_io_requestor_1_pmp_2_cfg_r),
    .io_requestor_1_pmp_2_addr              (_ptw_io_requestor_1_pmp_2_addr),
    .io_requestor_1_pmp_2_mask              (_ptw_io_requestor_1_pmp_2_mask),
    .io_requestor_1_pmp_3_cfg_l             (_ptw_io_requestor_1_pmp_3_cfg_l),
    .io_requestor_1_pmp_3_cfg_a             (_ptw_io_requestor_1_pmp_3_cfg_a),
    .io_requestor_1_pmp_3_cfg_x             (_ptw_io_requestor_1_pmp_3_cfg_x),
    .io_requestor_1_pmp_3_cfg_w             (_ptw_io_requestor_1_pmp_3_cfg_w),
    .io_requestor_1_pmp_3_cfg_r             (_ptw_io_requestor_1_pmp_3_cfg_r),
    .io_requestor_1_pmp_3_addr              (_ptw_io_requestor_1_pmp_3_addr),
    .io_requestor_1_pmp_3_mask              (_ptw_io_requestor_1_pmp_3_mask),
    .io_requestor_1_pmp_4_cfg_l             (_ptw_io_requestor_1_pmp_4_cfg_l),
    .io_requestor_1_pmp_4_cfg_a             (_ptw_io_requestor_1_pmp_4_cfg_a),
    .io_requestor_1_pmp_4_cfg_x             (_ptw_io_requestor_1_pmp_4_cfg_x),
    .io_requestor_1_pmp_4_cfg_w             (_ptw_io_requestor_1_pmp_4_cfg_w),
    .io_requestor_1_pmp_4_cfg_r             (_ptw_io_requestor_1_pmp_4_cfg_r),
    .io_requestor_1_pmp_4_addr              (_ptw_io_requestor_1_pmp_4_addr),
    .io_requestor_1_pmp_4_mask              (_ptw_io_requestor_1_pmp_4_mask),
    .io_requestor_1_pmp_5_cfg_l             (_ptw_io_requestor_1_pmp_5_cfg_l),
    .io_requestor_1_pmp_5_cfg_a             (_ptw_io_requestor_1_pmp_5_cfg_a),
    .io_requestor_1_pmp_5_cfg_x             (_ptw_io_requestor_1_pmp_5_cfg_x),
    .io_requestor_1_pmp_5_cfg_w             (_ptw_io_requestor_1_pmp_5_cfg_w),
    .io_requestor_1_pmp_5_cfg_r             (_ptw_io_requestor_1_pmp_5_cfg_r),
    .io_requestor_1_pmp_5_addr              (_ptw_io_requestor_1_pmp_5_addr),
    .io_requestor_1_pmp_5_mask              (_ptw_io_requestor_1_pmp_5_mask),
    .io_requestor_1_pmp_6_cfg_l             (_ptw_io_requestor_1_pmp_6_cfg_l),
    .io_requestor_1_pmp_6_cfg_a             (_ptw_io_requestor_1_pmp_6_cfg_a),
    .io_requestor_1_pmp_6_cfg_x             (_ptw_io_requestor_1_pmp_6_cfg_x),
    .io_requestor_1_pmp_6_cfg_w             (_ptw_io_requestor_1_pmp_6_cfg_w),
    .io_requestor_1_pmp_6_cfg_r             (_ptw_io_requestor_1_pmp_6_cfg_r),
    .io_requestor_1_pmp_6_addr              (_ptw_io_requestor_1_pmp_6_addr),
    .io_requestor_1_pmp_6_mask              (_ptw_io_requestor_1_pmp_6_mask),
    .io_requestor_1_pmp_7_cfg_l             (_ptw_io_requestor_1_pmp_7_cfg_l),
    .io_requestor_1_pmp_7_cfg_a             (_ptw_io_requestor_1_pmp_7_cfg_a),
    .io_requestor_1_pmp_7_cfg_x             (_ptw_io_requestor_1_pmp_7_cfg_x),
    .io_requestor_1_pmp_7_cfg_w             (_ptw_io_requestor_1_pmp_7_cfg_w),
    .io_requestor_1_pmp_7_cfg_r             (_ptw_io_requestor_1_pmp_7_cfg_r),
    .io_requestor_1_pmp_7_addr              (_ptw_io_requestor_1_pmp_7_addr),
    .io_requestor_1_pmp_7_mask              (_ptw_io_requestor_1_pmp_7_mask),
    .io_requestor_1_customCSRs_csrs_0_value (_ptw_io_requestor_1_customCSRs_csrs_0_value),
    .io_mem_req_ready                       (_dcacheArb_io_requestor_0_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_mem_req_valid                       (_ptw_io_mem_req_valid),
    .io_mem_req_bits_addr                   (_ptw_io_mem_req_bits_addr),
    .io_mem_s1_kill                         (_ptw_io_mem_s1_kill),
    .io_mem_s2_nack                         (_dcacheArb_io_requestor_0_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_mem_resp_valid                      (_dcacheArb_io_requestor_0_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_mem_resp_bits_data                  (_dcacheArb_io_requestor_0_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_mem_s2_xcpt_ae_ld                   (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dpath_ptbr_mode                     (_core_io_ptw_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_ptbr_ppn                      (_core_io_ptw_ptbr_ppn),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_sfence_valid                  (_core_io_ptw_sfence_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_sfence_bits_rs1               (_core_io_ptw_sfence_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_status_debug                  (_core_io_ptw_status_debug),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_status_prv                    (_core_io_ptw_status_prv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_status_mxr                    (_core_io_ptw_status_mxr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_status_sum                    (_core_io_ptw_status_sum),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_l                   (_core_io_ptw_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_a                   (_core_io_ptw_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_x                   (_core_io_ptw_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_w                   (_core_io_ptw_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_r                   (_core_io_ptw_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_addr                    (_core_io_ptw_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_mask                    (_core_io_ptw_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_l                   (_core_io_ptw_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_a                   (_core_io_ptw_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_x                   (_core_io_ptw_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_w                   (_core_io_ptw_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_r                   (_core_io_ptw_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_addr                    (_core_io_ptw_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_mask                    (_core_io_ptw_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_l                   (_core_io_ptw_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_a                   (_core_io_ptw_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_x                   (_core_io_ptw_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_w                   (_core_io_ptw_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_r                   (_core_io_ptw_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_addr                    (_core_io_ptw_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_mask                    (_core_io_ptw_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_l                   (_core_io_ptw_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_a                   (_core_io_ptw_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_x                   (_core_io_ptw_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_w                   (_core_io_ptw_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_r                   (_core_io_ptw_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_addr                    (_core_io_ptw_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_mask                    (_core_io_ptw_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_l                   (_core_io_ptw_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_a                   (_core_io_ptw_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_x                   (_core_io_ptw_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_w                   (_core_io_ptw_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_r                   (_core_io_ptw_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_addr                    (_core_io_ptw_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_mask                    (_core_io_ptw_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_l                   (_core_io_ptw_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_a                   (_core_io_ptw_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_x                   (_core_io_ptw_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_w                   (_core_io_ptw_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_r                   (_core_io_ptw_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_addr                    (_core_io_ptw_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_mask                    (_core_io_ptw_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_l                   (_core_io_ptw_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_a                   (_core_io_ptw_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_x                   (_core_io_ptw_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_w                   (_core_io_ptw_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_r                   (_core_io_ptw_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_addr                    (_core_io_ptw_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_mask                    (_core_io_ptw_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_l                   (_core_io_ptw_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_a                   (_core_io_ptw_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_x                   (_core_io_ptw_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_w                   (_core_io_ptw_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_r                   (_core_io_ptw_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_addr                    (_core_io_ptw_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_mask                    (_core_io_ptw_pmp_7_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_customCSRs_csrs_0_value       (_core_io_ptw_customCSRs_csrs_0_value)	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  );
  Rocket_1 core (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .clock                                      (clock),
    .reset                                      (reset),
    .io_hartid                                  (auto_hartid_in),
    .io_interrupts_debug                        (_intXbar_auto_int_out_0),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_interrupts_mtip                         (_intXbar_auto_int_out_2),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_interrupts_msip                         (_intXbar_auto_int_out_1),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_interrupts_meip                         (_intXbar_auto_int_out_3),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_interrupts_seip                         (_intXbar_auto_int_out_4),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_imem_req_valid                          (_core_io_imem_req_valid),
    .io_imem_req_bits_pc                        (_core_io_imem_req_bits_pc),
    .io_imem_req_bits_speculative               (_core_io_imem_req_bits_speculative),
    .io_imem_sfence_valid                       (_core_io_imem_sfence_valid),
    .io_imem_sfence_bits_rs1                    (_core_io_imem_sfence_bits_rs1),
    .io_imem_sfence_bits_rs2                    (_core_io_imem_sfence_bits_rs2),
    .io_imem_sfence_bits_addr                   (_core_io_imem_sfence_bits_addr),
    .io_imem_resp_ready                         (_core_io_imem_resp_ready),
    .io_imem_resp_valid                         (_frontend_io_cpu_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_btb_taken                (_frontend_io_cpu_resp_bits_btb_taken),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_btb_bridx                (_frontend_io_cpu_resp_bits_btb_bridx),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_btb_entry                (_frontend_io_cpu_resp_bits_btb_entry),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_btb_bht_history          (_frontend_io_cpu_resp_bits_btb_bht_history),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_pc                       (_frontend_io_cpu_resp_bits_pc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_data                     (_frontend_io_cpu_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_xcpt_pf_inst             (_frontend_io_cpu_resp_bits_xcpt_pf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_xcpt_gf_inst             (_frontend_io_cpu_resp_bits_xcpt_gf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_xcpt_ae_inst             (_frontend_io_cpu_resp_bits_xcpt_ae_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_replay                   (_frontend_io_cpu_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_btb_update_valid                   (_core_io_imem_btb_update_valid),
    .io_imem_btb_update_bits_prediction_entry   (_core_io_imem_btb_update_bits_prediction_entry),
    .io_imem_btb_update_bits_pc                 (_core_io_imem_btb_update_bits_pc),
    .io_imem_btb_update_bits_isValid            (_core_io_imem_btb_update_bits_isValid),
    .io_imem_btb_update_bits_br_pc              (_core_io_imem_btb_update_bits_br_pc),
    .io_imem_btb_update_bits_cfiType            (_core_io_imem_btb_update_bits_cfiType),
    .io_imem_bht_update_valid                   (_core_io_imem_bht_update_valid),
    .io_imem_bht_update_bits_prediction_history (_core_io_imem_bht_update_bits_prediction_history),
    .io_imem_bht_update_bits_pc                 (_core_io_imem_bht_update_bits_pc),
    .io_imem_bht_update_bits_branch             (_core_io_imem_bht_update_bits_branch),
    .io_imem_bht_update_bits_taken              (_core_io_imem_bht_update_bits_taken),
    .io_imem_bht_update_bits_mispredict         (_core_io_imem_bht_update_bits_mispredict),
    .io_imem_flush_icache                       (_core_io_imem_flush_icache),
    .io_imem_progress                           (_core_io_imem_progress),
    .io_dmem_req_ready                          (_dcacheArb_io_requestor_1_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_req_valid                          (_core_io_dmem_req_valid),
    .io_dmem_req_bits_addr                      (_core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag                       (_core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd                       (_core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size                      (_core_io_dmem_req_bits_size),
    .io_dmem_req_bits_signed                    (_core_io_dmem_req_bits_signed),
    .io_dmem_req_bits_dprv                      (_core_io_dmem_req_bits_dprv),
    .io_dmem_req_bits_dv                        (/* unused */),
    .io_dmem_req_bits_phys                      (_core_io_dmem_req_bits_phys),
    .io_dmem_req_bits_no_alloc                  (/* unused */),
    .io_dmem_req_bits_no_xcpt                   (/* unused */),
    .io_dmem_req_bits_data                      (/* unused */),
    .io_dmem_req_bits_mask                      (/* unused */),
    .io_dmem_s1_kill                            (_core_io_dmem_s1_kill),
    .io_dmem_s1_data_data                       (_core_io_dmem_s1_data_data),
    .io_dmem_s1_data_mask                       (_core_io_dmem_s1_data_mask),
    .io_dmem_s2_nack                            (_dcacheArb_io_requestor_1_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_nack_cause_raw                  (1'h0),
    .io_dmem_s2_kill                            (_core_io_dmem_s2_kill),
    .io_dmem_s2_uncached                        (1'h0),
    .io_dmem_s2_paddr                           (_dcacheArb_io_requestor_1_s2_paddr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_valid                         (_dcacheArb_io_requestor_1_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_addr                     (_dcacheArb_io_requestor_1_resp_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_tag                      (_dcacheArb_io_requestor_1_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_cmd                      (_dcacheArb_io_requestor_1_resp_bits_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_size                     (_dcacheArb_io_requestor_1_resp_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_signed                   (_dcacheArb_io_requestor_1_resp_bits_signed),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_dprv                     (_dcacheArb_io_requestor_1_resp_bits_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_dv                       (_dcacheArb_io_requestor_1_resp_bits_dv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_data                     (_dcacheArb_io_requestor_1_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_mask                     (_dcacheArb_io_requestor_1_resp_bits_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_replay                   (_dcacheArb_io_requestor_1_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_has_data                 (_dcacheArb_io_requestor_1_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_data_word_bypass         (_dcacheArb_io_requestor_1_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_data_raw                 (_dcacheArb_io_requestor_1_resp_bits_data_raw),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_store_data               (_dcacheArb_io_requestor_1_resp_bits_store_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_replay_next                        (_dcacheArb_io_requestor_1_replay_next),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_ma_ld                      (_dcacheArb_io_requestor_1_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_ma_st                      (_dcacheArb_io_requestor_1_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_pf_ld                      (_dcacheArb_io_requestor_1_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_pf_st                      (_dcacheArb_io_requestor_1_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_gf_ld                      (1'h0),
    .io_dmem_s2_xcpt_gf_st                      (1'h0),
    .io_dmem_s2_xcpt_ae_ld                      (_dcacheArb_io_requestor_1_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_ae_st                      (_dcacheArb_io_requestor_1_s2_xcpt_ae_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_gpa                             (40'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dmem_s2_gpa_is_pte                      (1'h0),
    .io_dmem_ordered                            (_dcacheArb_io_requestor_1_ordered),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_perf_acquire                       (_dcacheArb_io_requestor_1_perf_acquire),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_perf_release                       (_dcacheArb_io_requestor_1_perf_release),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_perf_grant                         (1'h0),
    .io_dmem_perf_tlbMiss                       (_dcacheArb_io_requestor_1_perf_tlbMiss),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_perf_blocked                       (1'h0),
    .io_dmem_perf_canAcceptStoreThenLoad        (1'h0),
    .io_dmem_perf_canAcceptStoreThenRMW         (1'h0),
    .io_dmem_perf_canAcceptLoadThenLoad         (1'h0),
    .io_dmem_perf_storeBufferEmptyAfterLoad     (1'h0),
    .io_dmem_perf_storeBufferEmptyAfterStore    (1'h0),
    .io_dmem_keep_clock_enabled                 (/* unused */),
    .io_dmem_clock_enabled                      (1'h1),
    .io_ptw_ptbr_mode                           (_core_io_ptw_ptbr_mode),
    .io_ptw_ptbr_ppn                            (_core_io_ptw_ptbr_ppn),
    .io_ptw_sfence_valid                        (_core_io_ptw_sfence_valid),
    .io_ptw_sfence_bits_rs1                     (_core_io_ptw_sfence_bits_rs1),
    .io_ptw_status_debug                        (_core_io_ptw_status_debug),
    .io_ptw_status_prv                          (_core_io_ptw_status_prv),
    .io_ptw_status_mxr                          (_core_io_ptw_status_mxr),
    .io_ptw_status_sum                          (_core_io_ptw_status_sum),
    .io_ptw_pmp_0_cfg_l                         (_core_io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a                         (_core_io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x                         (_core_io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w                         (_core_io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r                         (_core_io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr                          (_core_io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask                          (_core_io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l                         (_core_io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a                         (_core_io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x                         (_core_io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w                         (_core_io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r                         (_core_io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr                          (_core_io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask                          (_core_io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l                         (_core_io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a                         (_core_io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x                         (_core_io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w                         (_core_io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r                         (_core_io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr                          (_core_io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask                          (_core_io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l                         (_core_io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a                         (_core_io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x                         (_core_io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w                         (_core_io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r                         (_core_io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr                          (_core_io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask                          (_core_io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l                         (_core_io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a                         (_core_io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x                         (_core_io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w                         (_core_io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r                         (_core_io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr                          (_core_io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask                          (_core_io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l                         (_core_io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a                         (_core_io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x                         (_core_io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w                         (_core_io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r                         (_core_io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr                          (_core_io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask                          (_core_io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l                         (_core_io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a                         (_core_io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x                         (_core_io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w                         (_core_io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r                         (_core_io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr                          (_core_io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask                          (_core_io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l                         (_core_io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a                         (_core_io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x                         (_core_io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w                         (_core_io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r                         (_core_io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr                          (_core_io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask                          (_core_io_ptw_pmp_7_mask),
    .io_ptw_customCSRs_csrs_0_value             (_core_io_ptw_customCSRs_csrs_0_value),
    .io_fpu_inst                                (_core_io_fpu_inst),
    .io_fpu_fromint_data                        (_core_io_fpu_fromint_data),
    .io_fpu_fcsr_rm                             (_core_io_fpu_fcsr_rm),
    .io_fpu_fcsr_flags_valid                    (_fpuOpt_io_fcsr_flags_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_fcsr_flags_bits                     (_fpuOpt_io_fcsr_flags_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_store_data                          (_fpuOpt_io_store_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_toint_data                          (_fpuOpt_io_toint_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_dmem_resp_val                       (_core_io_fpu_dmem_resp_val),
    .io_fpu_dmem_resp_type                      (_core_io_fpu_dmem_resp_type),
    .io_fpu_dmem_resp_tag                       (_core_io_fpu_dmem_resp_tag),
    .io_fpu_dmem_resp_data                      (_core_io_fpu_dmem_resp_data),
    .io_fpu_valid                               (_core_io_fpu_valid),
    .io_fpu_fcsr_rdy                            (_fpuOpt_io_fcsr_rdy),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_nack_mem                            (_fpuOpt_io_nack_mem),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_illegal_rm                          (_fpuOpt_io_illegal_rm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_killx                               (_core_io_fpu_killx),
    .io_fpu_killm                               (_core_io_fpu_killm),
    .io_fpu_dec_wen                             (_fpuOpt_io_dec_wen),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_dec_ren1                            (_fpuOpt_io_dec_ren1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_dec_ren2                            (_fpuOpt_io_dec_ren2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_dec_ren3                            (_fpuOpt_io_dec_ren3),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_sboard_set                          (_fpuOpt_io_sboard_set),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_sboard_clr                          (_fpuOpt_io_sboard_clr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_sboard_clra                         (_fpuOpt_io_sboard_clra),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_wfi                                     (_core_io_wfi),
    .io_mem_acc_io_0_ready                      (_core_io_mem_acc_io_0_ready),
    .io_mem_acc_io_0_valid                      (_Queue_8_io_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_0_bits_tag                   (_Queue_8_io_deq_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_0_bits_addr                  (_Queue_8_io_deq_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_0_bits_cmd                   (_Queue_8_io_deq_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_0_bits_size                  (_Queue_8_io_deq_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_1_ready                      (_core_io_mem_acc_io_1_ready),
    .io_mem_acc_io_1_valid                      (_Queue_9_io_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_1_bits_tag                   (_Queue_9_io_deq_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_1_bits_addr                  (_Queue_9_io_deq_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_1_bits_cmd                   (_Queue_9_io_deq_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_1_bits_size                  (_Queue_9_io_deq_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_2_ready                      (_core_io_mem_acc_io_2_ready),
    .io_mem_acc_io_2_valid                      (_Queue_10_io_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_2_bits_tag                   (_Queue_10_io_deq_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_2_bits_addr                  (_Queue_10_io_deq_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_2_bits_cmd                   (_Queue_10_io_deq_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_2_bits_size                  (_Queue_10_io_deq_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_row_ready                    (_core_io_mem_acc_io_row_ready),
    .io_mem_acc_io_row_valid                    (_mem_acc_fifo_row_io_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
    .io_mem_acc_io_row_bits_tag                 (_mem_acc_fifo_row_io_deq_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
    .io_mem_acc_io_row_bits_addr                (_mem_acc_fifo_row_io_deq_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
    .io_mem_acc_io_row_bits_cmd                 (_mem_acc_fifo_row_io_deq_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
    .io_mem_acc_io_row_bits_size                (_mem_acc_fifo_row_io_deq_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
    .io_valid_mem                               (_core_io_valid_mem),
    .io_asan_data_out                           (_core_io_asan_data_out),
    .io_resp_tag                                (_core_io_resp_tag)
  );
  wire         q_0_deq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  Queue_87 Queue (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:39]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_data_ready_out_nodes_out_0),
    .io_enq_valid (auto_data_valid_in_nodes_in_0),
    .io_enq_bits  (auto_data_bits_in_nodes_in_0),
    .io_deq_ready (q_0_deq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_deq_valid (q_0_deq_valid),
    .io_deq_bits  (q_0_deq_bits),
    .io_count     (q_0_count)
  );
  wire         q_1_deq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  Queue_87 Queue_1 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:39]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_data_ready_out_nodes_out_1),
    .io_enq_valid (auto_data_valid_in_nodes_in_1),
    .io_enq_bits  (auto_data_bits_in_nodes_in_1),
    .io_deq_ready (q_1_deq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_deq_valid (q_1_deq_valid),
    .io_deq_bits  (q_1_deq_bits),
    .io_count     (q_1_count)
  );
  wire         q_2_deq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  Queue_87 Queue_2 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:39]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_data_ready_out_nodes_out_2),
    .io_enq_valid (auto_data_valid_in_nodes_in_2),
    .io_enq_bits  (auto_data_bits_in_nodes_in_2),
    .io_deq_ready (q_2_deq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_deq_valid (q_2_deq_valid),
    .io_deq_bits  (q_2_deq_bits),
    .io_count     (q_2_count)
  );
  wire         q_3_deq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  Queue_87 Queue_3 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:39]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_data_ready_out_nodes_out_3),
    .io_enq_valid (auto_data_valid_in_nodes_in_3),
    .io_enq_bits  (auto_data_bits_in_nodes_in_3),
    .io_deq_ready (q_3_deq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_deq_valid (q_3_deq_valid),
    .io_deq_bits  (q_3_deq_bits),
    .io_count     (q_3_count)
  );
  wire         q_4_deq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  Queue_87 Queue_4 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:39]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_data_ready_out_nodes_out_4),
    .io_enq_valid (auto_data_valid_in_nodes_in_4),
    .io_enq_bits  (auto_data_bits_in_nodes_in_4),
    .io_deq_ready (q_4_deq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_deq_valid (q_4_deq_valid),
    .io_deq_bits  (q_4_deq_bits),
    .io_count     (q_4_count)
  );
  wire         q_5_deq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  Queue_87 Queue_5 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:39]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_data_ready_out_nodes_out_5),
    .io_enq_valid (auto_data_valid_in_nodes_in_5),
    .io_enq_bits  (auto_data_bits_in_nodes_in_5),
    .io_deq_ready (q_5_deq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_deq_valid (q_5_deq_valid),
    .io_deq_bits  (q_5_deq_bits),
    .io_count     (q_5_count)
  );
  wire         q_6_deq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  Queue_87 Queue_6 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:39]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_data_ready_out_nodes_out_6),
    .io_enq_valid (auto_data_valid_in_nodes_in_6),
    .io_enq_bits  (auto_data_bits_in_nodes_in_6),
    .io_deq_ready (q_6_deq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_deq_valid (q_6_deq_valid),
    .io_deq_bits  (q_6_deq_bits),
    .io_count     (q_6_count)
  );
  wire         q_7_deq_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
  Queue_87 Queue_7 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:39]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_data_ready_out_nodes_out_7),
    .io_enq_valid (auto_data_valid_in_nodes_in_7),
    .io_enq_bits  (auto_data_bits_in_nodes_in_7),
    .io_deq_ready (q_7_deq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_deq_valid (q_7_deq_valid),
    .io_deq_bits  (q_7_deq_bits),
    .io_count     (q_7_count)
  );
  Queue_138 q_rocc (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (auto_rocc_ready_out_out),
    .io_enq_valid (auto_rocc_valid_in_in),
    .io_enq_bits  (auto_rocc_bits_in_in),
    .io_deq_ready (_Asan_3_io_rocc_in_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
    .io_deq_valid (_q_rocc_io_deq_valid),
    .io_deq_bits  (_q_rocc_io_deq_bits),
    .io_count     (/* unused */)
  );
  counter_losuan counter_losuan (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:269:48]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (q_1_deq_ready),
    .io_enq_valid     (q_1_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_enq_bits      (q_1_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_number_losuan (_counter_losuan_io_number_losuan)
  );
  counter_losuan counter_losuan_1 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:269:48]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (q_6_deq_ready),
    .io_enq_valid     (q_6_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_enq_bits      (q_6_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_number_losuan (_counter_losuan_1_io_number_losuan)
  );
  counter_losuan counter_losuan_2 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:269:48]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (q_7_deq_ready),
    .io_enq_valid     (q_7_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_enq_bits      (q_7_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_number_losuan (_counter_losuan_2_io_number_losuan)
  );
  shadow_stack ss (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:279:20]
    .clock          (clock),
    .reset          (reset),
    .io_in_ready    (q_0_deq_ready),
    .io_in_valid    (q_0_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_in_bits     (q_0_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_ret_correct (/* unused */)
  );
  Queue_139 Queue_8 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_Queue_8_io_enq_ready),
    .io_enq_valid     (_Asan_1_io_mem_acc_io_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
    .io_enq_bits_tag  (_Asan_1_io_mem_acc_io_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
    .io_enq_bits_addr (_Asan_1_io_mem_acc_io_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
    .io_enq_bits_cmd  (_Asan_1_io_mem_acc_io_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
    .io_enq_bits_size (_Asan_1_io_mem_acc_io_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
    .io_deq_ready     (_core_io_mem_acc_io_0_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_deq_valid     (_Queue_8_io_deq_valid),
    .io_deq_bits_tag  (_Queue_8_io_deq_bits_tag),
    .io_deq_bits_addr (_Queue_8_io_deq_bits_addr),
    .io_deq_bits_cmd  (_Queue_8_io_deq_bits_cmd),
    .io_deq_bits_size (_Queue_8_io_deq_bits_size)
  );
  Queue_139 Queue_9 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_Queue_9_io_enq_ready),
    .io_enq_valid     (_Asan_2_io_mem_acc_io_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
    .io_enq_bits_tag  (_Asan_2_io_mem_acc_io_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
    .io_enq_bits_addr (_Asan_2_io_mem_acc_io_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
    .io_enq_bits_cmd  (_Asan_2_io_mem_acc_io_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
    .io_enq_bits_size (_Asan_2_io_mem_acc_io_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
    .io_deq_ready     (_core_io_mem_acc_io_1_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_deq_valid     (_Queue_9_io_deq_valid),
    .io_deq_bits_tag  (_Queue_9_io_deq_bits_tag),
    .io_deq_bits_addr (_Queue_9_io_deq_bits_addr),
    .io_deq_bits_cmd  (_Queue_9_io_deq_bits_cmd),
    .io_deq_bits_size (_Queue_9_io_deq_bits_size)
  );
  Queue_139 Queue_10 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_Queue_10_io_enq_ready),
    .io_enq_valid     (_Asan_3_io_mem_acc_io_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
    .io_enq_bits_tag  (_Asan_3_io_mem_acc_io_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
    .io_enq_bits_addr (_Asan_3_io_mem_acc_io_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
    .io_enq_bits_cmd  (_Asan_3_io_mem_acc_io_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
    .io_enq_bits_size (_Asan_3_io_mem_acc_io_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
    .io_deq_ready     (_core_io_mem_acc_io_2_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_deq_valid     (_Queue_10_io_deq_valid),
    .io_deq_bits_tag  (_Queue_10_io_deq_bits_tag),
    .io_deq_bits_addr (_Queue_10_io_deq_bits_addr),
    .io_deq_bits_cmd  (_Queue_10_io_deq_bits_cmd),
    .io_deq_bits_size (_Queue_10_io_deq_bits_size)
  );
  Asan_Imp_new Asan_1 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:284:24]
    .clock                   (clock),
    .reset                   (reset),
    .io_rocc_in_ready        (/* unused */),
    .io_rocc_in_valid        (_q_rocc_io_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
    .io_rocc_in_bits         (_q_rocc_io_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
    .io_din_ready            (q_2_deq_ready),
    .io_din_valid            (q_2_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_din_bits             (q_2_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_mem_acc_io_ready     (_Queue_8_io_enq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_valid     (_Asan_1_io_mem_acc_io_valid),
    .io_mem_acc_io_bits_tag  (_Asan_1_io_mem_acc_io_bits_tag),
    .io_mem_acc_io_bits_addr (_Asan_1_io_mem_acc_io_bits_addr),
    .io_mem_acc_io_bits_cmd  (_Asan_1_io_mem_acc_io_bits_cmd),
    .io_mem_acc_io_bits_size (_Asan_1_io_mem_acc_io_bits_size),
    .io_valid_mem            (_core_io_valid_mem),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_data_in              (_core_io_asan_data_out[7:0]),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :298:27]
    .io_resp_tag             (_core_io_resp_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_can_use              (/* unused */),
    .io_uaf                  (/* unused */),
    .io_overflow             (/* unused */)
  );
  Asan_Imp_new_1 Asan_2 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:285:24]
    .clock                   (clock),
    .reset                   (reset),
    .io_rocc_in_ready        (/* unused */),
    .io_rocc_in_valid        (_q_rocc_io_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
    .io_rocc_in_bits         (_q_rocc_io_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
    .io_din_ready            (q_4_deq_ready),
    .io_din_valid            (q_4_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_din_bits             (q_4_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_mem_acc_io_ready     (_Queue_9_io_enq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_valid     (_Asan_2_io_mem_acc_io_valid),
    .io_mem_acc_io_bits_tag  (_Asan_2_io_mem_acc_io_bits_tag),
    .io_mem_acc_io_bits_addr (_Asan_2_io_mem_acc_io_bits_addr),
    .io_mem_acc_io_bits_cmd  (_Asan_2_io_mem_acc_io_bits_cmd),
    .io_mem_acc_io_bits_size (_Asan_2_io_mem_acc_io_bits_size),
    .io_valid_mem            (_core_io_valid_mem),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_data_in              (_core_io_asan_data_out[7:0]),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :298:27]
    .io_resp_tag             (_core_io_resp_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_can_use              (/* unused */),
    .io_uaf                  (/* unused */),
    .io_overflow             (/* unused */)
  );
  Asan_Imp_new_2 Asan_3 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:286:24]
    .clock                   (clock),
    .reset                   (reset),
    .io_rocc_in_ready        (_Asan_3_io_rocc_in_ready),
    .io_rocc_in_valid        (_q_rocc_io_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
    .io_rocc_in_bits         (_q_rocc_io_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:259:24]
    .io_din_ready            (q_5_deq_ready),
    .io_din_valid            (q_5_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_din_bits             (q_5_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_mem_acc_io_ready     (_Queue_10_io_enq_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:282:50]
    .io_mem_acc_io_valid     (_Asan_3_io_mem_acc_io_valid),
    .io_mem_acc_io_bits_tag  (_Asan_3_io_mem_acc_io_bits_tag),
    .io_mem_acc_io_bits_addr (_Asan_3_io_mem_acc_io_bits_addr),
    .io_mem_acc_io_bits_cmd  (_Asan_3_io_mem_acc_io_bits_cmd),
    .io_mem_acc_io_bits_size (_Asan_3_io_mem_acc_io_bits_size),
    .io_valid_mem            (_core_io_valid_mem),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_data_in              (_core_io_asan_data_out[7:0]),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :298:27]
    .io_resp_tag             (_core_io_resp_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_can_use              (/* unused */),
    .io_uaf                  (/* unused */),
    .io_overflow             (/* unused */)
  );
  rowhammer rowhammer_1 (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:325:29]
    .clock                (clock),
    .reset                (reset),
    .io_din_ready         (q_3_deq_ready),
    .io_din_valid         (q_3_deq_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_din_bits          (q_3_deq_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:246:20]
    .io_valid_mem         (_core_io_valid_mem),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_rowham_dmemaddr   (_rowhammer_1_io_rowham_dmemaddr),
    .io_rowham_corestalld (/* unused */),
    .io_rowham_req_valid  (_rowhammer_1_io_rowham_req_valid),
    .io_resp_tag          (_core_io_resp_tag)	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  );
  Queue_139 mem_acc_fifo_row (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:327:34]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (/* unused */),
    .io_enq_valid     (_rowhammer_1_io_rowham_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:325:29]
    .io_enq_bits_tag  (8'h3),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:332:38]
    .io_enq_bits_addr (_rowhammer_1_io_rowham_dmemaddr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:325:29]
    .io_enq_bits_cmd  (5'h0),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:430:28]
    .io_enq_bits_size (2'h0),	// @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:259:74]
    .io_deq_ready     (_core_io_mem_acc_io_row_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_deq_valid     (_mem_acc_fifo_row_io_deq_valid),
    .io_deq_bits_tag  (_mem_acc_fifo_row_io_deq_bits_tag),
    .io_deq_bits_addr (_mem_acc_fifo_row_io_deq_bits_addr),
    .io_deq_bits_cmd  (_mem_acc_fifo_row_io_deq_bits_cmd),
    .io_deq_bits_size (_mem_acc_fifo_row_io_deq_bits_size)
  );
  assign auto_wfi_out_0 = wfiNodeOut_0_REG;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36]
endmodule

