; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_constant_pad_nd_9(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 10, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 2, !dbg !12
  %8 = and i32 %7, 508, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = or disjoint i32 %9, 512, !dbg !13
  %11 = icmp slt i32 %9, 278784, !dbg !14
  %12 = icmp slt i32 %10, 278784, !dbg !14
  %13 = sdiv i32 %9, 69696, !dbg !15
  %14 = sdiv i32 %10, 69696, !dbg !15
  %15 = srem i32 %9, 1056, !dbg !16
  %16 = srem i32 %10, 1056, !dbg !16
  %17 = insertelement <2 x i32> poison, i32 %9, i64 0, !dbg !17
  %18 = shufflevector <2 x i32> %17, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !17
  %19 = sdiv <2 x i32> %18, <i32 1056, i32 16>, !dbg !17
  %20 = srem <2 x i32> %19, splat (i32 66), !dbg !18
  %21 = add nsw <2 x i32> %20, splat (i32 -1), !dbg !19
  %shift = shufflevector <2 x i32> %21, <2 x i32> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %22 = or <2 x i32> %21, %shift, !dbg !20
  %23 = extractelement <2 x i32> %22, i64 0, !dbg !20
  %24 = icmp ult i32 %23, 64, !dbg !20
  %25 = insertelement <2 x i32> poison, i32 %10, i64 0, !dbg !17
  %26 = shufflevector <2 x i32> %25, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !17
  %27 = sdiv <2 x i32> %26, <i32 1056, i32 16>, !dbg !17
  %28 = srem <2 x i32> %27, splat (i32 66), !dbg !18
  %29 = add nsw <2 x i32> %28, splat (i32 -1), !dbg !19
  %shift1 = shufflevector <2 x i32> %29, <2 x i32> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %30 = or <2 x i32> %29, %shift1, !dbg !20
  %31 = extractelement <2 x i32> %30, i64 0, !dbg !20
  %32 = icmp ult i32 %31, 64, !dbg !20
  %33 = add nsw i32 %15, -1040, !dbg !21
  %34 = add nsw i32 %16, -1040, !dbg !21
  %35 = extractelement <2 x i32> %20, i64 0, !dbg !22
  %36 = shl nsw i32 %35, 10, !dbg !22
  %37 = extractelement <2 x i32> %28, i64 0, !dbg !22
  %38 = shl nsw i32 %37, 10, !dbg !22
  %39 = shl nsw i32 %13, 16, !dbg !23
  %40 = shl nsw i32 %14, 16, !dbg !23
  %41 = add nsw i32 %33, %39, !dbg !24
  %42 = add nsw i32 %41, %36, !dbg !25
  %43 = add nsw i32 %34, %40, !dbg !24
  %44 = add nsw i32 %43, %38, !dbg !25
  %45 = sext i32 %42 to i64, !dbg !26
  %46 = getelementptr float, ptr addrspace(1) %0, i64 %45, !dbg !26
  %47 = sext i32 %44 to i64, !dbg !26
  %48 = getelementptr float, ptr addrspace(1) %0, i64 %47, !dbg !26
  %49 = and i1 %11, %24, !dbg !27
  %50 = and i1 %12, %32, !dbg !27
  %51 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %46, i1 %49, i32 0, i1 %49, i32 0, i1 %49, i32 0, i1 %49, i32 0, i1 %49) #1, !dbg !28
  %52 = extractvalue { i32, i32, i32, i32 } %51, 0, !dbg !28
  %53 = extractvalue { i32, i32, i32, i32 } %51, 1, !dbg !28
  %54 = extractvalue { i32, i32, i32, i32 } %51, 2, !dbg !28
  %55 = extractvalue { i32, i32, i32, i32 } %51, 3, !dbg !28
  %56 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %48, i1 %50, i32 0, i1 %50, i32 0, i1 %50, i32 0, i1 %50, i32 0, i1 %50) #1, !dbg !28
  %57 = extractvalue { i32, i32, i32, i32 } %56, 0, !dbg !28
  %58 = extractvalue { i32, i32, i32, i32 } %56, 1, !dbg !28
  %59 = extractvalue { i32, i32, i32, i32 } %56, 2, !dbg !28
  %60 = extractvalue { i32, i32, i32, i32 } %56, 3, !dbg !28
  %61 = sext i32 %9 to i64, !dbg !29
  %62 = getelementptr float, ptr addrspace(1) %1, i64 %61, !dbg !29
  %63 = sext i32 %10 to i64, !dbg !29
  %64 = getelementptr float, ptr addrspace(1) %1, i64 %63, !dbg !29
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %52, i32 %53, i32 %54, i32 %55, ptr addrspace(1) %62, i1 %11) #1, !dbg !30
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %57, i32 %58, i32 %59, i32 %60, ptr addrspace(1) %64, i1 %12) #1, !dbg !30
  ret void, !dbg !31
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6zq3es3uzyr7e5sp6tlla23kvwy2f6vly6adbdqtluxj4k66qr5.py", directory: "inductor_cache/6z")
!4 = !{ptr @triton_poi_fused_constant_pad_nd_9, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_constant_pad_nd_9, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_constant_pad_nd_9", linkageName: "triton_poi_fused_constant_pad_nd_9", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 27, column: 19, scope: !7)
!17 = !DILocation(line: 24, column: 21, scope: !7)
!18 = !DILocation(line: 24, column: 29, scope: !7)
!19 = !DILocation(line: 37, column: 18, scope: !7)
!20 = !DILocation(line: 39, column: 19, scope: !7)
!21 = !DILocation(line: 40, column: 41, scope: !7)
!22 = !DILocation(line: 40, column: 51, scope: !7)
!23 = !DILocation(line: 40, column: 62, scope: !7)
!24 = !DILocation(line: 40, column: 46, scope: !7)
!25 = !DILocation(line: 40, column: 56, scope: !7)
!26 = !DILocation(line: 40, column: 31, scope: !7)
!27 = !DILocation(line: 40, column: 75, scope: !7)
!28 = !DILocation(line: 40, column: 67, scope: !7)
!29 = !DILocation(line: 41, column: 25, scope: !7)
!30 = !DILocation(line: 41, column: 37, scope: !7)
!31 = !DILocation(line: 41, column: 4, scope: !7)
