/*
 *-----------------------------------------------------------------------------
 *  Copyright 1999 - 2009, Broadcom Corporation
 *  All Rights Reserved.
 *
 *  This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom Corporation;
 *  the contents of this file may not be disclosed to third parties, copied or
 *  duplicated in any form, in whole or in part, without the prior written
 *  permission of Broadcom Corporation.
 *
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, THE REGISTER PART OF IT WAS MACHINE GENERATED
 * by regdb.pl version @(#)$Id: wlc_phyreg_n.h 435481 2013-11-11 13:54:47Z $
 * on Wed Apr 19 13:46:35 2006
*/
/* FILE-CSTYLED */

#ifndef _WLC_PHYREG_N_H_
#define _WLC_PHYREG_N_H_

/* NPHY Tables */
#define NPHY_TBL_ID_GAIN1		0
#define NPHY_TBL_ID_GAIN2		1
#define NPHY_TBL_ID_GAINBITS1		2
#define NPHY_TBL_ID_GAINBITS2		3
#define NPHY_TBL_ID_GAINLIMIT		4
#define NPHY_TBL_ID_WRSSIGainLimit	5
#define NPHY_TBL_ID_RFSEQ		7
#define NPHY_TBL_ID_AFECTRL		8
#define NPHY_TBL_ID_ANTSWCTRLLUT	9
#define NPHY_TBL_ID_FRAME_STRUCT	10
#define NPHY_TBL_ID_TONE_MAPPER		12
#define NPHY_TBL_ID_IQLOCAL		15
#define NPHY_TBL_ID_NOISEVAR		16
#define NPHY_TBL_ID_SAMPLEPLAY		17
#define NPHY_TBL_ID_CHANEST		22
#define NPHY_TBL_ID_CORE1TXPWRCTL	26
#define NPHY_TBL_ID_CORE2TXPWRCTL	27
#define NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL	30
#define NPHY_TBL_ID_FREQDOMAINSCALINGTBL 37

/* PAPD related NPHY tables */
#define NPHY_TBL_ID_EPSILONTBL0   31
#define NPHY_TBL_ID_SCALARTBL0    32
#define NPHY_TBL_ID_EPSILONTBL1   33
#define NPHY_TBL_ID_SCALARTBL1    34

/* Bphy regs offset in the nphy */
#define	NPHY_TO_BPHY_OFF	0xc00

/* NPHY registers */
/* Nphy registers, this can be auto-generated by regdb.pl:
 * regdb.pl -name mimophy
 *          -def /projects/BCM4321/a0/design/mimophy/doc/mimophy_regs.txt
 *          -chdr mimophy_regs.h
 *          -pfx NPHY
 */
#define NPHY_Version			0x00
#define NPHY_BBConfig			0x01
#define NPHY_RxStatus0			0x04	/* REV3 */
#define NPHY_RxStatus1			0x05	/* REV3 */
#define NPHY_Channel_rev0		0x05	/* REV0-2 */
#define NPHY_TxError			0x07
#define NPHY_Channel			0x08	/* REV3 */
#define NPHY_BandControl		0x09
#define NPHY_FourwireAddress		0x0b	/* ~rev16 */
#define NPHY_FourwireDataHi		0x0c
#define NPHY_FourwireDataLo		0x0d
#define NPHY_BistStatus0		0x0e	/* ~rev16 */
#define NPHY_BistStatus1		0x0f
/* LCNXN Start*/
#define NPHY_Cck_gain_pt8us_enable	0x0e
#define NPHY_CckDigigain_dis_dur_listen 0x0f
#define NPHY_PhyCap0			0x10	/* Rev 16+ */
#define NPHY_PhyCap1			0x11	/* Rev 16+ */
/* LCNXN End */
#define NPHY_Core1DesiredPower		0x18
#define NPHY_Core1cckDesiredPower	0x19
#define NPHY_Core1barelyClipBackoff	0x1a
#define NPHY_Core1cckbarelyClipBackoff	0x1b
#define NPHY_Core1computeGainInfo	0x1c
#define NPHY_Core1cckcomputeGainInfo	0x1d
#define NPHY_Core1MinMaxGain		0x1e
#define NPHY_Core1cckMinMaxGain		0x1f
#define NPHY_Core1InitGainCode		0x20
#define NPHY_Core1InitGainCodeA2056	0x20	/* REV3 */
#define NPHY_Core1InitGainCodeA2057	0x20    /* REV7+ */
#define NPHY_Core1Clip1HiGainCode	0x21
#define NPHY_Core1InitGainCodeB2056	0x21	/* REV3 */
#define NPHY_Core1InitGainCodeB2057	0x21    /* REV7+ */
#define NPHY_Core1Clip1MdGainCode	0x22
#define NPHY_Core1clipHiGainCodeA2056	0x22	/* REV3 */
#define NPHY_Core1clipHiGainCodeA2057	0x22    /* REV7+ */
#define NPHY_Core1Clip1LoGainCode	0x23
#define NPHY_Core1clipHiGainCodeB2056	0x23	/* REV3 */
#define NPHY_Core1clipHiGainCodeB2057	0x23    /* REV7+ */
#define NPHY_Core1Clip2GainCode		0x24
#define NPHY_Core1clipmdGainCodeA2056	0x24	/* REV3 */
#define NPHY_Core1clipmdGainCodeA2057	0x24    /* REV7+ */
#define NPHY_Core1FilterGain		0x25
#define NPHY_Core1lpfQHpFBw		0x26    /* removed from REV8+ */
#define NPHY_Core1clipwbThreshold	0x27    /* removed from REV8+ */
#define NPHY_Core1w1Threshold		0x28    /* removed from REV8+ */
#define NPHY_Core1edThreshold		0x29
#define NPHY_Core1smallsigThreshold	0x2a
#define NPHY_Core1nbClipThreshold	0x2b
#define NPHY_Core1Clip1Threshold	0x2c
#define NPHY_Core1Clip2Threshold	0x2d
#define NPHY_Core2DesiredPower		0x2e
#define NPHY_Core2cckDesiredPower	0x2f
#define NPHY_Core2barelyClipBackoff	0x30
#define NPHY_Core2cckbarelyClipBackoff	0x31
#define NPHY_Core2computeGainInfo	0x32
#define NPHY_Core2cckcomputeGainInfo	0x33
#define NPHY_Core2MinMaxGain		0x34
#define NPHY_Core2cckMinMaxGain		0x35
#define NPHY_Core2InitGainCode		0x36
#define NPHY_Core1clipmdGainCodeB2056	0x36	/* REV3 */
#define NPHY_Core1clipmdGainCodeB2057	0x36    /* REV7 */
#define NPHY_Core2Clip1HiGainCode	0x37
#define NPHY_Core1cliploGainCodeA2056	0x37	/* REV3 */
#define NPHY_Core1cliploGainCodeA2057	0x37    /* REV7 */
#define NPHY_Core2Clip1MdGainCode	0x38
#define NPHY_Core1cliploGainCodeB2056	0x38	/* REV3 */
#define NPHY_Core1cliploGainCodeB2057	0x38    /* REV7 */
#define NPHY_Core2Clip1LoGainCode	0x39
#define NPHY_Core1clip2GainCodeA2056	0x39	/* REV3 */
#define NPHY_Core1clip2GainCodeA2057	0x39    /* REV7 */
#define NPHY_Core2Clip2GainCode		0x3a
#define NPHY_Core1clip2GainCodeB2056	0x3a	/* REV3 */
#define NPHY_Core1clip2GainCodeB2057	0x3a    /* REV7 */
#define NPHY_Core2FilterGain		0x3b
#define NPHY_Core2lpfQHpFBw		0x3c    /* removed from REV8+ */
#define NPHY_Core2clipwbThreshold	0x3d    /* removed from REV8+ */
#define NPHY_Core2w1Threshold		0x3e    /* removed from REV8+ */
#define NPHY_Core2edThreshold		0x3f
#define NPHY_Core2smallsigThreshold	0x40
#define NPHY_Core2nbClipThreshold	0x41
#define NPHY_Core2Clip1Threshold	0x42
#define NPHY_Core2Clip2Threshold	0x43
#define NPHY_crsThreshold1		0x44
#define NPHY_crsThreshold2		0x45
#define NPHY_crsThreshold3		0x46
#define NPHY_crsControl			0x47
#define NPHY_DcFiltAddress		0x48
#define NPHY_RxFilt20Num00		0x49
#define NPHY_RxFilt20Num01		0x4a
#define NPHY_RxFilt20Num02		0x4b
#define NPHY_RxFilt20Den00		0x4c
#define NPHY_RxFilt20Den01		0x4d
#define NPHY_RxFilt20Num10		0x4e
#define NPHY_RxFilt20Num11		0x4f
#define NPHY_RxFilt20Num12		0x50
#define NPHY_RxFilt20Den10		0x51
#define NPHY_RxFilt20Den11		0x52
#define NPHY_RxFilt40Num00		0x53
#define NPHY_RxFilt40Num01		0x54
#define NPHY_RxFilt40Num02		0x55
#define NPHY_RxFilt40Den00		0x56
#define NPHY_RxFilt40Den01		0x57
#define NPHY_RxFilt40Num10		0x58
#define NPHY_RxFilt40Num11		0x59
#define NPHY_RxFilt40Num12		0x5a
#define NPHY_RxFilt40Den10		0x5b
#define NPHY_RxFilt40Den11		0x5c
#define NPHY_pktprocResetLen		0x60
#define NPHY_initcarrierDetLen		0x61
#define NPHY_clip1carrierDetLen		0x62
#define NPHY_clip2carrierDetLen		0x63
#define NPHY_initgainSettleLen		0x64
#define NPHY_clip1gainSettleLen		0x65
#define NPHY_clip2gainSettleLen		0x66
#define NPHY_pktgainSettleLen		0x67
#define NPHY_carriersearchtimeoutLen	0x68
#define NPHY_timingsearchtimeoutLen	0x69
#define NPHY_energydroptimeoutLen	0x6a
#define NPHY_clip1nbdwellLen		0x6b
#define NPHY_clip2nbdwellLen		0x6c
#define NPHY_w1clip1dwellLen		0x6d
#define NPHY_w1clip2dwellLen		0x6e
#define NPHY_w2clip1dwellLen		0x6f
#define NPHY_payloadcrsExtensionLen	0x70
#define NPHY_energyDropcrsExtensionLen	0x71
#define NPHY_TableAddress		0x72
#define NPHY_TableDataLo		0x73
#define NPHY_TableDataHi		0x74
#define NPHY_WwiseLengthIndex		0x75
#define NPHY_NsyncLengthIndex		0x76    /* removed from REV8+ */
#define NPHY_TxMacIfHoldOff		0x77
#define NPHY_RfctrlCmd			0x78
#define NPHY_RfctrlRSSIOTHERS1		0x7a
#define NPHY_RfctrlRXGAIN1		0x7b
#define NPHY_RfctrlTXGAIN1		0x7c
#define NPHY_RfctrlRSSIOTHERS2		0x7d
#define NPHY_RfctrlRXGAIN2		0x7e
#define NPHY_RfctrlTXGAIN2		0x7f
/* LCNXN  Start */
#define NPHY_BT_SwControl		0x80	/* rev16 */
/* LCNXN End */
#define NPHY_RfctrlRSSIOTHERS3		0x80
#define NPHY_RfctrlRXGAIN3		0x81
#define NPHY_RfctrlTXGAIN3		0x82
#define NPHY_RfctrlRSSIOTHERS4		0x83
#define NPHY_debugReg104L		0x83
#define NPHY_RfctrlRXGAIN4		0x84
#define NPHY_RfctrlTXGAIN4		0x85
#define NPHY_Core1TxIQCompCoeff		0x87	/* REV0-2 */
#define NPHY_Core2TxIQCompCoeff		0x88	/* REV0-2 */
#define NPHY_Core1TxControl		0x8b
#define NPHY_Core2TxControl		0x8c
#define NPHY_AfectrlOverride1		0x8f	/* REV3 */

#define NPHY_ScramSigCtrl		0x90
#define NPHY_RfctrlIntc1		0x91
#define NPHY_RfctrlIntc2		0x92
#define NPHY_RfctrlIntc3		0x93
#define NPHY_RfctrlIntc4		0x94
#define NPHY_NumDatatoneswwise		0x95
#define NPHY_NumDatatonesnsync		0x96    /* removed from REV8+ */
#define NPHY_sigfieldmodwwise		0x97
#define NPHY_legsigfieldmod11n		0x98    /* removed from REV8+ */
#define NPHY_htsigfieldmod11n		0x99    /* removed from REV8+ */
#define NPHY_Core1RxIQCompA0		0x9a
#define NPHY_Core1RxIQCompB0		0x9b
#define NPHY_Core2RxIQCompA1		0x9c
#define NPHY_Core2RxIQCompB1		0x9d
/* LCNXN Start */
#define NPHY_RxFiltBypass		0x9e	/* rev16 */
#define NPHY_EngCtrl			0x9f
/* LCNXN End */
#define NPHY_RxControl			0xa0
#define NPHY_RfseqMode			0xa1
#define NPHY_RfseqCoreActv		0xa2
#define NPHY_RfseqTrigger		0xa3
#define NPHY_RfseqStatus		0xa4
#define NPHY_AfectrlOverride		0xa5	/* REV0-2 */
#define NPHY_AfectrlOverride2		0xa5	/* REV3 */
#define NPHY_AfectrlCore1		0xa6
#define NPHY_AFectrlCore_adc_pd_SHIFT   0x2
#define NPHY_AFectrlCore_adc_pd_MASK    (0x1F << NPHY_AFectrlCore_adc_pd_SHIFT)
#define NPHY_AfectrlCore2		0xa7
#define NPHY_AfectrlCore3		0xa8
#define NPHY_AfectrlCore4		0xa9
#define NPHY_AfectrlDacGain1		0xaa
#define NPHY_AfectrlDacGain2		0xab
#define NPHY_AfectrlDacGain3		0xac
#define NPHY_AfectrlDacGain4		0xad
#define NPHY_STRAddress1		0xae
#define NPHY_StrAddress2		0xaf
#define NPHY_ClassifierCtrl		0xb0
#define NPHY_IQFlip			0xb1
#define NPHY_SisoSnrThresh		0xb2
#define NPHY_SigmaNmult			0xb3
#define NPHY_TxMacDelay			0xb4
#define NPHY_TxFrameDelay		0xb5
#define NPHY_MLparams			0xb6
#define NPHY_MLcontrol			0xb7
#define NPHY_wwise20Ncycdata		0xb8
#define NPHY_wwise40Ncycdata		0xb9
#define NPHY_nsync20Ncycdata		0xba    /* removed from REV8+ */
#define NPHY_nsync40Ncycdata		0xbb    /* removed from REV8+ */
#define NPHY_initswizzlepattern		0xbc
#define NPHY_txTailCountValue		0xbd
#define NPHY_BphyControl1		0xbe
#define NPHY_BphyControl2		0xbf
#define NPHY_iqloCalCmd			0xc0
#define NPHY_iqloCalCmdNnum		0xc1
#define NPHY_iqloCalCmdGctl		0xc2
#define NPHY_sampleCmd			0xc3
#define NPHY_sampleLoopCount		0xc4
#define NPHY_sampleWaitCount		0xc5	/* REV0-2 */
#define NPHY_sampleInitWaitCount	0xc5	/* REV3 */
#define NPHY_sampleDepthCount		0xc6
#define NPHY_sampleStatus		0xc7
#define NPHY_gpioLoOutEn		0xc8
#define NPHY_gpioHiOutEn		0xc9
#define NPHY_gpioSel			0xca
#define NPHY_gpioClkControl		0xcb
#define NPHY_txfilt20CoeffAStg0		0xcc	/* REV0-2 */
#define NPHY_RfctrlLUTLna1		0xcc	/* REV3 */
#define NPHY_txfilt20CoeffAStg1		0xcd	/* REV0-2 */
#define NPHY_RfctrlLUTLna2		0xcd	/* REV3 */
#define NPHY_txfilt20CoeffAStg2		0xce	/* REV0-2 */
#define NPHY_RfctrlLUTLna3		0xce	/* REV3 */
#define NPHY_txfilt20CoeffB32Stg0	0xcf	/* REV0-2 */
#define NPHY_RfctrlLUTLna4		0xcf	/* REV3 */
#define NPHY_txfilt20CoeffB1Stg0	0xd0	/* REV0-2 */
#define NPHY_txfilt20CoeffB32Stg1	0xd1	/* REV0-2 */
#define NPHY_txfilt20CoeffB1Stg1	0xd2	/* REV0-2 */
#define NPHY_txfilt20CoeffB32Stg2	0xd3	/* REV0-2 */
#define NPHY_txfilt20CoeffB1Stg2	0xd4	/* REV0-2 */
#define NPHY_sigFldTolerance		0xd5	/* REV0-2 */
#define NPHY_cmpmetricparam		0xd5	/* REV3 */
#define NPHY_TxServiceField		0xd6	/* REV0-2 */
#define NPHY_AfeseqRx2TxPwrUpDownDly	0xd7	/* REV0-2 */
#define NPHY_AfeseqTx2RxPwrUpDownDly	0xd8	/* REV0-2 */
#define NPHY_NsyncscramInit0		0xd9
#define NPHY_NsyncscramInit1		0xda
#define NPHY_initswizzlepatternleg	0xdb
#define NPHY_BphyControl3		0xdc
#define NPHY_BphyControl4		0xdd
#define NPHY_Core1TxBBMult		0xde	/* REV0-2 */
#define NPHY_Core2TxBBMult		0xdf	/* REV0-2 */
#define NPHY_RxStatusWord0		0xe0	/* REV3 */
#define NPHY_txfilt40CoeffAStg0		0xe1	/* REV0-2 */
#define NPHY_RxStatusWord1		0xe1	/* REV3 */
#define NPHY_txfilt40CoeffAStg1		0xe2	/* REV0-2 */
#define NPHY_RxStatusWord2		0xe2	/* REV3 */
#define NPHY_txfilt40CoeffAStg2		0xe3	/* REV0-2 */
#define NPHY_RxStatusWord3		0xe3	/* REV3 */
#define NPHY_txfilt40CoeffB32Stg0	0xe4	/* REV0-2 */
#define NPHY_RxStatusLatchCtrl		0xe4	/* REV3 */
#define NPHY_txfilt40CoeffB1Stg0	0xe5	/* REV0-2 */
#define NPHY_RfctrlOverrideAux0		0xe5	/* REV3 */
#define NPHY_txfilt40CoeffB32Stg1	0xe6	/* REV0-2 */
#define NPHY_RfctrlOverrideAux1		0xe6	/* REV3 */
#define NPHY_txfilt40CoeffB1Stg1	0xe7	/* REV0-2 */
#define NPHY_RfctrlOverride0		0xe7	/* REV3 */
#define NPHY_txfilt40CoeffB32Stg2	0xe8	/* REV0-2 */
#define NPHY_RfSeqTXLPFBW_OFDM		0xe8	/* REV3 */
#define NPHY_txfilt40CoeffB1Stg2	0xe9	/* REV0-2 */
#define NPHY_RfSeqTXLPFBW_11B		0xe9	/* REV3 */
#define NPHY_BistStatus2		0xea
#define NPHY_BistStatus3		0xeb
#define NPHY_RfctrlOverride		0xec	/* REV0-2 */
#define NPHY_RfctrlOverride1		0xec	/* REV3 */
#define NPHY_MimoConfig			0xed
#define NPHY_RadarBlankCtrl		0x0ee
#define NPHY_Antenna0_radarFifoCtrl	0x0ef
#define NPHY_Antenna1_radarFifoCtrl	0x0f0
#define NPHY_Antenna0_radarFifoData	0x0f1
#define NPHY_Antenna1_radarFifoData	0x0f2
#define NPHY_RadarThresh0		0x0f3
#define NPHY_RadarThresh1		0x0f4
#define NPHY_RadarThresh0R		0x0f5
#define NPHY_RadarThresh1R		0x0f6
#define NPHY_Crs20In40DwellLength	0x0f7
#define NPHY_RfctrlLUTtrswLower1	0xf8	/* REV0-2 */
#define NPHY_RfctrlAuxReg1		0xf8	/* REV3 */
#define NPHY_RfctrlLUTtrswUpper1	0xf9	/* REV0-2 */
#define NPHY_RfctrlMiscReg1		0xf9	/* REV3 */
#define NPHY_RfctrlLUTtrswLower2	0xfa	/* REV0-2 */
#define NPHY_RfctrlAuxReg2		0xfa	/* REV3 */
#define NPHY_RfctrlLUTtrswUpper2	0xfb	/* REV0-2 */
#define NPHY_RfctrlMiscReg2		0xfb	/* REV3 */
#define NPHY_RfctrlLUTtrswLower3	0x0fc	/* REV0-2 */
#define NPHY_RfctrlAuxReg3		0xfc	/* REV3 */
#define NPHY_RfctrlLUTtrswUpper3	0x0fd	/* REV0-2 */
#define NPHY_RfctrlMiscReg3		0xfd	/* REV3 */
#define NPHY_RfctrlLUTtrswLower4	0x0fe	/* REV0-2 */
#define NPHY_RfctrlAuxReg4		0xfe	/* REV3 */
#define NPHY_RfctrlLUTtrswUpper4	0x0ff	/* REV0-2 */
#define NPHY_RfctrlMiscReg4		0xff	/* REV3 */
#define NPHY_RfctrlLUTLnaPa1		0x100	/* REV0-2 */
#define NPHY_RfctrlLUTPa1		0x100	/* REV3 */
#define NPHY_RfctrlLUTLnaPa2		0x101	/* REV0-2 */
#define NPHY_RfctrlLUTPa2		0x101	/* REV3 */
#define NPHY_RfctrlLUTLnaPa3		0x102	/* REV0-2 */
#define NPHY_RfctrlLUTPa3		0x102	/* REV3 */
#define NPHY_RfctrlLUTLnaPa4		0x103	/* REV0-2 */
#define NPHY_RfctrlLUTPa4		0x103	/* REV3 */
#define NPHY_nsynccrcmask0		0x104   /* removed from REV8+ */
#define NPHY_nsynccrcmask1		0x105   /* removed from REV8+ */
#define NPHY_nsynccrcmask2		0x106   /* removed from REV8+ */
#define NPHY_nsynccrcmask3		0x107   /* removed from REV8+ */
#define NPHY_nsynccrcmask4		0x108   /* removed from REV8+ */
#define NPHY_crcpolynomial		0x109
#define NPHY_NumSigCnt			0x10a
#define NPHY_sigstartbitCtrl		0x10b
#define NPHY_crcpolyorder		0x10c
#define NPHY_RFCtrlCoreSwapTbl0		0x10d
#define NPHY_RFCtrlCoreSwapTbl1		0x10e
#define NPHY_RFCtrlCoreSwapTbl2OTHERS	0x10f
#define NPHY_BphyControl5		0x111
#define NPHY_RFSeqLPFBW			0x112	/* REV0-2 */
#define NPHY_RFSeqRXLPFBW		0x112	/* REV3 */
#define NPHY_TSSIBiasVal1		0x114
#define NPHY_TSSIBiasVal2		0x115
#define NPHY_TSSIVal1                   0x116
#define NPHY_TSSIVal2                   0x117
#define NPHY_EstPower1			0x118
#define NPHY_EstPower2			0x119
#define NPHY_TSSIMaxTxFrmDlyTime	0x11c
#define NPHY_TSSIMaxTssiDlyTime		0x11d
#define NPHY_TSSIIdle1			0x11e
#define NPHY_TSSIIdle2			0x11f
#define NPHY_TSSIMode			0x122
#define NPHY_RxMacifMode		0x123
#define NPHY_CRSidleTimeCrsOnCountLo	0x124
#define NPHY_CRSidleTimeCrsOnCountHi	0x125
#define NPHY_CRSidleTimeMeasTimeCountLo	0x126
#define NPHY_CRSidleTimeMeasTimeCountHi	0x127
#define NPHY_sampleTailWaitCount	0x128
#define NPHY_IqestCmd			0x129
#define NPHY_IqestWaitTime		0x12a
#define NPHY_IqestSampleCount		0x12b
#define NPHY_IqestIqAccLo0		0x12c
#define NPHY_IqestIqAccHi0		0x12d
#define NPHY_IqestipwrAccLo0		0x12e
#define NPHY_IqestipwrAccHi0		0x12f
#define NPHY_IqestqpwrAccLo0		0x130
#define NPHY_IqestqpwrAccHi0		0x131
#define NPHY_IqestIqAccLo1		0x134
#define NPHY_IqestIqAccHi1		0x135
#define NPHY_IqestipwrAccLo1		0x136
#define NPHY_IqestipwrAccHi1		0x137
#define NPHY_IqestqpwrAccLo1		0x138
#define NPHY_IqestqpwrAccHi1		0x139
#define NPHY_mimophycrsTxExtension	0x13a
#define NPHY_PowerDet1			0x13b
#define NPHY_PowerDet2			0x13c
#define NPHY_RSSIMaxrssiDlyTime		0x13f
#define NPHY_PilotDataWeight0		0x141
#define NPHY_PilotDataWeight1		0x142
#define NPHY_PilotDataWeight2		0x143
#define NPHY_FMDemodConfig		0x144
#define NPHY_PhaseTrackAlpha0		0x145
#define NPHY_PhaseTrackAlpha1		0x146
#define NPHY_PhaseTrackAlpha2		0x147
#define NPHY_PhaseTrackBeta0		0x148
#define NPHY_PhaseTrackBeta1		0x149
#define NPHY_PhaseTrackBeta2		0x14a
#define NPHY_PhaseTrackChange0		0x14b
#define NPHY_PhaseTrackChange1		0x14c
#define NPHY_PhaseTrackOffset		0x14d
#define NPHY_RfctrlDebug		0x14e
#define NPHY_cckshiftbitsRefVar		0x150
#define NPHY_overrideDigiGain0		0x152
#define NPHY_overrideDigiGain1		0x153
#define NPHY_HPFBWovrdigictrl		0x154	/* REV3 */
#define NPHY_BistStatus4		0x156
#define NPHY_RadarMaLength		0x157
#define NPHY_RadarSearchCtrl		0x158
#define NPHY_VldDataTonesSIG		0x159
#define NPHY_VldDataTonesDATA		0x15a
#define NPHY_Core1BPhyRxIQCompA0	0x15b
#define NPHY_Core1BPhyRxIQCompB0	0x15c
#define NPHY_Core2BPhyRxIQCompA1	0x15d
#define NPHY_Core2BPhyRxIQCompB1	0x15e
#define NPHY_FreqGain0			0x160
#define NPHY_FreqGain1			0x161
#define NPHY_FreqGain2			0x162
#define NPHY_FreqGain3			0x163
#define NPHY_FreqGain4			0x164
#define NPHY_FreqGain5			0x165
#define NPHY_FreqGain6			0x166
#define NPHY_FreqGain7			0x167
#define NPHY_FreqGainBypass		0x168
#define NPHY_TRLossValue		0x169
#define NPHY_Core1Adcclip		0x16a
#define NPHY_Core2Adcclip		0x16b
#define NPHY_LtrnOffsetGain		0x16f
#define NPHY_LtrnOffset			0x170
#define NPHY_NumDatatonesWise20sig	0x171
#define NPHY_NumDatatonesWise40sig	0x172
#define NPHY_NumDatatonesnsync20sig	0x173   /* removed from REV8+ */
#define NPHY_NumDatatonesnsync40sig	0x174   /* removed from REV8+ */
#define NPHY_wwisecrcmask0		0x175
#define NPHY_wwisecrcmask1		0x176
#define NPHY_wwisecrcmask2		0x177
#define NPHY_wwisecrcmask3		0x178
#define NPHY_wwisecrcmask4		0x179
#define NPHY_ChanestCDDshift		0x17a
#define NPHY_HTAGCWaitCounters		0x17b
#define NPHY_Sqparams			0x17c
#define NPHY_mcsDup6M			0x17d   /* removed from REV8+ */
#define NPHY_NumDatatonesdup40		0x17e
#define NPHY_dup40Ncycdata		0x17f
#define NPHY_dup40GFfrmtbladdr		0x180
#define NPHY_dup40frmtbladdr		0x181
#define NPHY_legdupfrmtbladdr		0x182
#define NPHY_pktprocdebug		0x183
#define NPHY_pilotcyclecnt1		0x184
#define NPHY_pilotcyclecnt2		0x185
#define NPHY_txfilt20CoeffStg0A1	0x186
#define NPHY_txfilt20CoeffStg0A2	0x187
#define NPHY_txfilt20CoeffStg1A1	0x188
#define NPHY_txfilt20CoeffStg1A2	0x189
#define NPHY_txfilt20CoeffStg2A1	0x18a
#define NPHY_txfilt20CoeffStg2A2	0x18b
#define NPHY_txfilt20CoeffStg0B1	0x18c
#define NPHY_txfilt20CoeffStg0B2	0x18d
#define NPHY_txfilt20CoeffStg0B3	0x18e
#define NPHY_txfilt20CoeffStg1B1	0x18f
#define NPHY_txfilt20CoeffStg1B2	0x190
#define NPHY_txfilt20CoeffStg1B3	0x191
#define NPHY_txfilt20CoeffStg2B1	0x192
#define NPHY_txfilt20CoeffStg2B2	0x193
#define NPHY_txfilt20CoeffStg2B3	0x194
#define NPHY_txfilt40CoeffStg0A1	0x195
#define NPHY_txfilt40CoeffStg0A2	0x196
#define NPHY_txfilt40CoeffStg1A1	0x197
#define NPHY_txfilt40CoeffStg1A2	0x198
#define NPHY_txfilt40CoeffStg2A1	0x199
#define NPHY_txfilt40CoeffStg2A2	0x19a
#define NPHY_txfilt40CoeffStg0B1	0x19b
#define NPHY_txfilt40CoeffStg0B2	0x19c
#define NPHY_txfilt40CoeffStg0B3	0x19d
#define NPHY_txfilt40CoeffStg1B1	0x19e
#define NPHY_txfilt40CoeffStg1B2	0x19f
#define NPHY_txfilt40CoeffStg1B3	0x1a0
#define NPHY_txfilt40CoeffStg2B1	0x1a1
#define NPHY_txfilt40CoeffStg2B2	0x1a2
#define NPHY_txfilt40CoeffStg2B3	0x1a3
#define NPHY_RSSIMultCoef0IRSSIX	0x1a4
#define NPHY_RSSIMultCoef0IRSSIY	0x1a5
#define NPHY_RSSIMultCoef0IRSSIZ	0x1a6
#define NPHY_RSSIMultCoef0ITBD		0x1a7
#define NPHY_RSSIMultCoef0IPowerDet	0x1a8
#define NPHY_RSSIMultCoef0ITSSI		0x1a9
#define NPHY_RSSIMultCoef0QRSSIX	0x1aa
#define NPHY_RSSIMultCoef0QRSSIY	0x1ab
#define NPHY_RSSIMultCoef0QRSSIZ	0x1ac
#define NPHY_RSSIMultCoef0QTBD		0x1ad
#define NPHY_RSSIMultCoef0QPowerDet	0x1ae
#define NPHY_RSSIMultCoef0QTSSI		0x1af
#define NPHY_RSSIMultCoef1IRSSIX	0x1b0
#define NPHY_RSSIMultCoef1IRSSIY	0x1b1
#define NPHY_RSSIMultCoef1IRSSIZ	0x1b2
#define NPHY_RSSIMultCoef1ITBD		0x1b3
#define NPHY_RSSIMultCoef1IPowerDet	0x1b4
#define NPHY_RSSIMultCoef1ITSSI		0x1b5
#define NPHY_RSSIMultCoef1QRSSIX	0x1b6
#define NPHY_RSSIMultCoef1QRSSIY	0x1b7
#define NPHY_RSSIMultCoef1QRSSIZ	0x1b8
#define NPHY_RSSIMultCoef1QTBD		0x1b9
#define NPHY_RSSIMultCoef1QPowerDet	0x1ba
#define NPHY_RSSIMultCoef1QTSSI		0x1bb
#define NPHY_SampCollectWaitCounter	0x1bc
#define NPHY_PassThroughCounter		0x1bd
#define NPHY_LtrnOffsetGain_20L		0x1c4
#define NPHY_LtrnOffset_20L		0x1c5
#define NPHY_LtrnOffsetGain_20U		0x1c6
#define NPHY_LtrnOffset_20U		0x1c7
#define NPHY_dssscckgainSettleLen	0x1c8
#define NPHY_gpioLoOut			0x1c9
#define NPHY_gpioHiOut			0x1ca
#define NPHY_crsCheck			0x1cb
#define NPHY_Mllogssratio		0x1cc
#define NPHY_dupscale			0x1cd
#define NPHY_BW1a 			0x1ce /* sfo_chan_centerTs20__3 */
#define NPHY_BW2			0x1cf /* sfo_chan_centerTs20__2 */
#define NPHY_BW3			0x1d0 /* sfo_chan_centerTs20__1 */
#define NPHY_BW4			0x1d1 /* sfo_chan_center_factor__3 */
#define NPHY_BW5			0x1d2 /* sfo_chan_center_factor__2 */
#define NPHY_BW6			0x1d3 /* sfo_chan_center_factor__1 */
#define NPHY_CoarseLength0		0x1d4
#define NPHY_CoarseLength1		0x1d5
#define NPHY_crsThreshold1u		0x1d6
#define NPHY_crsThreshold2u		0x1d7
#define NPHY_crsThreshold3u		0x1d8
#define NPHY_crsControlu		0x1d9
#define NPHY_crsThreshold1l		0x1da
#define NPHY_crsThreshold2l		0x1db
#define NPHY_crsThreshold3l		0x1dc
#define NPHY_crsControll		0x1dd
#define NPHY_STRAddress1u		0x1de
#define NPHY_StrAddress2u		0x1df
#define NPHY_STRAddress1l		0x1e0
#define NPHY_StrAddress2l		0x1e1
#define NPHY_CrsCheck1			0x1e2
#define NPHY_CrsCheck2			0x1e3
#define NPHY_CrsCheck3			0x1e4
#define NPHY_JumpStep0			0x1e5
#define NPHY_JumpStep1			0x1e6
#define NPHY_TxPwrCtrlCmd		0x1e7
#define NPHY_TxPwrCtrlNnum		0x1e8
#define NPHY_TxPwrCtrlIdleTssi		0x1e9
#define NPHY_TxPwrCtrlTargetPwr		0x1ea
#define NPHY_TxPwrCtrlBaseIndex		0x1eb
#define NPHY_TxPwrCtrlPwrIndex		0x1ec
#define NPHY_Core0TxPwrCtrlStatus	0x1ed
#define NPHY_Core1TxPwrCtrlStatus	0x1ee
#define NPHY_smallsigGainSettleLen	0x1ef
#define NPHY_PhyStatsGainInfo0		0x1f0
#define NPHY_PhyStatsGainInfo1		0x1f1
#define NPHY_PhyStatsFreqEst		0x1f2
#define NPHY_PhyStatsAdvRetard		0x1f3
#define NPHY_PhyLoopbackMode		0x1f4
/* LCNXN Start*/
#define NPHY_PhyStatsGainInfo0_new	0x1f5   /* Rev 16+ */
#define NPHY_PhyStatsGainInfo1_new	0x1f6   /* Rev 16+ */
/* LCNXN End */
#define NPHY_ToneMapIndex201		0x1f5
#define NPHY_ToneMapIndex202		0x1f6
#define NPHY_ToneMapIndex203		0x1f7
#define NPHY_ToneMapIndex401		0x1f8
#define NPHY_ToneMapIndex402		0x1f9
#define NPHY_ToneMapIndex403		0x1fa
#define NPHY_ToneMapIndex404		0x1fb
#define NPHY_PilotToneMapIndex1		0x1fc
#define NPHY_PilotToneMapIndex2		0x1fd
#define NPHY_PilotToneMapIndex3		0x1fe
#define NPHY_TxRifsFrameDelay		0x1ff
#define NPHY_AfeseqRx2TxPwrUpDownDly40M	0x200
#define NPHY_AfeseqTx2RxPwrUpDownDly40M	0x201
#define NPHY_AfeseqRx2TxPwrUpDownDly20M	0x202
#define NPHY_AfeseqTx2RxPwrUpDownDly20M	0x203
#define NPHY_RxSigControl		0x204
#define NPHY_rxpilotcyclecnt0		0x205
#define NPHY_rxpilotcyclecnt1		0x206
#define NPHY_rxpilotcyclecnt2		0x207
#define NPHY_AfeseqRx2TxPwrUpDownDly10M	0x208
#define NPHY_AfeseqTx2RxPwrUpDownDly10M	0x209
#define NPHY_dssscckCrsExtensionLen	0x20a
#define NPHY_Mllogssratioslope		0x20b
#define NPHY_rifsSearchTimeoutLength	0x20c
#define NPHY_TxRealFrameDelay		0x20d
#define NPHY_highpowAntswitchThresh	0x20e
#define NPHY_ed_crsAssertThresh0	0x210
#define NPHY_ed_crsAssertThresh1	0x211
#define NPHY_ed_crsDeassertThresh0	0x212
#define NPHY_ed_crsDeassertThresh1	0x213
#define NPHY_StrWaitTime20U		0x214
#define NPHY_StrWaitTime20L		0x215
#define NPHY_ToneMapIndex675M		0x216   /* removed from REV8+ */
#define NPHY_HTSigTones			0x217
/* Additional regs for REV2 */
#define NPHY_fourwireclockcontrol	0x218	/* REV3 -- REV7, out in REV8+ */
#define NPHY_RSSIVal1			0x219
#define NPHY_RSSIVal2			0x21a
#define NPHY_ChanestHang		0x21d	/* REV0-2 */
#define NPHY_FrontEndDebug		0x21d	/* REV3 */
#define NPHY_SpareReg			0x21e	/* REV7 */
#define NPHY_fineclockgatecontrol       0x21f
#define NPHY_fineRxclockgatecontrol	0x220	/* REV7 */
#define NPHY_fineRx2clockgatecontrol	0x221
#define NPHY_TxPwrCtrlInit		0x222
#define NPHY_ed_crsEn			0x223
#define NPHY_ed_crs40AssertThresh0	0x224
#define NPHY_ed_crs40AssertThresh1	0x225
#define NPHY_ed_crs40DeassertThresh0	0x226
#define NPHY_ed_crs40DeassertThresh1	0x227
#define NPHY_ed_crs20LAssertThresh0	0x228
#define NPHY_ed_crs20LAssertThresh1	0x229
#define NPHY_ed_crs20LDeassertThresh0	0x22a
#define NPHY_ed_crs20LDeassertThresh1	0x22b
#define NPHY_ed_crs20UAssertThresh0	0x22c
#define NPHY_ed_crs20UAssertThresh1	0x22d
#define NPHY_ed_crs20UDeassertThresh0	0x22e
#define NPHY_ed_crs20UDeassertThresh1	0x22f
#define NPHY_ed_crs			0x230
#define NPHY_timeoutEn			0x231
#define NPHY_ofdmpaydecodetimeoutlen	0x232
#define NPHY_cckpaydecodetimeoutlen	0x233
#define NPHY_nonpaydecodetimeoutlen	0x234
#define NPHY_timeoutstatus		0x235
#define NPHY_Rfctrlcore0gpio0		0x236
#define NPHY_Rfctrlcore0gpio1		0x237
#define NPHY_Rfctrlcore0gpio2		0x238
#define NPHY_Rfctrlcore0gpio3		0x239
#define NPHY_Rfctrlcore1gpio0		0x23a
#define NPHY_Rfctrlcore1gpio1		0x23b
#define NPHY_Rfctrlcore1gpio2		0x23c
#define NPHY_Rfctrlcore1gpio3		0x23d
#define NPHY_bphytestcontrol		0x23e
/* Additional regs for REV3 */
#define NPHY_forceFront0		0x23f
#define NPHY_forceFront1		0x240
#define NPHY_NormVarHystTh		0x241
#define NPHY_TxCCKError			0x242
#define NPHY_AfeseqInitDACgain		0x243
#define NPHY_TxAntSwLUT			0x244
#define NPHY_CoreConfig			0x245
#define NPHY_AntennaDivDwellTime	0x246
#define NPHY_AntennaCCKDivDwellTime	0x247
#define NPHY_AntennaDivBackOffGain	0x248
#define NPHY_AntennaDivMinGain		0x249
#define NPHY_BrdSel_NormVarHystTh	0x24a
#define NPHY_RxAntSwitchCtrl		0x24b
#define NPHY_energydroptimeoutLen2	0x24c
#define NPHY_ML_log_txevm0		0x250
#define NPHY_ML_log_txevm1		0x251
#define NPHY_ML_log_txevm2		0x252
#define NPHY_ML_log_txevm3		0x253
#define NPHY_ML_log_txevm4		0x254
#define NPHY_ML_log_txevm5		0x255
#define NPHY_ML_log_txevm6		0x256
#define NPHY_ML_log_txevm7		0x257
#define NPHY_ML_scale_tweak		0x258
#define NPHY_mluA			0x259
#define NPHY_zfuA			0x25a
#define NPHY_chanupsym01		0x25b
#define NPHY_chanupsym2			0x25c
#define NPHY_RxStrnFilt20Num00		0x25d
#define NPHY_RxStrnFilt20Num01		0x25e
#define NPHY_RxStrnFilt20Num02		0x25f
#define NPHY_RxStrnFilt20Den00		0x260
#define NPHY_RxStrnFilt20Den01		0x261
#define NPHY_RxStrnFilt20Num10		0x262
#define NPHY_RxStrnFilt20Num11		0x263
#define NPHY_RxStrnFilt20Num12		0x264
#define NPHY_RxStrnFilt20Den10		0x265
#define NPHY_RxStrnFilt20Den11		0x266
#define NPHY_RxStrnFilt40Num00		0x267
#define NPHY_RxStrnFilt40Num01		0x268
#define NPHY_RxStrnFilt40Num02		0x269
#define NPHY_RxStrnFilt40Den00		0x26a
#define NPHY_RxStrnFilt40Den01		0x26b
#define NPHY_RxStrnFilt40Num10		0x26c
#define NPHY_RxStrnFilt40Num11		0x26d
#define NPHY_RxStrnFilt40Num12		0x26e
#define NPHY_RxStrnFilt40Den10		0x26f
#define NPHY_RxStrnFilt40Den11		0x270
#define NPHY_crshighpowThreshold1	0x271
#define NPHY_crshighpowThreshold2	0x272
#define NPHY_crshighlowpowThreshold	0x273
#define NPHY_crshighpowThreshold1l	0x274
#define NPHY_crshighpowThreshold2l	0x275
#define NPHY_crshighlowpowThresholdl	0x276
#define NPHY_crshighpowThreshold1u	0x277
#define NPHY_crshighpowThreshold2u	0x278
#define NPHY_crshighlowpowThresholdu	0x279
#define NPHY_crsacidetectThresh		0x27a
#define NPHY_crsacidetectThreshl	0x27b
#define NPHY_crsacidetectThreshu	0x27c
#define NPHY_crsminpower0		0x27d
#define NPHY_crsminpower0_core1		0x4a4
#define NPHY_crsminpower1		0x27e
#define NPHY_crsminpower2		0x27f
#define NPHY_crsminpowerl0		0x280
#define NPHY_crsminpowerl0_core1	0x4a7
#define NPHY_crsminpowerl1		0x281
#define NPHY_crsminpowerl2		0x282
#define NPHY_crsminpoweru0		0x283
#define NPHY_crsminpoweru0_core1	0x4aa
#define NPHY_crsminpoweru1		0x284
#define NPHY_crsminpoweru2		0x285
#define NPHY_strparam			0x286
#define NPHY_strparaml			0x287
#define NPHY_strparamu			0x288
#define NPHY_bphycrsminpower0		0x289
#define NPHY_bphycrsminpower1		0x28a
#define NPHY_bphycrsminpower2		0x28b
#define NPHY_bphyFiltDen0Coef		0x28c
#define NPHY_bphyFiltDen1Coef		0x28d
#define NPHY_bphyFiltDen2Coef		0x28e
#define NPHY_bphyFiltNum0Coef		0x28f
#define NPHY_bphyFiltNum1Coef		0x290
#define NPHY_bphyFiltNum2Coef		0x291
#define NPHY_bphyFiltNum01Coef2		0x292
#define NPHY_bphyFiltBypass		0x293
#define NPHY_sgiLtrnOffset		0x294
#define NPHY_Radar_t2_min		0x295
#define NPHY_TxPwrCtrlDamping		0x296
#define NPHY_PapdEnable0		0x297
#define NPHY_EpsilonTableAdjust0	0x298
#define NPHY_EpsilonOverrideI_0		0x299
#define NPHY_EpsilonOverrideQ_0		0x29a
#define NPHY_PapdEnable1		0x29b
#define NPHY_EpsilonTableAdjust1	0x29c
#define NPHY_EpsilonOverrideI_1		0x29d
#define NPHY_EpsilonOverrideQ_1		0x29e
#define NPHY_PapdCalAddress		0x29f
#define NPHY_PapdCalYrefEpsilon		0x2a0
#define NPHY_PapdCalSettle		0x2a1
#define NPHY_PapdCalCorrelate		0x2a2
#define NPHY_PapdCalShifts0		0x2a3
#define NPHY_PapdCalShifts1		0x2a4
#define NPHY_sampleStartAddr		0x2a5
#define NPHY_Radar_adc_to_dbm		0x2a6
#define NPHY_Core2InitGainCodeA2056	0x2a7
#define NPHY_Core2InitGainCodeA2057	0x2a7	/* REV7 */
#define NPHY_Core2InitGainCodeB2056	0x2a8
#define NPHY_Core2InitGainCodeB2057	0x2a8	/* REV7 */
#define NPHY_Core2clipHiGainCodeA2056	0x2a9
#define NPHY_Core2clipHiGainCodeA2057	0x2a9	/* REV7 */
#define NPHY_Core2clipHiGainCodeB2056	0x2aa
#define NPHY_Core2clipHiGainCodeB2057	0x2aa	/* REV7 */
#define NPHY_Core2clipmdGainCodeA2056	0x2ab
#define NPHY_Core2clipmdGainCodeA2057	0x2ab   /* REV7 */
#define NPHY_Core2clipmdGainCodeB2056	0x2ac
#define NPHY_Core2clipmdGainCodeB2057	0x2ac   /* REV7 */
#define NPHY_Core2cliploGainCodeA2056	0x2ad
#define NPHY_Core2cliploGainCodeA2057	0x2ad   /* REV7 */
#define NPHY_Core2cliploGainCodeB2056	0x2ae
#define NPHY_Core2cliploGainCodeB2057	0x2ae   /* REV7 */
#define NPHY_Core2clip2GainCodeA2056	0x2af
#define NPHY_Core2clip2GainCodeA2057	0x2af   /* REV7 */
#define NPHY_Core2clip2GainCodeB2056	0x2b0
#define NPHY_Core2clip2GainCodeB2057	0x2b0   /* REV7 */
#define NPHY_PapdCalYref_I1		0x2b1
#define NPHY_PapdCalYref_Q1		0x2b2
#define NPHY_TxClipThreshCCK0		0x2b3
#define NPHY_TxClipThreshBPSK0		0x2b4
#define NPHY_TxClipThreshQPSK0		0x2b5
#define NPHY_TxClipThresh16QAM0		0x2b6
#define NPHY_TxClipThresh64QAM0		0x2b7
#define NPHY_TxClipThreshCCK1		0x2b8
#define NPHY_TxClipThreshBPSK1		0x2b9
#define NPHY_TxClipThreshQPSK1		0x2ba
#define NPHY_TxClipThresh16QAM1		0x2bb
#define NPHY_TxClipThresh64QAM1		0x2bc
#define NPHY_CplresetPulse		0x2bd
#define NPHY_PapdCalStart		0x2be
#define NPHY_PapdCalYref_I0		0x2bf
#define NPHY_PapdCalYref_Q0		0x2c0
#define NPHY_PapdCalYrefOverride_I0	0x2c1
#define NPHY_PapdCalYrefOverride_Q0	0x2c2
#define NPHY_PapdCalYrefOverride_I1	0x2c3
#define NPHY_PapdCalYrefOverride_Q1	0x2c4
#define NPHY_ccktxfilt20CoeffStg0A1	0x2c5
#define NPHY_ccktxfilt20CoeffStg0A2	0x2c6
#define NPHY_ccktxfilt20CoeffStg1A1	0x2c7
#define NPHY_ccktxfilt20CoeffStg1A2	0x2c8
#define NPHY_ccktxfilt20CoeffStg2A1	0x2c9
#define NPHY_ccktxfilt20CoeffStg2A2	0x2ca
#define NPHY_ccktxfilt20CoeffStg0B1	0x2cb
#define NPHY_ccktxfilt20CoeffStg0B2	0x2cc
#define NPHY_ccktxfilt20CoeffStg0B3	0x2cd
#define NPHY_ccktxfilt20CoeffStg1B1	0x2ce
#define NPHY_ccktxfilt20CoeffStg1B2	0x2cf
#define NPHY_ccktxfilt20CoeffStg1B3	0x2d0
#define NPHY_ccktxfilt20CoeffStg2B1	0x2d1
#define NPHY_ccktxfilt20CoeffStg2B2	0x2d2
#define NPHY_ccktxfilt20CoeffStg2B3	0x2d3
#define NPHY_BphyControl6		0x2d4
#define NPHY_Auxphystats		0x2d5
#define NPHY_BphyControl7		0x2d6
/* LCNXN Start*/
#define NPHY_Auxphystats0	        0x2d7	/* Rev 16+ */
/* LCNXN end */
#define NPHY_SpareRx2	                0x2d8
#define NPHY_StrStartLevelGainThresh	0x2d9
#define NPHY_RadarBlankCtrl2	        0x2da
#define NPHY_papdCalCorrDebugAddr	0x2db
#define NPHY_papdCalFirstCorr_I0	0x2dc
#define NPHY_papdCalFirstCorr_Q0	0x2dd
#define NPHY_papdCalLastCorr_I0	        0x2de
#define NPHY_papdCalLastCorr_Q0	        0x2df
#define NPHY_papdCalFirstCorr_I1	0x2e0
#define NPHY_papdCalFirstCorr_Q1	0x2e1
#define NPHY_papdCalLastCorr_I1	        0x2e2
#define NPHY_papdCalLastCorr_Q1	        0x2e3
#define NPHY_gainAdjNoiseVarOffset	0x2e4
#define NPHY_PapdEpsilonUpdateIterations 0x2e5
#define NPHY_DigiGainLimit0	        0x2e6
/* LCNXN Start*/
#define NPHY_Auxphystats1	        0x2e7	/* Rev 16+ */
/* LCNXN End */

/* NPHY_AfectrlOverride(core) macro, alias and bit fields */
#define NPHY_AfectrlOverrideX(core)  (((core == 0) ? NPHY_AfectrlOverride1 : \
                                        NPHY_AfectrlOverride2))
#define NPHY_AfectrlCoreX(core)  (((core == 0) ? NPHY_AfectrlCore1 : \
                                        NPHY_AfectrlCore2))

/* REV7+ new registers BEGIN */
#define NPHY_RadarDetectConfig1	0x2e8
#define NPHY_RadarT3BelowMin	0x2e9
#define NPHY_RadarT3Timeout	0x2ea
#define NPHY_Core0_TargetVar_log2	0x2f0
#define NPHY_Core1_TargetVar_log2	0x2f1
#define NPHY_Core0_BPHY_TargetVar_log2	0x2f2
#define NPHY_Core1_BPHY_TargetVar_log2	0x2f3
#define NPHY_Core0_BiQuad_MaxGain	0x2f4
#define NPHY_Core1_BiQuad_MaxGain	0x2f5
#define NPHY_Core0lpfQ2057	0x2f6
#define NPHY_Core1lpfQ2057	0x2f8
#define NPHY_Core0HpFBw2057	0x2f9
#define NPHY_Core1HpFBw2057	0x2fa
#define NPHY_DivGainLimitEnable	0x2fb
#define NPHY_DivGainThreshold_OFDM	0x2fc
#define NPHY_DivGainThreshold_BPHY	0x2fd
#define NPHY_DivEnableClipGain	0x2fe

#define NPHY_AntSelConfig2057	0x2ff
#define NPHY_Core1clipwbThreshold2057	0x300
#define NPHY_Core2clipwbThreshold2057	0x301
#define NPHY_Core1w1Threshold2057	0x302
#define NPHY_Core2w1Threshold2057	0x303
#define NPHY_Core1PreClip1Threshold	0x304
#define NPHY_Core1PreClip2Threshold	0x305
#define NPHY_Core2PreClip1Threshold	0x306
#define NPHY_Core2PreClip2Threshold	0x307
#define NPHY_ADC_PreClip1_CtrLen	0x308
#define NPHY_ADC_PreClip2_CtrLen	0x309
#define NPHY_ADC_PreClip_Enable  	0x30a
#define NPHY_finetimingtimeoutLen	0x30b
#define NPHY_hilbertCoeffA0	0x30c
#define NPHY_hilbertCoeffA1	0x30d
#define NPHY_ClassifierCtrl2	0x310
#define NPHY_ClassifierCtrl3	0x311
#define NPHY_ClassifierCtrl4	0x312
#define NPHY_ClassifierLogAC1	0x313
#define NPHY_STRCtrl20U	0x318
#define NPHY_STRCtrl20L	0x319
#define NPHY_STRPwrThreshU	0x31a
#define NPHY_STRPwrThreshL	0x31b
#define NPHY_FSTRCtrl	0x320
#define NPHY_FSTRWinLen	0x321
#define NPHY_FSTRVal	0x322
#define NPHY_FSTRHiPwrTh	0x323
#define NPHY_FSTRMetricTh	0x324
#define NPHY_FSTRHiPwrSmooth	0x325
#define NPHY_FSTRLowPwrSmooth	0x326
#define NPHY_PingPongComp	0x32f
#define NPHY_MLLpfpConfig	0x330
#define NPHY_MLLpfpScaleLLRExp0	0x331
#define NPHY_MLLpfpScaleLLRExp1	0x332
#define NPHY_MLLpfpScaleLLRMan	0x333
#define NPHY_MLLpfpConfig1	0x335
#define NPHY_MLLpfpStats0	0x338
#define NPHY_MLLpfpStats1	0x339
#define NPHY_MLLpfpStats2	0x33a
#define NPHY_MLLpfpStats3	0x33b
#define NPHY_MLLpfpStats4	0x33c
#define NPHY_MLLpfpStats5	0x33d
#define NPHY_MLLpfpStats6	0x33e
#define NPHY_MLLpfpStats7	0x33f
#define NPHY_REV7_RfctrlMiscReg3  0x340
#define NPHY_REV7_RfctrlMiscReg4  0x341
#define NPHY_REV7_RfctrlOverride3 0x342
#define NPHY_REV7_RfctrlOverride4 0x343
#define NPHY_REV7_RfctrlMiscReg5  0x344
#define NPHY_REV7_RfctrlMiscReg6  0x345
#define NPHY_REV7_RfctrlOverride5 0x346
#define NPHY_REV7_RfctrlOverride6 0x347
#define NPHY_Rfctrl_lpf_gain0 	0x348
#define NPHY_Rfctrl_lpf_gain1	0x349
#define NPHY_AdcDataCollect	0x34a
#define NPHY_bphyaciThresh0	0x350
#define NPHY_bphyaciThresh1	0x351
#define NPHY_bphyaciThresh2	0x352
#define NPHY_bphyaciThresh3	0x353
#define NPHY_bphyaciPwrThresh0	0x354
#define NPHY_bphyaciPwrThresh1	0x355
#define NPHY_bphyaciPwrThresh2	0x356
#define NPHY_PhyStreamDisable	0x357
#define NPHY_RfctrlAntSwLUTIdx     0x079
/* REV8+ additional registers */
#define NPHY_RadarResetBlankingDelay      0x2eb

#define NPHY_bphyaciPwrThresh2            0x356
#define NPHY_PapdIpaOffCorr               0x358
#define NPHY_PapdIpaOffPower              0x359
#define NPHY_PapdCore2Cal                 0x35a
#define NPHY_TxPwrCtrlCore0TSSISensLmt    0x360
#define NPHY_TxPwrCtrlCore1TSSISensLmt    0x361
#define NPHY_TxPwrCtrlPwrIdx              0x362
/* REV7+ new registers END */

#define NPHY_REV6_PapdCalShifts0		0x2a3
#define NPHY_REV6_PapdCalShifts1		0x2a4
#define NPHY_REV6_PapdEpsilonUpdateIterations 0x2e5

/* LCNXN */
/* rev16+ additional registers */
#define NPHY_dataColStartTrig		  0x363
#define NPHY_dataColStopTrig		  0x364
#define NPHY_sp_bphy_Triggers		  0x365
#define NPHY_dataColStopCounterHi	  0x366
#define NPHY_dataColStopCounterLo	  0x367
#define NPHY_TriggerActive_Start          0x368
#define NPHY_TriggerActive_Stop           0x369
#define NPHY_TriggerActive_bphy_sp        0x36a
#define NPHY_engClk_and_Reset_Ctrl        0x36b
#define NPHY_MapperControl0               0x370
/* rev16+ new registers END */

/* rev18 new registers */
#define NPHY_ocl_ant_decision_est_holdoff_ctr_cck_det 0x3b8
#define NPHY_CrsGainInCtrl	0x3c7
#define NPHY_SCD_shutOffMinSym  0x3cf
#define NPHY_forceClk		0x3b9
#define NPHY_PhaseTrackOffset	0x14d
#define NPHY_forceFront0	0x23f
#define NPHY_forceFront1	0x240
#define NPHY_swCtrlLUTConfig    0x30e
#define NPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det 0x334
#define NPHY_forcerxfe0		0x3b3
#define NPHY_forcerxfe1		0x3b4
#define NPHY_ocl_ant_decision_est_holdoff_ctr_cck_det 0x3b8
#define NPHY_SCD_shutOff_PwrDiff_Th	0x3cd
#define NPHY_OCLControl1 0x3d4
#define NPHY_OCL_RXStatus_Ctrl	0x3c6
#define NPHY_OCL_EnergyMinTh20_core0	0x3d9
#define NPHY_OCL_EnergyMinTh20_core1	0x3da
#define NPHY_OCL_EnergyMinTh40_core0	0x3db
#define NPHY_OCL_EnergyMinTh40_core1	0x3dc
#define NPHY_OCL_CoarseLength0 0x3e0
#define NPHY_OCL_CoarseLength1 0x3e1
#define NPHY_OCL_crsThreshold2u	0x3e2
#define NPHY_OCL_crsThreshold2l	0x3e4
#define NPHY_OCLControl3 0x3d1
#define NPHY_cck_scd_shutOff_holdOff_ctr 0x3c8
#define NPHY_OCLControl4 0x3ec
#define NPHY_OCLControl5 0x32c
#define NPHY_OCLControl2 0x3d0
#define NPHY_scd_shut_off_trig_cnt 0x3ef
#define NPHY_SCD_dBm_Table0_1 0x3f4
#define NPHY_SCD_dBm_Table2_3 0x3f5
#define NPHY_SCD_dBm_Table4_5 0x3f6
#define NPHY_SCD_dBm_Table6_7 0x3f7
#define NPHY_SCD_dBm_Table8_9 0x3f8
#define NPHY_SCD_dBm_Table10_11 0x3f9
#define NPHY_SCD_dBm_Table12_13 0x3fa
#define NPHY_SCD_dBm_Table14_15 0x3fb
#define NPHY_SCD_dBm_Table16_17 0x3fc
#define NPHY_swCtrlLUTConfig	0x30e

#define NPHY_REV19_OCL_EnergyMaxTh20_core0 0x3fd
#define NPHY_REV19_OCL_EnergyMaxTh20_core1 0x3fe
#define NPHY_REV19_OCL_EnergyMaxTh40_core0 0x3ff
#define NPHY_REV19_OCL_EnergyMaxTh40_core1 0x3ce
#define NPHY_REV19_SCD_shutOffMinSym 0x3cf

#define NPHY_reset_cca_frame_cond_ctrl_1 0x371
#define NPHY_EngCtrl1 		0x93
#define NPHY_mlmlminrssictrl 0x3c4
#define NPHY_clip_gain_replicate_dis_ctr 0x3b7
#define NPHY_Core0_CCKgain_pt8us 0x12
#define NPHY_Core1_CCKgain_pt8us 0x13

/* Bits in NPHY_Version */
#define NPHY_Version_analogType_SHIFT		12
#define NPHY_Version_analogType_MASK		(0xf << NPHY_Version_analogType_SHIFT)
#define NPHY_Version_phyType_SHIFT		8
#define NPHY_Version_phyType_MASK		(0xf << NPHY_Version_phyType_SHIFT)
#define NPHY_Version_version_SHIFT		0
#define NPHY_Version_version_MASK		(0xf << NPHY_Version_version_SHIFT)

/* Bits in NPHY_BBConfig */
#define NPHY_BBConfig_resample_clk160_SHIFT	15
#define NPHY_BBConfig_resample_clk160_MASK	(0x1 << NPHY_BBConfig_resample_clk160_SHIFT)
#define NPHY_BBConfig_resetCCA_SHIFT		14
#define NPHY_BBConfig_resetCCA_MASK		(0x1 << NPHY_BBConfig_resetCCA_SHIFT)
#define NPHY_BBConfig_resamplerFreq_SHIFT	13
#define NPHY_BBConfig_resamplerFreq_MASK	(0x1 << NPHY_BBConfig_resamplerFreq_SHIFT)
#define NPHY_BBConfig_darwin_SHIFT		12
#define NPHY_BBConfig_darwin_MASK		(0x1 << NPHY_BBConfig_darwin_SHIFT)
#define NPHY_BBConfig_antDiv_SHIFT		7
#define NPHY_BBConfig_antDiv_MASK		(0x3 << NPHY_BBConfig_antDiv_SHIFT)
#define NPHY_BBConfig_chk_pwr_en_SHIFT		0
#define NPHY_BBConfig_chk_pwr_en_MASK		(0x1 << NPHY_BBConfig_chk_pwr_en_SHIFT)

/* Bits in NPHY_RxStatus0 */
#define NPHY_RxStatus0_RxStatus_SHIFT		0
#define NPHY_RxStatus0_RxStatus_MASK		(0xffff << NPHY_RxStatus0_RxStatus_SHIFT)

/* Bits in NPHY_RxStatus1 */
#define NPHY_RxStatus1_RxStatus_SHIFT		0
#define NPHY_RxStatus1_RxStatus_MASK		(0xffff << NPHY_RxStatus1_RxStatus_SHIFT)

/* Bits in NPHY_TxError */
#define NPHY_TxError_COMBUnsupport_SHIFT	8
#define NPHY_TxError_COMBUnsupport_MASK		(0x1 << NPHY_TxError_COMBUnsupport_SHIFT)
#define NPHY_TxError_BWUnsupport_SHIFT		7
#define NPHY_TxError_BWUnsupport_MASK		(0x1 << NPHY_TxError_BWUnsupport_SHIFT)
#define NPHY_TxError_txInCal_SHIFT		6
#define NPHY_TxError_txInCal_MASK		(0x1 << NPHY_TxError_txInCal_SHIFT)
#define NPHY_TxError_send_frame_low_SHIFT	5
#define NPHY_TxError_send_frame_low_MASK	(0x1 << NPHY_TxError_send_frame_low_SHIFT)
#define NPHY_TxError_lengthmismatch_short_SHIFT	4
#define NPHY_TxError_lengthmismatch_short_MASK	(0x1 << NPHY_TxError_lengthmismatch_short_SHIFT)
#define NPHY_TxError_lengthmismatch_long_SHIFT	3
#define NPHY_TxError_lengthmismatch_long_MASK	(0x1 << NPHY_TxError_lengthmismatch_long_SHIFT)
#define NPHY_TxError_invalidRate_SHIFT		2
#define NPHY_TxError_invalidRate_MASK		(0x1 << NPHY_TxError_invalidRate_SHIFT)

/* Bits in NPHY_Channel */
#define NPHY_Channel_currentChannel_SHIFT	0
#define NPHY_Channel_currentChannel_MASK	(0xff << NPHY_Channel_currentChannel_SHIFT)

/* Bits in NPHY_BandControl */
#define NPHY_BandControl_currentBand			0x0001
#define NPHY_BandControl_currentBand_SHIFT		0
#define NPHY_BandControl_currentBand_MASK		(0x1 << NPHY_BandControl_currentBand_SHIFT)
#define NPHY_BandControl_DupSettingsBothBands_SHIFT    	1
#define NPHY_BandControl_DupSettingsBothBands_MASK \
(0x1 << NPHY_BandControl_DupSettingsBothBands_SHIFT)

/* Bits in NPHY_FourwireAddress */
#define NPHY_REV3_FourwireAddress_fourwireAddress_SHIFT		0
#define NPHY_REV3_FourwireAddress_fourwireAddress_MASK \
	(0x1ff << NPHY_REV3_FourwireAddress_fourwireAddress_SHIFT)
#define NPHY_REV3_FourwireAddress_fourwireJtagEn_SHIFT		12
#define NPHY_REV3_FourwireAddress_fourwireJtagEn_MASK \
	(0xf << NPHY_REV3_FourwireAddress_fourwireJtagEn_SHIFT)

/* Bits in NPHY_FourwireDataHi */
#define NPHY_FourwireDataHi_fourwireDataHi_SHIFT	0
#define NPHY_FourwireDataHi_fourwireDataHi_MASK	\
	(0xffff << NPHY_FourwireDataHi_fourwireDataHi_SHIFT)

/* Bits in NPHY_FourwireDataLo */
#define NPHY_FourwireDataLo_fourwireDataLo_SHIFT       	0
#define NPHY_FourwireDataLo_fourwireDataLo_MASK	\
	(0xffff << NPHY_FourwireDataLo_fourwireDataLo_SHIFT)

/* Bits in NPHY_BistStatus0 */
#define NPHY_BistStatus0_bistFail_SHIFT		0
#define NPHY_BistStatus0_bistFail_MASK		(0xffff << NPHY_BistStatus0_bistFail_SHIFT)

/* Bits in NPHY_BistStatus1 */
#define NPHY_BistStatus1_bistFail_SHIFT		0
#define NPHY_BistStatus1_bistFail_MASK		(0xffff << NPHY_BistStatus1_bistFail_SHIFT)

/* Bits in NPHY_Core1DesiredPower */
#define NPHY_Core1DesiredPower_normDesiredPower_SHIFT  	0
#define NPHY_Core1DesiredPower_normDesiredPower_MASK \
	(0xffff << NPHY_Core1DesiredPower_normDesiredPower_SHIFT)

/* Bits in NPHY_Core1cckDesiredPower */
#define NPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT    	0
#define NPHY_Core1cckDesiredPower_ccknormDesiredPower_MASK \
	(0xffff << NPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT)

/* Bits in NPHY_Core1barelyClipBackoff */
#define NPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT  	0
#define NPHY_Core1barelyClipBackoff_barelyclipThreshold_MASK \
	(0xffff << NPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT)

/* Bits in NPHY_Core1cckbarelyClipBackoff */
#define NPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT    	0
#define NPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_MASK \
	(0xffff << NPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT)

/* Bits in NPHY_Core[12]computeGainInfo */
#define NPHY_CorecomputeGainInfo_gainBackoffValue_SHIFT 0
#define NPHY_CorecomputeGainInfo_gainBackoffValue_MASK \
		(0x1f << NPHY_CorecomputeGainInfo_gainBackoffValue_SHIFT)
#define NPHY_CorecomputeGainInfo_barelyClipGainBackoffValue_SHIFT 5
#define NPHY_CorecomputeGainInfo_barelyClipGainBackoffValue_MASK \
		(0x1f << NPHY_CorecomputeGainInfo_barelyClipGainBackoffValue_SHIFT)
#define NPHY_CorecomputeGainInfo_gainStepValue_SHIFT 10
#define NPHY_CorecomputeGainInfo_gainStepValue_MASK \
		(0x7 << NPHY_CorecomputeGainInfo_gainStepValue_SHIFT)
#define NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT 13
#define NPHY_CorecomputeGainInfo_disableClip2detect_MASK \
		(0x1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)

/* Bits in NPHY_Core[12]MinMaxGain */
#define NPHY_CoreMinMaxGain_maxGainValue_SHIFT	8
#define NPHY_CoreMinMaxGain_maxGainValue_MASK	\
		(0xff << NPHY_CoreMinMaxGain_maxGainValue_SHIFT)
#define NPHY_CoreMinMaxGain_minGainValue_SHIFT	0
#define NPHY_CoreMinMaxGain_minGainValue_MASK	\
		(0xff << NPHY_CoreMinMaxGain_minGainValue_SHIFT)

/* Bits in NPHY_Core[12]cckcomputeGainInfo */
#define NPHY_CorecckcomputeGainInfo_gainBackoffValue_SHIFT 0
#define NPHY_CorecckcomputeGainInfo_gainBackoffValue_MASK \
		(0x1f << NPHY_CorecckcomputeGainInfo_gainBackoffValue_SHIFT)
#define NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT 5
#define NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK \
		(0xf << NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)

/* Bits in NPHY_Core[12]cckMinMaxGain */
#define NPHY_CorecckMinMaxGain_cckmaxGainValue_SHIFT	8
#define NPHY_CorecckMinMaxGain_cckmaxGainValue_MASK	\
		(0xff << NPHY_CorecckMinMaxGain_cckmaxGainValue_SHIFT)
#define NPHY_CorecckMinMaxGain_cckminGainValue_SHIFT	0
#define NPHY_CorecckMinMaxGain_cckminGainValue_MASK	\
		(0xff << NPHY_CorecckMinMaxGain_cckminGainValue_SHIFT)

/* Bits in NPHY_Core[12]InitGainCode */
#define NPHY_CoreInitGainCode_initTrTxIndex_SHIFT	13
#define NPHY_CoreInitGainCode_initTrTxIndex_MASK	\
		(0x1 << NPHY_CoreInitGainCode_initTrTxIndex_SHIFT)
#define NPHY_CoreInitGainCode_initTrRxIndex_SHIFT	12
#define NPHY_CoreInitGainCode_initTrRxIndex_MASK	\
		(0x1 << NPHY_CoreInitGainCode_initTrRxIndex_SHIFT)
#define NPHY_CoreInitGainCode_initHpvga2Index_SHIFT	7
#define NPHY_CoreInitGainCode_initHpvga2Index_MASK	\
		(0x1f << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT)
#define NPHY_CoreInitGainCode_initHpvga1Index_SHIFT	3
#define NPHY_CoreInitGainCode_initHpvga1Index_MASK	\
		(0xf << NPHY_CoreInitGainCode_initHpvga1Index_SHIFT)
#define NPHY_CoreInitGainCode_initLnaIndex_SHIFT	1
#define NPHY_CoreInitGainCode_initLnaIndex_MASK	\
		(0x3 << NPHY_CoreInitGainCode_initLnaIndex_SHIFT)
#define NPHY_CoreInitGainCode_initExtLnaIndex_SHIFT	0
#define NPHY_CoreInitGainCode_initExtLnaIndex_MASK	\
		(0x1 << NPHY_CoreInitGainCode_initExtLnaIndex_SHIFT)

/* Bits in NPHY_Core1InitGainCodeA2056 */
#define NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT	12
#define NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK \
	(0xf << NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT)
#define NPHY_Core1InitGainCodeA2056_initlpfgainIndex_SHIFT	9
#define NPHY_Core1InitGainCodeA2056_initlpfgainIndex_MASK \
	(0x7 << NPHY_Core1InitGainCodeA2056_initlpfgainIndex_SHIFT)
#define NPHY_Core1InitGainCodeA2056_initmixergainIndex_SHIFT	5
#define NPHY_Core1InitGainCodeA2056_initmixergainIndex_MASK \
	(0xf << NPHY_Core1InitGainCodeA2056_initmixergainIndex_SHIFT)
#define NPHY_Core1InitGainCodeA2056_initlna2Index_SHIFT	3
#define NPHY_Core1InitGainCodeA2056_initlna2Index_MASK \
	(0x3 << NPHY_Core1InitGainCodeA2056_initlna2Index_SHIFT)
#define NPHY_Core1InitGainCodeA2056_initLnaIndex_SHIFT	1
#define NPHY_Core1InitGainCodeA2056_initLnaIndex_MASK \
	(0x3 << NPHY_Core1InitGainCodeA2056_initLnaIndex_SHIFT)
#define NPHY_Core1InitGainCodeA2056_initExtLnaIndex_SHIFT	0
#define NPHY_Core1InitGainCodeA2056_initExtLnaIndex_MASK \
	(0x1 << NPHY_Core1InitGainCodeA2056_initExtLnaIndex_SHIFT)

/* Bits in NPHY_Core1InitGainCodeA2057 */
#define NPHY_Core1InitGainCodeA2057_initvgagainIndex_SHIFT	12
#define NPHY_Core1InitGainCodeA2057_initvgagainIndex_MASK \
	(0xf << NPHY_Core1InitGainCodeA2057_initvgagainIndex_SHIFT)
#define NPHY_Core1InitGainCodeA2057_initmixergainIndex_SHIFT	5
#define NPHY_Core1InitGainCodeA2057_initmixergainIndex_MASK \
	(0xf << NPHY_Core1InitGainCodeA2057_initmixergainIndex_SHIFT)
#define NPHY_Core1InitGainCodeA2057_initlna2Index_SHIFT	3
#define NPHY_Core1InitGainCodeA2057_initlna2Index_MASK \
	(0x3 << NPHY_Core1InitGainCodeA2057_initlna2Index_SHIFT)
#define NPHY_Core1InitGainCodeA2057_initLnaIndex_SHIFT	1
#define NPHY_Core1InitGainCodeA2057_initLnaIndex_MASK \
	(0x3 << NPHY_Core1InitGainCodeA2057_initLnaIndex_SHIFT)
#define NPHY_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT	0
#define NPHY_Core1InitGainCodeA2057_initExtLnaIndex_MASK \
	(0x1 << NPHY_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT)

/* Bits in NPHY_Core1InitGainCodeB2056 */
#define NPHY_Core1InitGainCodeB2056_InitTrTxIndex_SHIFT	3
#define NPHY_Core1InitGainCodeB2056_InitTrTxIndex_MASK \
	(0x1 << NPHY_Core1InitGainCodeB2056_InitTrTxIndex_SHIFT)
#define NPHY_Core1InitGainCodeB2056_InitTrRxIndex_SHIFT	2
#define NPHY_Core1InitGainCodeB2056_InitTrRxIndex_MASK \
	(0x1 << NPHY_Core1InitGainCodeB2056_InitTrRxIndex_SHIFT)
#define NPHY_Core1InitGainCodeB2056_initbuffergainIndex_SHIFT	0
#define NPHY_Core1InitGainCodeB2056_initbuffergainIndex_MASK \
	(0x3 << NPHY_Core1InitGainCodeB2056_initbuffergainIndex_SHIFT)

/* Bits in NPHY_Core1InitGainCodeB2057 */
#define NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT	8
#define NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT	8
#define NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK \
	(0xf << NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT)
#define NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT	4
#define NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK \
	(0xf << NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT)
#define NPHY_Core1InitGainCodeB2057_InitTrTxIndex_SHIFT	3
#define NPHY_Core1InitGainCodeB2057_InitTrTxIndex_MASK \
	(0x1 << NPHY_Core1InitGainCodeB2057_InitTrTxIndex_SHIFT)
#define NPHY_Core1InitGainCodeB2057_InitTrRxIndex_SHIFT	2
#define NPHY_Core1InitGainCodeB2057_InitTrRxIndex_MASK \
	(0x1 << NPHY_Core1InitGainCodeB2057_InitTrRxIndex_SHIFT)

/* Bits in NPHY_Core1clipHiGainCodeA2056 */
#define NPHY_Core1clipHiGainCodeA2056_clip1hivgagainIndex_SHIFT	12
#define NPHY_Core1clipHiGainCodeA2056_clip1hivgagainIndex_MASK \
	(0xf << NPHY_Core1clipHiGainCodeA2056_clip1hivgagainIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeA2056_clip1hilpfgainIndex_SHIFT	9
#define NPHY_Core1clipHiGainCodeA2056_clip1hilpfgainIndex_MASK \
	(0x7 << NPHY_Core1clipHiGainCodeA2056_clip1hilpfgainIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeA2056_clip1himixergainIndex_SHIFT	5
#define NPHY_Core1clipHiGainCodeA2056_clip1himixergainIndex_MASK \
	(0xf << NPHY_Core1clipHiGainCodeA2056_clip1himixergainIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeA2056_clip1hilna2Index_SHIFT	3
#define NPHY_Core1clipHiGainCodeA2056_clip1hilna2Index_MASK \
	(0x3 << NPHY_Core1clipHiGainCodeA2056_clip1hilna2Index_SHIFT)
#define NPHY_Core1clipHiGainCodeA2056_clip1hiLnaIndex_SHIFT	1
#define NPHY_Core1clipHiGainCodeA2056_clip1hiLnaIndex_MASK \
	(0x3 << NPHY_Core1clipHiGainCodeA2056_clip1hiLnaIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeA2056_clip1hiextLnaIndex_SHIFT	0
#define NPHY_Core1clipHiGainCodeA2056_clip1hiextLnaIndex_MASK \
	(0x1 << NPHY_Core1clipHiGainCodeA2056_clip1hiextLnaIndex_SHIFT)

/* Bits in NPHY_Core1clipHiGainCodeA2057 */
#define NPHY_Core1clipHiGainCodeA2057_clip1hivgagainIndex_SHIFT	12
#define NPHY_Core1clipHiGainCodeA2057_clip1hivgagainIndex_MASK \
	(0xf << NPHY_Core1clipHiGainCodeA2057_clip1hivgagainIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeA2057_clip1himixergainIndex_SHIFT	5
#define NPHY_Core1clipHiGainCodeA2057_clip1himixergainIndex_MASK \
	(0xf << NPHY_Core1clipHiGainCodeA2057_clip1himixergainIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeA2057_clip1hilna2Index_SHIFT	3
#define NPHY_Core1clipHiGainCodeA2057_clip1hilna2Index_MASK \
	(0x3 << NPHY_Core1clipHiGainCodeA2057_clip1hilna2Index_SHIFT)
#define NPHY_Core1clipHiGainCodeA2057_clip1hiLnaIndex_SHIFT	1
#define NPHY_Core1clipHiGainCodeA2057_clip1hiLnaIndex_MASK \
	(0x3 << NPHY_Core1clipHiGainCodeA2057_clip1hiLnaIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeA2057_clip1hiextLnaIndex_SHIFT	0
#define NPHY_Core1clipHiGainCodeA2057_clip1hiextLnaIndex_MASK \
	(0x1 << NPHY_Core1clipHiGainCodeA2057_clip1hiextLnaIndex_SHIFT)

/* Bits in NPHY_Core1clipHiGainCodeB2056 */
#define NPHY_Core1clipHiGainCodeB2056_clip1hiTrTxIndex_SHIFT	3
#define NPHY_Core1clipHiGainCodeB2056_clip1hiTrTxIndex_MASK \
	(0x1 << NPHY_Core1clipHiGainCodeB2056_clip1hiTrTxIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeB2056_clip1HiTrRxIndex_SHIFT	2
#define NPHY_Core1clipHiGainCodeB2056_clip1HiTrRxIndex_MASK \
	(0x1 << NPHY_Core1clipHiGainCodeB2056_clip1HiTrRxIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeB2056_clip1hibuffergainIndex_SHIFT	0
#define NPHY_Core1clipHiGainCodeB2056_clip1hibuffergainIndex_MASK \
	(0x3 << NPHY_Core1clipHiGainCodeB2056_clip1hibuffergainIndex_SHIFT)

/* Bits in NPHY_Core1clipHiGainCodeB2057 */
#define NPHY_Core1clipHiGainCodeB2057_clip1hiBiQ1Index_SHIFT	8
#define NPHY_Core1clipHiGainCodeB2057_clip1hiBiQ1Index_MASK \
	(0xf << NPHY_Core1clipHiGainCodeB2057_clip1hiBiQ0Index_SHIFT)
#define NPHY_Core1clipHiGainCodeB2057_clip1hiBiQ0Index_SHIFT	4
#define NPHY_Core1clipHiGainCodeB2057_clip1hiBiQ0Index_MASK \
	(0xf << NPHY_Core1clipHiGainCodeB2057_clip1hiTrTxIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeB2057_clip1hiTrTxIndex_SHIFT	3
#define NPHY_Core1clipHiGainCodeB2057_clip1hiTrTxIndex_MASK \
	(0x1 << NPHY_Core1clipHiGainCodeB2057_clip1hiTrTxIndex_SHIFT)
#define NPHY_Core1clipHiGainCodeB2057_clip1HiTrRxIndex_SHIFT	2
#define NPHY_Core1clipHiGainCodeB2057_clip1HiTrRxIndex_MASK \
	(0x1 << NPHY_Core1clipHiGainCodeB2057_clip1HiTrRxIndex_SHIFT)

/* Bits in NPHY_Core1clipmdGainCodeA2056 */
#define NPHY_Core1clipmdGainCodeA2056_clip1mdvgagainIndex_SHIFT	12
#define NPHY_Core1clipmdGainCodeA2056_clip1mdvgagainIndex_MASK \
	(0xf << NPHY_Core1clipmdGainCodeA2056_clip1mdvgagainIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeA2056_clip1mdlpfgainIndex_SHIFT	9
#define NPHY_Core1clipmdGainCodeA2056_clip1mdlpfgainIndex_MASK \
	(0x7 << NPHY_Core1clipmdGainCodeA2056_clip1mdlpfgainIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeA2056_clip1mdmixergainIndex_SHIFT	5
#define NPHY_Core1clipmdGainCodeA2056_clip1mdmixergainIndex_MASK \
	(0xf << NPHY_Core1clipmdGainCodeA2056_clip1mdmixergainIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeA2056_clip1mdlna2Index_SHIFT	3
#define NPHY_Core1clipmdGainCodeA2056_clip1mdlna2Index_MASK \
	(0x3 << NPHY_Core1clipmdGainCodeA2056_clip1mdlna2Index_SHIFT)
#define NPHY_Core1clipmdGainCodeA2056_clip1mdLnaIndex_SHIFT	1
#define NPHY_Core1clipmdGainCodeA2056_clip1mdLnaIndex_MASK \
	(0x3 << NPHY_Core1clipmdGainCodeA2056_clip1mdLnaIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeA2056_clip1mdextLnaIndex_SHIFT	0
#define NPHY_Core1clipmdGainCodeA2056_clip1mdextLnaIndex_MASK \
	(0x1 << NPHY_Core1clipmdGainCodeA2056_clip1mdextLnaIndex_SHIFT)

/* Bits in NPHY_Core1clipmdGainCodeA2057 */
#define NPHY_Core1clipmdGainCodeA2057_clip1mdvgagainIndex_SHIFT	12
#define NPHY_Core1clipmdGainCodeA2057_clip1mdvgagainIndex_MASK \
	(0xf << NPHY_Core1clipmdGainCodeA2057_clip1mdvgagainIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeA2057_clip1mdmixergainIndex_SHIFT	5
#define NPHY_Core1clipmdGainCodeA2057_clip1mdmixergainIndex_MASK \
	(0xf << NPHY_Core1clipmdGainCodeA2057_clip1mdmixergainIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeA2057_clip1mdlna2Index_SHIFT	3
#define NPHY_Core1clipmdGainCodeA2057_clip1mdlna2Index_MASK \
	(0x3 << NPHY_Core1clipmdGainCodeA2057_clip1mdlna2Index_SHIFT)
#define NPHY_Core1clipmdGainCodeA2057_clip1mdLnaIndex_SHIFT	1
#define NPHY_Core1clipmdGainCodeA2057_clip1mdLnaIndex_MASK \
	(0x3 << NPHY_Core1clipmdGainCodeA2057_clip1mdLnaIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeA2057_clip1mdextLnaIndex_SHIFT	0
#define NPHY_Core1clipmdGainCodeA2057_clip1mdextLnaIndex_MASK \
	(0x1 << NPHY_Core1clipmdGainCodeA2057_clip1mdextLnaIndex_SHIFT)

/* Bits in NPHY_REV3_Core1lpfQHpFBw */
#define NPHY_REV3_Core1lpfQHpFBw_lpfqOvr_SHIFT	8
#define NPHY_REV3_Core1lpfQHpFBw_lpfqOvr_MASK	(0xff << NPHY_REV3_Core1lpfQHpFBw_lpfqOvr_SHIFT)
#define NPHY_REV3_Core1lpfQHpFBw_hpfbWval_SHIFT	0
#define NPHY_REV3_Core1lpfQHpFBw_hpfbWval_MASK	(0xff << NPHY_REV3_Core1lpfQHpFBw_hpfbWval_SHIFT)

/* Bits in NPHY_Core[12]clipwbThreshold */
#define NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT 0
#define NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK \
		(0x3f << NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
#define NPHY_CoreclipwbThreshold_clip2wbThreshold_SHIFT 6
#define NPHY_CoreclipwbThreshold_clip2wbThreshold_MASK \
		(0x3f << NPHY_CoreclipwbThreshold_clip2wbThreshold_SHIFT)

/* Bits in NPHY_Core1w1Threshold */
#define NPHY_Core1w1Threshold_w1Threshold_SHIFT	0
#define NPHY_Core1w1Threshold_w1Threshold_MASK	(0x3f << NPHY_Core1w1Threshold_w1Threshold_SHIFT)
#define NPHY_Core1w1Threshold_w2ClipTh_SHIFT	6
#define NPHY_Core1w1Threshold_w2ClipTh_MASK	(0x3f << NPHY_Core1w1Threshold_w2ClipTh_SHIFT)

/* Bits in NPHY_Core1edThreshold */
#define NPHY_Core1edThreshold_edThreshold_SHIFT	0
#define NPHY_Core1edThreshold_edThreshold_MASK	(0xffff << NPHY_Core1edThreshold_edThreshold_SHIFT)

/* Bits in NPHY_Core1smallsigThreshold */
#define NPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT	0
#define NPHY_Core1smallsigThreshold_smallsigThreshold_MASK \
	(0xffff << NPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT)

/* Bits in NPHY_Core1nbClipThreshold */
#define NPHY_Core1nbClipThreshold_nbClipThreshold_SHIFT	0
#define NPHY_Core1nbClipThreshold_nbClipThreshold_MASK \
	(0xffff << NPHY_Core1nbClipThreshold_nbClipThreshold_SHIFT)

/* Bits in NPHY_Core1Clip1Threshold */
#define NPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT	0
#define NPHY_Core1Clip1Threshold_Clip1Threshold_MASK \
	(0xffff << NPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT)

/* Bits in NPHY_Core1Clip2Threshold */
#define NPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT	0
#define NPHY_Core1Clip2Threshold_Clip2Threshold_MASK \
	(0xffff << NPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT)

/* Bits in NPHY_Core2DesiredPower */
#define NPHY_Core2DesiredPower_normDesiredPower_SHIFT	0
#define NPHY_Core2DesiredPower_normDesiredPower_MASK \
	(0xffff << NPHY_Core2DesiredPower_normDesiredPower_SHIFT)

/* Bits in NPHY_Core2cckDesiredPower */
#define NPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT	0
#define NPHY_Core2cckDesiredPower_ccknormDesiredPower_MASK \
	(0xffff << NPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT)

/* Bits in NPHY_Core2barelyClipBackoff */
#define NPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT	0
#define NPHY_Core2barelyClipBackoff_barelyclipThreshold_MASK \
	(0xffff << NPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT)

/* Bits in NPHY_Core2cckbarelyClipBackoff */
#define NPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT	0
#define NPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_MASK \
	(0xffff << NPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT)

/* Bits in NPHY_Core1clipmdGainCodeB2056 */
#define NPHY_Core1clipmdGainCodeB2056_clip1mdTrTxIndex_SHIFT	3
#define NPHY_Core1clipmdGainCodeB2056_clip1mdTrTxIndex_MASK \
	(0x1 << NPHY_Core1clipmdGainCodeB2056_clip1mdTrTxIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeB2056_clip1mdTrRxIndex_SHIFT	2
#define NPHY_Core1clipmdGainCodeB2056_clip1mdTrRxIndex_MASK \
	(0x1 << NPHY_Core1clipmdGainCodeB2056_clip1mdTrRxIndex_SHIFT)
#define NPHY_Core1clipmdGainCodeB2056_clip1mdbuffergainIndex_SHIFT	0
#define NPHY_Core1clipmdGainCodeB2056_clip1mdbuffergainIndex_MASK \
	(0x3 << NPHY_Core1clipmdGainCodeB2056_clip1mdbuffergainIndex_SHIFT)

/* Bits in NPHY_Core1cliploGainCodeA2056 */
#define NPHY_Core1cliploGainCodeA2056_clip1lovgagainIndex_SHIFT	12
#define NPHY_Core1cliploGainCodeA2056_clip1lovgagainIndex_MASK \
	(0xf << NPHY_Core1cliploGainCodeA2056_clip1lovgagainIndex_SHIFT)
#define NPHY_Core1cliploGainCodeA2056_clip1lolpfgainIndex_SHIFT	9
#define NPHY_Core1cliploGainCodeA2056_clip1lolpfgainIndex_MASK \
	(0x7 << NPHY_Core1cliploGainCodeA2056_clip1lolpfgainIndex_SHIFT)
#define NPHY_Core1cliploGainCodeA2056_clip1lomixergainIndex_SHIFT	5
#define NPHY_Core1cliploGainCodeA2056_clip1lomixergainIndex_MASK \
	(0xf << NPHY_Core1cliploGainCodeA2056_clip1lomixergainIndex_SHIFT)
#define NPHY_Core1cliploGainCodeA2056_clip1lolna2Index_SHIFT	3
#define NPHY_Core1cliploGainCodeA2056_clip1lolna2Index_MASK \
	(0x3 << NPHY_Core1cliploGainCodeA2056_clip1lolna2Index_SHIFT)
#define NPHY_Core1cliploGainCodeA2056_clip1loLnaIndex_SHIFT	1
#define NPHY_Core1cliploGainCodeA2056_clip1loLnaIndex_MASK \
	(0x3 << NPHY_Core1cliploGainCodeA2056_clip1loLnaIndex_SHIFT)
#define NPHY_Core1cliploGainCodeA2056_clip1loextLnaIndex_SHIFT	0
#define NPHY_Core1cliploGainCodeA2056_clip1loextLnaIndex_MASK \
	(0x1 << NPHY_Core1cliploGainCodeA2056_clip1loextLnaIndex_SHIFT)

/* Bits in NPHY_Core1cliploGainCodeB2056 */
#define NPHY_Core1cliploGainCodeB2056_clip1loTrTxIndex_SHIFT	3
#define NPHY_Core1cliploGainCodeB2056_clip1loTrTxIndex_MASK \
	(0x1 << NPHY_Core1cliploGainCodeB2056_clip1loTrTxIndex_SHIFT)
#define NPHY_Core1cliploGainCodeB2056_clip1loTrRxIndex_SHIFT	2
#define NPHY_Core1cliploGainCodeB2056_clip1loTrRxIndex_MASK \
	(0x1 << NPHY_Core1cliploGainCodeB2056_clip1loTrRxIndex_SHIFT)
#define NPHY_Core1cliploGainCodeB2056_clip1lobuffergainIndex_SHIFT	0
#define NPHY_Core1cliploGainCodeB2056_clip1lobuffergainIndex_MASK \
	(0x3 << NPHY_Core1cliploGainCodeB2056_clip1lobuffergainIndex_SHIFT)

/* Bits in NPHY_Core1clip2GainCodeA2056 */
#define NPHY_Core1clip2GainCodeA2056_clip2vgagainIndex_SHIFT	12
#define NPHY_Core1clip2GainCodeA2056_clip2vgagainIndex_MASK \
	(0xf << NPHY_Core1clip2GainCodeA2056_clip2vgagainIndex_SHIFT)
#define NPHY_Core1clip2GainCodeA2056_clip2lpfgainIndex_SHIFT	9
#define NPHY_Core1clip2GainCodeA2056_clip2lpfgainIndex_MASK \
	(0x7 << NPHY_Core1clip2GainCodeA2056_clip2lpfgainIndex_SHIFT)
#define NPHY_Core1clip2GainCodeA2056_clip2mixergainIndex_SHIFT	5
#define NPHY_Core1clip2GainCodeA2056_clip2mixergainIndex_MASK \
	(0xf << NPHY_Core1clip2GainCodeA2056_clip2mixergainIndex_SHIFT)
#define NPHY_Core1clip2GainCodeA2056_clip2lna2Index_SHIFT	3
#define NPHY_Core1clip2GainCodeA2056_clip2lna2Index_MASK \
	(0x3 << NPHY_Core1clip2GainCodeA2056_clip2lna2Index_SHIFT)
#define NPHY_Core1clip2GainCodeA2056_clip2LnaIndex_SHIFT	1
#define NPHY_Core1clip2GainCodeA2056_clip2LnaIndex_MASK \
	(0x3 << NPHY_Core1clip2GainCodeA2056_clip2LnaIndex_SHIFT)
#define NPHY_Core1clip2GainCodeA2056_cllip2extLnaIndex_SHIFT	0
#define NPHY_Core1clip2GainCodeA2056_cllip2extLnaIndex_MASK \
	(0x1 << NPHY_Core1clip2GainCodeA2056_cllip2extLnaIndex_SHIFT)

/* Bits in NPHY_Core1clip2GainCodeB2056 */
#define NPHY_Core1clip2GainCodeB2056_clip2TRTxIndex_SHIFT	3
#define NPHY_Core1clip2GainCodeB2056_clip2TRTxIndex_MASK \
	(0x1 << NPHY_Core1clip2GainCodeB2056_clip2TRTxIndex_SHIFT)
#define NPHY_Core1clip2GainCodeB2056_clip2TRRxIndex_SHIFT	2
#define NPHY_Core1clip2GainCodeB2056_clip2TRRxIndex_MASK \
	(0x1 << NPHY_Core1clip2GainCodeB2056_clip2TRRxIndex_SHIFT)
#define NPHY_Core1clip2GainCodeB2056_clip2buffergainIndex_SHIFT	0
#define NPHY_Core1clip2GainCodeB2056_clip2buffergainIndex_MASK \
	(0x3 << NPHY_Core1clip2GainCodeB2056_clip2buffergainIndex_SHIFT)

/* Bits in NPHY_Core2FilterGain */
#define NPHY_Core2FilterGain_bfiGainValue_SHIFT	12
#define NPHY_Core2FilterGain_bfiGainValue_MASK	(0xf << NPHY_Core2FilterGain_bfiGainValue_SHIFT)
#define NPHY_Core2FilterGain_bfoGainValue_SHIFT	8
#define NPHY_Core2FilterGain_bfoGainValue_MASK	(0xf << NPHY_Core2FilterGain_bfoGainValue_SHIFT)
#define NPHY_Core2FilterGain_lpfGainValue_SHIFT	4
#define NPHY_Core2FilterGain_lpfGainValue_MASK	(0xf << NPHY_Core2FilterGain_lpfGainValue_SHIFT)
#define NPHY_Core2FilterGain_mixerGainValue_SHIFT	0
#define NPHY_Core2FilterGain_mixerGainValue_MASK \
	(0xf << NPHY_Core2FilterGain_mixerGainValue_SHIFT)

/* Bits in NPHY_REV3_Core2lpfQHpFBw */
#define NPHY_REV3_Core2lpfQHpFBw_lpfqOvr_SHIFT	8
#define NPHY_REV3_Core2lpfQHpFBw_lpfqOvr_MASK	(0xff << NPHY_REV3_Core2lpfQHpFBw_lpfqOvr_SHIFT)
#define NPHY_REV3_Core2lpfQHpFBw_hpfbWval_SHIFT	0
#define NPHY_REV3_Core2lpfQHpFBw_hpfbWval_MASK	(0xff << NPHY_REV3_Core2lpfQHpFBw_hpfbWval_SHIFT)

/* Bits in NPHY_Core2w1Threshold */
#define NPHY_Core2w1Threshold_w1Threshold_SHIFT	0
#define NPHY_Core2w1Threshold_w1Threshold_MASK	(0x3f << NPHY_Core2w1Threshold_w1Threshold_SHIFT)
#define NPHY_Core2w1Threshold_w2ClipTh_SHIFT	6
#define NPHY_Core2w1Threshold_w2ClipTh_MASK	(0x3f << NPHY_Core2w1Threshold_w2ClipTh_SHIFT)

/* Bits in NPHY_Core2edThreshold */
#define NPHY_Core2edThreshold_edThreshold_SHIFT	0
#define NPHY_Core2edThreshold_edThreshold_MASK	(0xffff << NPHY_Core2edThreshold_edThreshold_SHIFT)

/* Bits in NPHY_Core2smallsigThreshold */
#define NPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT	0
#define NPHY_Core2smallsigThreshold_smallsigThreshold_MASK \
	(0xffff << NPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT)

/* Bits in NPHY_Core2nbClipThreshold */
#define NPHY_Core2nbClipThreshold_nbClipThreshold_SHIFT	0
#define NPHY_Core2nbClipThreshold_nbClipThreshold_MASK \
	(0xffff << NPHY_Core2nbClipThreshold_nbClipThreshold_SHIFT)

/* Bits in NPHY_Core2Clip1Threshold */
#define NPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT	0
#define NPHY_Core2Clip1Threshold_Clip1Threshold_MASK \
	(0xffff << NPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT)

/* Bits in NPHY_Core2Clip2Threshold */
#define NPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT	0
#define NPHY_Core2Clip2Threshold_Clip2Threshold_MASK \
	(0xffff << NPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT)

/* Bits in NPHY_crsThreshold1 */
#define NPHY_crsThreshold1_autoThresh_SHIFT	0
#define NPHY_crsThreshold1_autoThresh_MASK	(0xff << NPHY_crsThreshold1_autoThresh_SHIFT)
#define NPHY_crsThreshold1_autoThresh2_SHIFT	8
#define NPHY_crsThreshold1_autoThresh2_MASK	(0xff << NPHY_crsThreshold1_autoThresh2_SHIFT)

/* Bits in NPHY_crsThreshold2 */
#define NPHY_crsThreshold2_peakThresh_SHIFT	0
#define NPHY_crsThreshold2_peakThresh_MASK	(0xff << NPHY_crsThreshold2_peakThresh_SHIFT)
#define NPHY_crsThreshold2_peakDiffThresh_SHIFT	8
#define NPHY_crsThreshold2_peakDiffThresh_MASK	(0xff << NPHY_crsThreshold2_peakDiffThresh_SHIFT)

/* Bits in NPHY_crsThreshold3 */
#define NPHY_crsThreshold3_peakValThresh_SHIFT	8
#define NPHY_crsThreshold3_peakValThresh_MASK	(0xff << NPHY_crsThreshold3_peakValThresh_SHIFT)

/* Bits in NPHY_crsControl */
#define NPHY_crsControl_muxSelect_SHIFT	0
#define NPHY_crsControl_muxSelect_MASK	(0x3 << NPHY_crsControl_muxSelect_SHIFT)
#define NPHY_crsControl_autoEnable_SHIFT	2
#define NPHY_crsControl_autoEnable_MASK	(0x1 << NPHY_crsControl_autoEnable_SHIFT)
#define NPHY_crsControl_mfEnable_SHIFT	3
#define NPHY_crsControl_mfEnable_MASK	(0x1 << NPHY_crsControl_mfEnable_SHIFT)
#define NPHY_crsControl_totEnable_SHIFT	4
#define NPHY_crsControl_totEnable_MASK	(0x1 << NPHY_crsControl_totEnable_SHIFT)

/* Bits in NPHY_DcFiltAddress */
#define NPHY_DcFiltAddress_dcCoef0_SHIFT	0
#define NPHY_DcFiltAddress_dcCoef0_MASK	(0x1f << NPHY_DcFiltAddress_dcCoef0_SHIFT)
#define NPHY_DcFiltAddress_dcBypass_SHIFT	8
#define NPHY_DcFiltAddress_dcBypass_MASK	(0x1 << NPHY_DcFiltAddress_dcBypass_SHIFT)

/* Bits in NPHY_RxFilt20Num00 */
#define NPHY_RxFilt20Num00_RxFilt20Num00_SHIFT	0
#define NPHY_RxFilt20Num00_RxFilt20Num00_MASK	(0x7ff << NPHY_RxFilt20Num00_RxFilt20Num00_SHIFT)

/* Bits in NPHY_RxFilt20Num01 */
#define NPHY_RxFilt20Num01_RxFilt20Num01_SHIFT	0
#define NPHY_RxFilt20Num01_RxFilt20Num01_MASK	(0x7ff << NPHY_RxFilt20Num01_RxFilt20Num01_SHIFT)

/* Bits in NPHY_RxFilt20Num02 */
#define NPHY_RxFilt20Num02_RxFilt20Num02_SHIFT	0
#define NPHY_RxFilt20Num02_RxFilt20Num02_MASK	(0x7ff << NPHY_RxFilt20Num02_RxFilt20Num02_SHIFT)

/* Bits in NPHY_RxFilt20Den00 */
#define NPHY_RxFilt20Den00_RxFilt20Den00_SHIFT	0
#define NPHY_RxFilt20Den00_RxFilt20Den00_MASK	(0x7ff << NPHY_RxFilt20Den00_RxFilt20Den00_SHIFT)

/* Bits in NPHY_RxFilt20Den01 */
#define NPHY_RxFilt20Den01_RxFilt20Den01_SHIFT	0
#define NPHY_RxFilt20Den01_RxFilt20Den01_MASK	(0x7ff << NPHY_RxFilt20Den01_RxFilt20Den01_SHIFT)

/* Bits in NPHY_RxFilt20Num10 */
#define NPHY_RxFilt20Num10_RxFilt20Num10_SHIFT	0
#define NPHY_RxFilt20Num10_RxFilt20Num10_MASK	(0x7ff << NPHY_RxFilt20Num10_RxFilt20Num10_SHIFT)

/* Bits in NPHY_RxFilt20Num11 */
#define NPHY_RxFilt20Num11_RxFilt20Num11_SHIFT	0
#define NPHY_RxFilt20Num11_RxFilt20Num11_MASK	(0x7ff << NPHY_RxFilt20Num11_RxFilt20Num11_SHIFT)

/* Bits in NPHY_RxFilt20Num12 */
#define NPHY_RxFilt20Num12_RxFilt20Num12_SHIFT	0
#define NPHY_RxFilt20Num12_RxFilt20Num12_MASK	(0x7ff << NPHY_RxFilt20Num12_RxFilt20Num12_SHIFT)

/* Bits in NPHY_RxFilt20Den10 */
#define NPHY_RxFilt20Den10_RxFilt20Den10_SHIFT	0
#define NPHY_RxFilt20Den10_RxFilt20Den10_MASK	(0x7ff << NPHY_RxFilt20Den10_RxFilt20Den10_SHIFT)

/* Bits in NPHY_RxFilt20Den11 */
#define NPHY_RxFilt20Den11_RxFilt20Den11_SHIFT	0
#define NPHY_RxFilt20Den11_RxFilt20Den11_MASK	(0x7ff << NPHY_RxFilt20Den11_RxFilt20Den11_SHIFT)

/* Bits in NPHY_RxFilt40Num00 */
#define NPHY_RxFilt40Num00_RxFilt40Num00_SHIFT	0
#define NPHY_RxFilt40Num00_RxFilt40Num00_MASK	(0x7ff << NPHY_RxFilt40Num00_RxFilt40Num00_SHIFT)

/* Bits in NPHY_RxFilt40Num01 */
#define NPHY_RxFilt40Num01_RxFilt40Num01_SHIFT	0
#define NPHY_RxFilt40Num01_RxFilt40Num01_MASK	(0x7ff << NPHY_RxFilt40Num01_RxFilt40Num01_SHIFT)

/* Bits in NPHY_RxFilt40Num02 */
#define NPHY_RxFilt40Num02_RxFilt40Num02_SHIFT	0
#define NPHY_RxFilt40Num02_RxFilt40Num02_MASK	(0x7ff << NPHY_RxFilt40Num02_RxFilt40Num02_SHIFT)

/* Bits in NPHY_RxFilt40Den00 */
#define NPHY_RxFilt40Den00_RxFilt40Den00_SHIFT	0
#define NPHY_RxFilt40Den00_RxFilt40Den00_MASK	(0x7ff << NPHY_RxFilt40Den00_RxFilt40Den00_SHIFT)

/* Bits in NPHY_RxFilt40Den01 */
#define NPHY_RxFilt40Den01_RxFilt40Den01_SHIFT	0
#define NPHY_RxFilt40Den01_RxFilt40Den01_MASK	(0x7ff << NPHY_RxFilt40Den01_RxFilt40Den01_SHIFT)

/* Bits in NPHY_RxFilt40Num10 */
#define NPHY_RxFilt40Num10_RxFilt40Num10_SHIFT	0
#define NPHY_RxFilt40Num10_RxFilt40Num10_MASK	(0x7ff << NPHY_RxFilt40Num10_RxFilt40Num10_SHIFT)

/* Bits in NPHY_RxFilt40Num11 */
#define NPHY_RxFilt40Num11_RxFilt40Num11_SHIFT	0
#define NPHY_RxFilt40Num11_RxFilt40Num11_MASK	(0x7ff << NPHY_RxFilt40Num11_RxFilt40Num11_SHIFT)

/* Bits in NPHY_RxFilt40Num12 */
#define NPHY_RxFilt40Num12_RxFilt40Num12_SHIFT	0
#define NPHY_RxFilt40Num12_RxFilt40Num12_MASK	(0x7ff << NPHY_RxFilt40Num12_RxFilt40Num12_SHIFT)

/* Bits in NPHY_RxFilt40Den10 */
#define NPHY_RxFilt40Den10_RxFilt40Den10_SHIFT	0
#define NPHY_RxFilt40Den10_RxFilt40Den10_MASK	(0x7ff << NPHY_RxFilt40Den10_RxFilt40Den10_SHIFT)

/* Bits in NPHY_RxFilt40Den11 */
#define NPHY_RxFilt40Den11_RxFilt40Den11_SHIFT	0
#define NPHY_RxFilt40Den11_RxFilt40Den11_MASK	(0x7ff << NPHY_RxFilt40Den11_RxFilt40Den11_SHIFT)

/* Bits in NPHY_pktprocResetLen */
#define NPHY_pktprocResetLen_resetLen_SHIFT	0
#define NPHY_pktprocResetLen_resetLen_MASK	(0xffff << NPHY_pktprocResetLen_resetLen_SHIFT)

/* Bits in NPHY_initcarrierDetLen */
#define NPHY_initcarrierDetLen_initcarrierDetLen_SHIFT	0
#define NPHY_initcarrierDetLen_initcarrierDetLen_MASK \
	(0xffff << NPHY_initcarrierDetLen_initcarrierDetLen_SHIFT)

/* Bits in NPHY_clip1carrierDetLen */
#define NPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT	0
#define NPHY_clip1carrierDetLen_clip1carrierDetLen_MASK \
	(0xffff << NPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT)

/* Bits in NPHY_clip2carrierDetLen */
#define NPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT	0
#define NPHY_clip2carrierDetLen_clip2carrierDetLen_MASK \
	(0xffff << NPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT)

/* Bits in NPHY_initgainSettleLen */
#define NPHY_initgainSettleLen_initgainsettleLen_SHIFT	0
#define NPHY_initgainSettleLen_initgainsettleLen_MASK \
	(0xffff << NPHY_initgainSettleLen_initgainsettleLen_SHIFT)

/* Bits in NPHY_clip1gainSettleLen */
#define NPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT	0
#define NPHY_clip1gainSettleLen_clip1gainsettleLen_MASK \
	(0xffff << NPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT)

/* Bits in NPHY_clip2gainSettleLen */
#define NPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT	0
#define NPHY_clip2gainSettleLen_clip2gainsettleLen_MASK \
	(0xffff << NPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT)

/* Bits in NPHY_pktgainSettleLen */
#define NPHY_pktgainSettleLen_pktgainsettleLen_SHIFT	0
#define NPHY_pktgainSettleLen_pktgainsettleLen_MASK \
	(0xffff << NPHY_pktgainSettleLen_pktgainsettleLen_SHIFT)

/* Bits in NPHY_carriersearchtimeoutLen */
#define NPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT	0
#define NPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_MASK \
	(0xffff << NPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT)

/* Bits in NPHY_timingsearchtimeoutLen */
#define NPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT	0
#define NPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_MASK \
	(0xffff << NPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT)

/* Bits in NPHY_energydroptimeoutLen */
#define NPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT	0
#define NPHY_energydroptimeoutLen_energydroptimeoutLen_MASK \
	(0xffff << NPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT)

/* Bits in NPHY_clip1nbdwellLen */
#define NPHY_clip1nbdwellLen_clip1nbdwellLen_SHIFT	0
#define NPHY_clip1nbdwellLen_clip1nbdwellLen_MASK \
	(0xffff << NPHY_clip1nbdwellLen_clip1nbdwellLen_SHIFT)

/* Bits in NPHY_clip2nbdwellLen */
#define NPHY_clip2nbdwellLen_clip2nbdwellLen_SHIFT	0
#define NPHY_clip2nbdwellLen_clip2nbdwellLen_MASK \
	(0xffff << NPHY_clip2nbdwellLen_clip2nbdwellLen_SHIFT)

/* Bits in NPHY_w1clip1dwellLen */
#define NPHY_w1clip1dwellLen_w1clip1dwellLen_SHIFT	0
#define NPHY_w1clip1dwellLen_w1clip1dwellLen_MASK \
	(0xffff << NPHY_w1clip1dwellLen_w1clip1dwellLen_SHIFT)

/* Bits in NPHY_w1clip2dwellLen */
#define NPHY_w1clip2dwellLen_w1clip2dwellLen_SHIFT	0
#define NPHY_w1clip2dwellLen_w1clip2dwellLen_MASK \
	(0xffff << NPHY_w1clip2dwellLen_w1clip2dwellLen_SHIFT)

/* Bits in NPHY_w2clip1dwellLen */
#define NPHY_w2clip1dwellLen_w2clip1dwellLen_SHIFT	0
#define NPHY_w2clip1dwellLen_w2clip1dwellLen_MASK \
	(0xffff << NPHY_w2clip1dwellLen_w2clip1dwellLen_SHIFT)

/* Bits in NPHY_payloadcrsExtensionLen */
#define NPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT	0
#define NPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_MASK \
	(0xffff << NPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT)

/* Bits in NPHY_energyDropcrsExtensionLen */
#define NPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT	0
#define NPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_MASK \
	(0xffff << NPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT)

/* Bits in NPHY_TableAddress */
#define NPHY_TableAddress_Table_SHIFT	10
#define NPHY_TableAddress_Table_MASK	(0x3f << NPHY_TableAddress_Table_SHIFT)
#define NPHY_TableAddress_Offset_SHIFT	0
#define NPHY_TableAddress_Offset_MASK	(0x3ff << NPHY_TableAddress_Offset_SHIFT)

/* Bits in NPHY_TableDataLo */
#define NPHY_TableDataLo_TableDataLo_SHIFT	0
#define NPHY_TableDataLo_TableDataLo_MASK	(0xffff << NPHY_TableDataLo_TableDataLo_SHIFT)

/* Bits in NPHY_TableDataHi */
#define NPHY_TableDataHi_TableDataHi_SHIFT	0
#define NPHY_TableDataHi_TableDataHi_MASK	(0xffff << NPHY_TableDataHi_TableDataHi_SHIFT)

/* Bits in NPHY_WwiseLengthIndex */
#define NPHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT	8
#define NPHY_WwiseLengthIndex_WwiseLengthIndexHi_MASK \
	(0x3f << NPHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT)
#define NPHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT	0
#define NPHY_WwiseLengthIndex_WwiseLengthIndexLo_MASK \
	(0x3f << NPHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT)

/* Bits in NPHY_NsyncLengthIndex */
#define NPHY_NsyncLengthIndex_NsyncLengthIndexHi_SHIFT	8
#define NPHY_NsyncLengthIndex_NsyncLengthIndexHi_MASK \
	(0x3f << NPHY_NsyncLengthIndex_NsyncLengthIndexHi_SHIFT)
#define NPHY_NsyncLengthIndex_NsyncLengthIndexLo_SHIFT	0
#define NPHY_NsyncLengthIndex_NsyncLengthIndexLo_MASK \
	(0x3f << NPHY_NsyncLengthIndex_NsyncLengthIndexLo_SHIFT)

/* Bits in NPHY_TxMacIfHoldOff */
#define NPHY_TxMacIfHoldOff_holdoffval_SHIFT	0
#define NPHY_TxMacIfHoldOff_holdoffval_MASK	(0xff << NPHY_TxMacIfHoldOff_holdoffval_SHIFT)

/* Bits in NPHY_RfctrlCmd */
#define NPHY_RfctrlCmd_startseq_SHIFT	0
#define NPHY_RfctrlCmd_startseq_MASK	(0x1 << NPHY_RfctrlCmd_startseq_SHIFT)
#define NPHY_RfctrlCmd_RxOrTxn_SHIFT	2
#define NPHY_RfctrlCmd_RxOrTxn_MASK	(0x1 << NPHY_RfctrlCmd_RxOrTxn_SHIFT)
#define NPHY_RfctrlCmd_core_sel_SHIFT	3
#define NPHY_RfctrlCmd_core_sel_MASK	(0x7 << NPHY_RfctrlCmd_core_sel_SHIFT)
#define RFCC_POR_FORCE			0x0040
#define RFCC_OE_POR_FORCE		0x0080
#define NPHY_RfctrlCmd_rxen_SHIFT	8
#define NPHY_RfctrlCmd_rxen_MASK	(0x1 << NPHY_RfctrlCmd_rxen_SHIFT)
#define NPHY_RfctrlCmd_txen_SHIFT	9
#define NPHY_RfctrlCmd_txen_MASK	(0x1 << NPHY_RfctrlCmd_txen_SHIFT)
#define RFCC_CHIP0_PU			0x0400
#define NPHY_RfctrlCmd_seqen_core_SHIFT	12
#define NPHY_RfctrlCmd_seqen_core_MASK	(0xf << NPHY_RfctrlCmd_seqen_core_SHIFT)

/* Bits in NPHY_REV3_RfctrlCmd */
#define NPHY_REV3_RfctrlCmd_startseq0_SHIFT	0
#define NPHY_REV3_RfctrlCmd_startseq0_MASK	(0x1 << NPHY_REV3_RfctrlCmd_startseq0_SHIFT)
#define NPHY_REV3_RfctrlCmd_startseq1_SHIFT	1
#define NPHY_REV3_RfctrlCmd_startseq1_MASK	(0x1 << NPHY_REV3_RfctrlCmd_startseq1_SHIFT)
#define NPHY_REV3_RfctrlCmd_RxOrTxn_SHIFT	2
#define NPHY_REV3_RfctrlCmd_RxOrTxn_MASK	(0x1 << NPHY_REV3_RfctrlCmd_RxOrTxn_SHIFT)
#define NPHY_REV3_RfctrlCmd_core_sel_SHIFT	3
#define NPHY_REV3_RfctrlCmd_core_sel_MASK	(0x7 << NPHY_REV3_RfctrlCmd_core_sel_SHIFT)
#define NPHY_REV3_RfctrlCmd_cpl_reset_SHIFT	6
#define NPHY_REV3_RfctrlCmd_cpl_reset_MASK	(0x1 << NPHY_REV3_RfctrlCmd_cpl_reset_SHIFT)
#define NPHY_REV3_RfctrlCmd_por_force_SHIFT	7
#define NPHY_REV3_RfctrlCmd_por_force_MASK	(0x1 << NPHY_REV3_RfctrlCmd_por_force_SHIFT)
#define NPHY_REV3_RfctrlCmd_rxen_SHIFT	8
#define NPHY_REV3_RfctrlCmd_rxen_MASK	(0x1 << NPHY_REV3_RfctrlCmd_rxen_SHIFT)
#define NPHY_REV3_RfctrlCmd_txen_SHIFT	9
#define NPHY_REV3_RfctrlCmd_txen_MASK	(0x1 << NPHY_REV3_RfctrlCmd_txen_SHIFT)
#define NPHY_REV3_RfctrlCmd_chip_pu_SHIFT	10
#define NPHY_REV3_RfctrlCmd_chip_pu_MASK	(0x3 << NPHY_REV3_RfctrlCmd_chip_pu_SHIFT)

/* Bits in NPHY_RfctrlRSSIOTHERS[1,2] */
#define NPHY_RfctrlRSSIOTHERS_rx_pd_SHIFT 0
#define NPHY_RfctrlRSSIOTHERS_rx_pd_MASK (0x1 << NPHY_RfctrlRSSIOTHERS_rx_pd_SHIFT)
#define NPHY_RfctrlRSSIOTHERS_tx_pd_SHIFT 1
#define NPHY_RfctrlRSSIOTHERS_tx_pd_MASK (0x1 << NPHY_RfctrlRSSIOTHERS_tx_pd_SHIFT)
#define NPHY_RfctrlRSSIOTHERS_pa_pd_SHIFT 2
#define NPHY_RfctrlRSSIOTHERS_pa_pd_MASK (0x1 << NPHY_RfctrlRSSIOTHERS_pa_pd_SHIFT)
#define NPHY_RfctrlRSSIOTHERS_rssi_ctrl_SHIFT 4
#define NPHY_RfctrlRSSIOTHERS_rssi_ctrl_MASK (0x3 << NPHY_RfctrlRSSIOTHERS_rssi_ctrl_SHIFT)
#define NPHY_RfctrlRSSIOTHERS_lpf_bw_SHIFT 6
#define NPHY_RfctrlRSSIOTHERS_lpf_bw_MASK (0x3 << NPHY_RfctrlRSSIOTHERS_lpf_bw_SHIFT)
#define NPHY_RfctrlRSSIOTHERS_hpf_bw_hi_SHIFT 8
#define NPHY_RfctrlRSSIOTHERS_hpf_bw_hi_MASK (0x1 << NPHY_RfctrlRSSIOTHERS_hpf_bw_hi_SHIFT)
#define NPHY_RfctrlRSSIOTHERS_hiq_dis_core_SHIFT 9
#define NPHY_RfctrlRSSIOTHERS_hiq_dis_core_MASK (0x1 << NPHY_RfctrlRSSIOTHERS_hiq_dis_core_SHIFT)

/* Bits in NPHY_REV3_RfctrlRSSIOTHERS[1,2,3,4] */
#define NPHY_REV3_RfctrlRSSIOTHERS_rx_pu_SHIFT	0
#define NPHY_REV3_RfctrlRSSIOTHERS_rx_pu_MASK	(0x1 << NPHY_REV3_RfctrlRSSIOTHERS_rx_pu_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_tx_pu_SHIFT	1
#define NPHY_REV3_RfctrlRSSIOTHERS_tx_pu_MASK	(0x1 << NPHY_REV3_RfctrlRSSIOTHERS_tx_pu_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_intpa_pu_SHIFT	2
#define NPHY_REV3_RfctrlRSSIOTHERS_intpa_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlRSSIOTHERS_intpa_pu_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT	4
#define NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1a_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT	5
#define NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1g_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT	6
#define NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb2_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT	7
#define NPHY_REV3_RfctrlRSSIOTHERS_rssi_nb_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_SHIFT	8
#define NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_MASK \
	(0x7 << NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_hpf_bw_hi_SHIFT	11
#define NPHY_REV3_RfctrlRSSIOTHERS_hpf_bw_hi_MASK \
	(0x3 << NPHY_REV3_RfctrlRSSIOTHERS_hpf_bw_hi_SHIFT)
#define NPHY_REV3_RfctrlRSSIOTHERS_hiq_dis_core_SHIFT	13
#define NPHY_REV3_RfctrlRSSIOTHERS_hiq_dis_core_MASK \
	(0x7 << NPHY_REV3_RfctrlRSSIOTHERS_hiq_dis_core_SHIFT)

/* Bits in NPHY_REV7_RfctrlRSSIOTHERS[1,2]
 * First 8 bits are the same as those in NPHY_REV3_RfctrlRSSIOTHERS
 */
#define NPHY_REV7_RfctrlRSSIOTHERS_rx_pu_SHIFT	0
#define NPHY_REV7_RfctrlRSSIOTHERS_rx_pu_MASK \
        (0x1 << NPHY_REV7_RfctrlRSSIOTHERS_rx_pu_SHIFT)
#define NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_SHIFT	1
#define NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_MASK	(0x1 << NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_SHIFT)
#define NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_SHIFT	2
#define NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_MASK	(0x1 << NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_SHIFT)
#define NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT	4
#define NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_MASK	(0x1 << NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT)
#define NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT	5
#define NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_MASK	(0x1 << NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT)
#define NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT	6
#define NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_MASK	(0x1 << NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT)
#define NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT	7
#define NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_MASK	(0x1 << NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT)

/* Bits in NPHY_REV3_RfctrlRXGAIN[1,2,3,4] */
#define NPHY_REV3_RfctrlRXGAIN_rxgain_SHIFT	0
#define NPHY_REV3_RfctrlRXGAIN_rxgain_MASK	(0xffff << NPHY_REV3_RfctrlRXGAIN_rxgain_SHIFT)

/* Bits in NPHY_RfctrlRXGAIN[1,2,3,4] for REV7 */
/* really could reuse NPHY_REV3_RfctrlRXGAIN_rxgain_[SHIFT, MASK] above but maybe this is less confusing? */
#define NPHY_REV7_RfctrlRXGAIN_rxgain_SHIFT	0
#define NPHY_REV7_RfctrlRXGAIN_rxgain_MASK	(0xffff << NPHY_REV7_RfctrlRXGAIN_rxgain_SHIFT)

/* Bits in NPHY_Rfctrl_lpf_gain[0,1] */
/* New in REV7 */
#define NPHY_Rfctrl_lpf_gain_SHIFT 0
#define NPHY_Rfctrl_lpf_gain_MASK (0xff << NPHY_Rfctrl_lpf_gain_SHIFT)
#define NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_SHIFT	0
#define NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_MASK	(0xf << NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_SHIFT)
#define NPHY_Rfctrl_lpf_gain_lpf_gain_biq1_SHIFT	4
#define NPHY_Rfctrl_lpf_gain_lpf_gain_biq1_MASK	(0xf << NPHY_Rfctrl_lpf_gain_lpf_gain_biq1_SHIFT)

/* Bits in NPHY_REV7_RfctrlRXGAIN1 */
#define NPHY_REV7_RfctrlRXGAIN1_rxgain_lna1_SHIFT	0
#define NPHY_REV7_RfctrlRXGAIN1_rxgain_lna1_MASK	(0x3 << NPHY_REV7_RfctrlRXGAIN1_rxgain_lna1_SHIFT)
#define NPHY_REV7_RfctrlRXGAIN1_rxgain_lna2_SHIFT	2
#define NPHY_REV7_RfctrlRXGAIN1_rxgain_lna2_MASK	(0x3 << NPHY_REV7_RfctrlRXGAIN1_rxgain_lna2_SHIFT)
#define NPHY_REV7_RfctrlRXGAIN1_rxgain_mixtia_SHIFT	4
#define NPHY_REV7_RfctrlRXGAIN1_rxgain_mixtia_MASK	(0xf << NPHY_REV7_RfctrlRXGAIN1_rxgain_mixtia_SHIFT)
#define NPHY_REV7_RfctrlRXGAIN1_rxgain_dvga_SHIFT	8
#define NPHY_REV7_RfctrlRXGAIN1_rxgain_dvga_MASK	(0xf << NPHY_REV7_RfctrlRXGAIN1_rxgain_dvga_SHIFT)

/* Bits in NPHY_REV3_RfctrlTXGAIN[1,2,3,4] */
#define NPHY_REV3_RfctrlTXGAIN_txgain_SHIFT	0
#define NPHY_REV3_RfctrlTXGAIN_txgain_MASK	(0xffff << NPHY_REV3_RfctrlTXGAIN_txgain_SHIFT)

/* Bits in NPHY_RfctrlTXGAIN[1,2,3,4] */
/* Really could reuse NPHY_REV3_RfctrlTXGAIN_txgain_[SHIFT, MASK] for REV7 but maybe this is less confusing */
#define NPHY_REV7_RfctrlTXGAIN_txgain_SHIFT	0
#define NPHY_REV7_RfctrlTXGAIN_txgain_MASK	(0xffff << NPHY_REV7_RfctrlTXGAIN_txgain_SHIFT)

/* Bits in NPHY_Core1TxControl */
#define NPHY_Core1TxControl_loft_comp_en_SHIFT	4
#define NPHY_Core1TxControl_loft_comp_en_MASK	(0x1 << NPHY_Core1TxControl_loft_comp_en_SHIFT)
#define NPHY_Core1TxControl_iqSwapEnable_SHIFT	3
#define NPHY_Core1TxControl_iqSwapEnable_MASK	(0x1 << NPHY_Core1TxControl_iqSwapEnable_SHIFT)
#define NPHY_Core1TxControl_iqImbCompEnable_SHIFT	2
#define NPHY_Core1TxControl_iqImbCompEnable_MASK \
	(0x1 << NPHY_Core1TxControl_iqImbCompEnable_SHIFT)
#define NPHY_Core1TxControl_phaseRotate_SHIFT	1
#define NPHY_Core1TxControl_phaseRotate_MASK	(0x1 << NPHY_Core1TxControl_phaseRotate_SHIFT)
#define NPHY_Core1TxControl_BphyFrqBndSelect_SHIFT	0
#define NPHY_Core1TxControl_BphyFrqBndSelect_MASK \
	(0x1 << NPHY_Core1TxControl_BphyFrqBndSelect_SHIFT)

/* Bits in NPHY_Core2TxControl */
#define NPHY_Core2TxControl_loft_comp_en_SHIFT	4
#define NPHY_Core2TxControl_loft_comp_en_MASK	(0x1 << NPHY_Core2TxControl_loft_comp_en_SHIFT)
#define NPHY_Core2TxControl_iqSwapEnable_SHIFT	3
#define NPHY_Core2TxControl_iqSwapEnable_MASK	(0x1 << NPHY_Core2TxControl_iqSwapEnable_SHIFT)
#define NPHY_Core2TxControl_iqImbCompEnable_SHIFT	2
#define NPHY_Core2TxControl_iqImbCompEnable_MASK \
	(0x1 << NPHY_Core2TxControl_iqImbCompEnable_SHIFT)
#define NPHY_Core2TxControl_phaseRotate_SHIFT	1
#define NPHY_Core2TxControl_phaseRotate_MASK	(0x1 << NPHY_Core2TxControl_phaseRotate_SHIFT)
#define NPHY_Core2TxControl_BphyFrqBndSelect_SHIFT	0
#define NPHY_Core2TxControl_BphyFrqBndSelect_MASK \
	(0x1 << NPHY_Core2TxControl_BphyFrqBndSelect_SHIFT)

/* Bits in NPHY_ScramSigCtrl */
#define NPHY_ScramSigCtrl_initStateValue_SHIFT 0
#define NPHY_ScramSigCtrl_initStateValue_MASK (0x7f << NPHY_ScramSigCtrl_initStateValue_SHIFT)
#define NPHY_ScramSigCtrl_scramCtrlMode_SHIFT 7
#define NPHY_ScramSigCtrl_scramCtrlMode_MASK (0x1 << NPHY_ScramSigCtrl_scramCtrlMode_SHIFT)
#define NPHY_ScramSigCtrl_scramindexctlEn_SHIFT 8
#define NPHY_ScramSigCtrl_scramindexctlEn_MASK (0x1 << NPHY_ScramSigCtrl_scramindexctlEn_SHIFT)
#define NPHY_ScramSigCtrl_scramstartbit_SHIFT 9
#define NPHY_ScramSigCtrl_scramstartbit_MASK (0x7f << NPHY_ScramSigCtrl_scramstartbit_SHIFT)

/* Bits in NPHY_REV3_RfctrlIntc[1,2,3,4] */
#define NPHY_REV3_RfctrlIntc_ext_lna_5g_pu_SHIFT	0
#define NPHY_REV3_RfctrlIntc_ext_lna_5g_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlIntc_ext_lna_5g_pu_SHIFT)
#define NPHY_REV3_RfctrlIntc_ext_lna_5g_gain_SHIFT	1
#define NPHY_REV3_RfctrlIntc_ext_lna_5g_gain_MASK \
	(0x1 << NPHY_REV3_RfctrlIntc_ext_lna_5g_gain_SHIFT)
#define NPHY_REV3_RfctrlIntc_ext_lna_2g_pu_SHIFT	2
#define NPHY_REV3_RfctrlIntc_ext_lna_2g_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlIntc_ext_lna_2g_pu_SHIFT)
#define NPHY_REV3_RfctrlIntc_ext_lna_2g_gain_SHIFT	3
#define NPHY_REV3_RfctrlIntc_ext_lna_2g_gain_MASK \
	(0x1 << NPHY_REV3_RfctrlIntc_ext_lna_2g_gain_SHIFT)
#define NPHY_REV3_RfctrlIntc_ext_2g_papu_SHIFT	4
#define NPHY_REV3_RfctrlIntc_ext_2g_papu_MASK	(0x1 << NPHY_REV3_RfctrlIntc_ext_2g_papu_SHIFT)
#define NPHY_REV3_RfctrlIntc_ext_5g_papu_SHIFT	5
#define NPHY_REV3_RfctrlIntc_ext_5g_papu_MASK	(0x1 << NPHY_REV3_RfctrlIntc_ext_5g_papu_SHIFT)
#define NPHY_REV3_RfctrlIntc_tr_sw0_tx_pu_SHIFT	6
#define NPHY_REV3_RfctrlIntc_tr_sw0_tx_pu_MASK	(0x1 << NPHY_REV3_RfctrlIntc_tr_sw0_tx_pu_SHIFT)
#define NPHY_REV3_RfctrlIntc_tr_sw0_rx_pu_SHIFT	7
#define NPHY_REV3_RfctrlIntc_tr_sw0_rx_pu_MASK	(0x1 << NPHY_REV3_RfctrlIntc_tr_sw0_rx_pu_SHIFT)
#define NPHY_REV3_RfctrlIntc_tr_sw1_tx_pu_SHIFT	8
#define NPHY_REV3_RfctrlIntc_tr_sw1_tx_pu_MASK	(0x1 << NPHY_REV3_RfctrlIntc_tr_sw1_tx_pu_SHIFT)
#define NPHY_REV3_RfctrlIntc_tr_sw1_rx_pu_SHIFT	9
#define NPHY_REV3_RfctrlIntc_tr_sw1_rx_pu_MASK	(0x1 << NPHY_REV3_RfctrlIntc_tr_sw1_rx_pu_SHIFT)
#define NPHY_REV3_RfctrlIntc_override_SHIFT	10
#define NPHY_REV3_RfctrlIntc_override_MASK	(0x1 << NPHY_REV3_RfctrlIntc_override_SHIFT)

/* Bits in NPHY_RfctrlIntc[1,2] for REV7 */
/* Fields of reg RfctrlIntc[1,2] redefined for 2057
 * There's no single "override" bit but individual "override_[tr_sw,ext_lna,ext_pa]" bits
 */
/* Bits in NPHY_RfctrlIntc[1,2] */
#define NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_SHIFT	0
#define NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_MASK	(0x1 << NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_SHIFT)
#define NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_SHIFT	1
#define NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_MASK	(0x1 << NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_SHIFT)
#define NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_SHIFT	2
#define NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_MASK	(0x1 << NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_SHIFT)
#define NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_SHIFT	3
#define NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_MASK	(0x1 << NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_SHIFT)
#define NPHY_REV7_RfctrlIntc_ext_2g_papu_SHIFT	4
#define NPHY_REV7_RfctrlIntc_ext_2g_papu_MASK	(0x1 << NPHY_REV7_RfctrlIntc_ext_2g_papu_SHIFT)
#define NPHY_REV7_RfctrlIntc_ext_5g_papu_SHIFT	5
#define NPHY_REV7_RfctrlIntc_ext_5g_papu_MASK	(0x1 << NPHY_REV7_RfctrlIntc_ext_5g_papu_SHIFT)
#define NPHY_REV7_RfctrlIntc_tr_sw_tx_pu_SHIFT	6
#define NPHY_REV7_RfctrlIntc_tr_sw_tx_pu_MASK	(0x1 << NPHY_REV7_RfctrlIntc_tr_sw_tx_pu_SHIFT)
#define NPHY_REV7_RfctrlIntc_tr_sw_rx_pu_SHIFT	7
#define NPHY_REV7_RfctrlIntc_tr_sw_rx_pu_MASK	(0x1 << NPHY_REV7_RfctrlIntc_tr_sw_rx_pu_SHIFT)
#define NPHY_REV7_RfctrlIntc_override_tr_sw_SHIFT	10
#define NPHY_REV7_RfctrlIntc_override_tr_sw_MASK	(0x1 << NPHY_REV7_RfctrlIntc_override_tr_sw_SHIFT)
#define NPHY_REV7_RfctrlIntc_override_ext_lna_SHIFT	11
#define NPHY_REV7_RfctrlIntc_override_ext_lna_MASK	(0x1 << NPHY_REV7_RfctrlIntc_override_ext_lna_SHIFT)
#define NPHY_REV7_RfctrlIntc_override_ext_pa_SHIFT	12
#define NPHY_REV7_RfctrlIntc_override_ext_pa_MASK	(0x1 << NPHY_REV7_RfctrlIntc_override_ext_pa_SHIFT)

#define NPHY_RfctrlIntc_override_OFF			0
#define NPHY_RfctrlIntc_override_TRSW			1
#define NPHY_RfctrlIntc_override_PA				2
#define NPHY_RfctrlIntc_override_EXT_LNA_PU		3
#define NPHY_RfctrlIntc_override_EXT_LNA_GAIN	4

/* Bits in NPHY_AntSelConfig2057 */
#define NPHY_AntSelConfig2057_AntCfg_Override_SHIFT	14
#define NPHY_AntSelConfig2057_AntCfg_Override_MASK	(0x3 << NPHY_AntSelConfig2057_AntCfg_Override_SHIFT)
#define NPHY_AntSelConfig2057_AntCfg_OverrideEn_SHIFT	13
#define NPHY_AntSelConfig2057_AntCfg_OverrideEn_MASK	(0x1 << NPHY_AntSelConfig2057_AntCfg_OverrideEn_SHIFT)
#define NPHY_AntSelConfig2057_bphy_core_div_SHIFT	12
#define NPHY_AntSelConfig2057_bphy_core_div_MASK	(0x1 << NPHY_AntSelConfig2057_bphy_core_div_SHIFT)
#define NPHY_AntSelConfig2057_board_switch_div1_SHIFT	11
#define NPHY_AntSelConfig2057_board_switch_div1_MASK	(0x1 << NPHY_AntSelConfig2057_board_switch_div1_SHIFT)
#define NPHY_AntSelConfig2057_board_switch_div0_SHIFT	10
#define NPHY_AntSelConfig2057_board_switch_div0_MASK	(0x1 << NPHY_AntSelConfig2057_board_switch_div0_SHIFT)
#define NPHY_AntSelConfig2057_CoreStartAntPos1_SHIFT	9
#define NPHY_AntSelConfig2057_CoreStartAntPos1_MASK	(0x1 << NPHY_AntSelConfig2057_CoreStartAntPos1_SHIFT)
#define NPHY_AntSelConfig2057_CoreStartAntPos0_SHIFT	8
#define NPHY_AntSelConfig2057_CoreStartAntPos0_MASK	(0x1 << NPHY_AntSelConfig2057_CoreStartAntPos0_SHIFT)
#define NPHY_AntSelConfig2057_SamplePlay_TxAntConfig_SHIFT	6
#define NPHY_AntSelConfig2057_SamplePlay_TxAntConfig_MASK	(0x3 << NPHY_AntSelConfig2057_SamplePlay_TxAntConfig_SHIFT)
#define NPHY_AntSelConfig2057_TxAntSel_SrcSelect_SHIFT	5
#define NPHY_AntSelConfig2057_TxAntSel_SrcSelect_MASK	(0x1 << NPHY_AntSelConfig2057_TxAntSel_SrcSelect_SHIFT)
#define NPHY_AntSelConfig2057_MAC_RxAntConfig_SHIFT	2
#define NPHY_AntSelConfig2057_MAC_RxAntConfig_MASK	(0x3 << NPHY_AntSelConfig2057_MAC_RxAntConfig_SHIFT)
#define NPHY_AntSelConfig2057_RxAntSel_SrcSelect_SHIFT	1
#define NPHY_AntSelConfig2057_RxAntSel_SrcSelect_MASK	(0x1 << NPHY_AntSelConfig2057_RxAntSel_SrcSelect_SHIFT)
#define NPHY_AntSelConfig2057_Trigger_SHIFT	0
#define NPHY_AntSelConfig2057_Trigger_MASK	(0x1 << NPHY_AntSelConfig2057_Trigger_SHIFT)

/* Bits in NPHY_AntennaDivBackOffGain */
#define NPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT 8
#define NPHY_AntennaDivBackOffGain_MinDivSearchGain_MASK ((uint16)0xFF << NPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT)
#define NPHY_AntennaDivBackOffGain_BackoffGain_SHIFT 0
#define NPHY_AntennaDivBackOffGain_BackoffGain_MASK ((uint16)0xFF << NPHY_AntennaDivBackOffGain_BackoffGain_SHIFT)

/* Bits in NPHY_AntennaDivMinGain */
#define NPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT 8
#define NPHY_AntennaDivMinGain_cckMinDivSearchGain_MASK ((uint16)0xFF << NPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT)
#define NPHY_AntennaDivMinGain_cckBackoffGain_SHIFT 0
#define NPHY_AntennaDivMinGain_cckBackoffGain_MASK ((uint16)0xFF << NPHY_AntennaDivMinGain_cckBackoffGain_SHIFT)

/* Bits in NPHY_NumDatatoneswwise */
#define NPHY_NumDatatoneswwise_datatoneswwise20_SHIFT	0
#define NPHY_NumDatatoneswwise_datatoneswwise20_MASK \
	(0xff << NPHY_NumDatatoneswwise_datatoneswwise20_SHIFT)
#define NPHY_NumDatatoneswwise_datatoneswwise40_SHIFT	8
#define NPHY_NumDatatoneswwise_datatoneswwise40_MASK \
	(0xff << NPHY_NumDatatoneswwise_datatoneswwise40_SHIFT)

/* Bits in NPHY_NumDatatonesnsync */
#define NPHY_NumDatatonesnsync_datatones11n20_SHIFT	0
#define NPHY_NumDatatonesnsync_datatones11n20_MASK \
	(0xff << NPHY_NumDatatonesnsync_datatones11n20_SHIFT)
#define NPHY_NumDatatonesnsync_datatones11n40_SHIFT	8
#define NPHY_NumDatatonesnsync_datatones11n40_MASK \
	(0xff << NPHY_NumDatatonesnsync_datatones11n40_SHIFT)

/* Bits in NPHY_sigfieldmodwwise */
#define NPHY_sigfieldmodwwise_sig0modulationwwise20_SHIFT	0
#define NPHY_sigfieldmodwwise_sig0modulationwwise20_MASK \
	(0x7 << NPHY_sigfieldmodwwise_sig0modulationwwise20_SHIFT)
#define NPHY_sigfieldmodwwise_sig0modulationwwise40_SHIFT	3
#define NPHY_sigfieldmodwwise_sig0modulationwwise40_MASK \
	(0x7 << NPHY_sigfieldmodwwise_sig0modulationwwise40_SHIFT)
#define NPHY_sigfieldmodwwise_sig1modulationwwise20_SHIFT	6
#define NPHY_sigfieldmodwwise_sig1modulationwwise20_MASK \
	(0x7 << NPHY_sigfieldmodwwise_sig1modulationwwise20_SHIFT)
#define NPHY_sigfieldmodwwise_sig1modulationwwise40_SHIFT	9
#define NPHY_sigfieldmodwwise_sig1modulationwwise40_MASK \
	(0x7 << NPHY_sigfieldmodwwise_sig1modulationwwise40_SHIFT)
#define NPHY_sigfieldmodwwise_stbcswapEn_SHIFT	12
#define NPHY_sigfieldmodwwise_stbcswapEn_MASK	(0x1 << NPHY_sigfieldmodwwise_stbcswapEn_SHIFT)

/* Bits in NPHY_legsigfieldmod11n */
#define NPHY_legsigfieldmod11n_legsigmodulation11n20_SHIFT	0
#define NPHY_legsigfieldmod11n_legsigmodulation11n20_MASK \
	(0x7 << NPHY_legsigfieldmod11n_legsigmodulation11n20_SHIFT)
#define NPHY_legsigfieldmod11n_legsigmodulation11n40_SHIFT	3
#define NPHY_legsigfieldmod11n_legsigmodulation11n40_MASK \
	(0x7 << NPHY_legsigfieldmod11n_legsigmodulation11n40_SHIFT)

/* Bits in NPHY_htsigfieldmod11n */
#define NPHY_htsigfieldmod11n_htsig0modulation11n20_SHIFT	0
#define NPHY_htsigfieldmod11n_htsig0modulation11n20_MASK \
	(0x7 << NPHY_htsigfieldmod11n_htsig0modulation11n20_SHIFT)
#define NPHY_htsigfieldmod11n_htsig0modulation11n40_SHIFT	3
#define NPHY_htsigfieldmod11n_htsig0modulation11n40_MASK \
	(0x7 << NPHY_htsigfieldmod11n_htsig0modulation11n40_SHIFT)
#define NPHY_htsigfieldmod11n_htsig1modulation11n20_SHIFT	6
#define NPHY_htsigfieldmod11n_htsig1modulation11n20_MASK \
	(0x7 << NPHY_htsigfieldmod11n_htsig1modulation11n20_SHIFT)
#define NPHY_htsigfieldmod11n_htsig1modulation11n40_SHIFT	9
#define NPHY_htsigfieldmod11n_htsig1modulation11n40_MASK \
	(0x7 << NPHY_htsigfieldmod11n_htsig1modulation11n40_SHIFT)

/* Bits in NPHY_Core1RxIQCompA0 */
#define NPHY_Core1RxIQCompA0_a0_SHIFT	0
#define NPHY_Core1RxIQCompA0_a0_MASK	(0x3ff << NPHY_Core1RxIQCompA0_a0_SHIFT)

/* Bits in NPHY_Core1RxIQCompB0 */
#define NPHY_Core1RxIQCompB0_b0_SHIFT	0
#define NPHY_Core1RxIQCompB0_b0_MASK	(0x3ff << NPHY_Core1RxIQCompB0_b0_SHIFT)

/* Bits in NPHY_Core2RxIQCompA1 */
#define NPHY_Core2RxIQCompA1_a1_SHIFT	0
#define NPHY_Core2RxIQCompA1_a1_MASK	(0x3ff << NPHY_Core2RxIQCompA1_a1_SHIFT)

/* Bits in NPHY_Core2RxIQCompB1 */
#define NPHY_Core2RxIQCompB1_b1_SHIFT	0
#define NPHY_Core2RxIQCompB1_b1_MASK	(0x3ff << NPHY_Core2RxIQCompB1_b1_SHIFT)

/* Bits in NPHY_RxControl */
#define RIFS_ENABLE			0x80
#define BPHY_BAND_SEL_UP20		0x10
#define NPHY_MLenable			0x02

/* Bits in NPHY_RxControl */
#define NPHY_RxControl_dbgpktprocReset_SHIFT	15
#define NPHY_RxControl_dbgpktprocReset_MASK	(0x1 << NPHY_RxControl_dbgpktprocReset_SHIFT)
#define NPHY_RxControl_bphyacidetEn_SHIFT	13
#define NPHY_RxControl_bphyacidetEn_MASK	(1 << NPHY_RxControl_bphyacidetEn_SHIFT)
#define NPHY_RxControl_resetCrsEnergyDrop_SHIFT	11
#define NPHY_RxControl_resetCrsEnergyDrop_MASK	(0x1 << NPHY_RxControl_resetCrsEnergyDrop_SHIFT)
#define NPHY_RxControl_updatePhyCrsPayload_SHIFT	10
#define NPHY_RxControl_updatePhyCrsPayload_MASK	(0x1 << NPHY_RxControl_updatePhyCrsPayload_SHIFT)
#define NPHY_RxControl_defaultbehavior_SHIFT	8
#define NPHY_RxControl_defaultbehavior_MASK	(0x3 << NPHY_RxControl_defaultbehavior_SHIFT)
#define NPHY_RxControl_RIFSEnable_SHIFT	7
#define NPHY_RxControl_RIFSEnable_MASK	(0x1 << NPHY_RxControl_RIFSEnable_SHIFT)
#define NPHY_RxControl_initRssiSelect_SHIFT	6
#define NPHY_RxControl_initRssiSelect_MASK	(0x1 << NPHY_RxControl_initRssiSelect_SHIFT)
#define NPHY_RxControl_bphy_start_core_SHIFT	5
#define NPHY_RxControl_bphy_start_core_MASK	(0x1 << NPHY_RxControl_bphy_start_core_SHIFT)
#define NPHY_RxControl_bphy_band_sel_SHIFT	4
#define NPHY_RxControl_bphy_band_sel_MASK	(0x1 << NPHY_RxControl_bphy_band_sel_SHIFT)
#define NPHY_RxControl_BphyRxIQCompEn1_SHIFT	3
#define NPHY_RxControl_BphyRxIQCompEn1_MASK	(0x1 << NPHY_RxControl_BphyRxIQCompEn1_SHIFT)
#define NPHY_RxControl_BphyRxIQCompEn0_SHIFT	2
#define NPHY_RxControl_BphyRxIQCompEn0_MASK	(0x1 << NPHY_RxControl_BphyRxIQCompEn0_SHIFT)
#define NPHY_RxControl_MLenable_SHIFT	1
#define NPHY_RxControl_MLenable_MASK	(0x1 << NPHY_RxControl_MLenable_SHIFT)
#define NPHY_RxControl_RxIQCompEn_SHIFT	0
#define NPHY_RxControl_RxIQCompEn_MASK	(0x1 << NPHY_RxControl_RxIQCompEn_SHIFT)

/* Bits in NPHY_RfseqMode */
#define NPHY_RfseqMode_CoreActv_override 0x0001
#define NPHY_RfseqMode_Trigger_override	0x0002
#define NPHY_RfseqMode_CoreActv_override_SHIFT	0
#define NPHY_RfseqMode_CoreActv_override_MASK	(0x1 << NPHY_RfseqMode_CoreActv_override_SHIFT)
#define NPHY_RfseqMode_Trigger_override_SHIFT	1
#define NPHY_RfseqMode_Trigger_override_MASK	(0x1 << NPHY_RfseqMode_Trigger_override_SHIFT)

/* Bits in NPHY_RfseqCoreActv */
#define NPHY_RfseqCoreActv_EnTx_SHIFT	0
#define NPHY_RfseqCoreActv_EnTx_MASK	(0xf << NPHY_RfseqCoreActv_EnTx_SHIFT)
#define NPHY_RfseqCoreActv_EnRx_SHIFT	4
#define NPHY_RfseqCoreActv_EnRx_MASK	(0xf << NPHY_RfseqCoreActv_EnRx_SHIFT)
#define NPHY_RfseqCoreActv_DisTx_SHIFT	8
#define NPHY_RfseqCoreActv_DisTx_MASK	(0xf << NPHY_RfseqCoreActv_DisTx_SHIFT)
#define NPHY_RfseqCoreActv_DisRx_SHIFT	12
#define NPHY_RfseqCoreActv_DisRx_MASK	(0xf << NPHY_RfseqCoreActv_DisRx_SHIFT)
#define NPHY_RfseqCoreActv_TxRxChain0	(0x11)
#define NPHY_RfseqCoreActv_TxRxChain1	(0x22)

/* Bits in NPHY_RfseqTrigger */
#define NPHY_RfseqTrigger_rx2tx		0x0001
#define NPHY_RfseqTrigger_tx2rx		0x0002
#define NPHY_RfseqTrigger_updategainh	0x0004
#define NPHY_RfseqTrigger_updategainl	0x0008
#define NPHY_RfseqTrigger_updategainu	0x0010
#define NPHY_RfseqTrigger_reset2rx	0x0020
#define NPHY_RfseqTrigger_oclreset2rx	0x0040
#define NPHY_RfseqTrigger_rx2tx_SHIFT	0
#define NPHY_RfseqTrigger_rx2tx_MASK	(0x1 << NPHY_RfseqTrigger_rx2tx_SHIFT)
#define NPHY_RfseqTrigger_tx2rx_SHIFT	1
#define NPHY_RfseqTrigger_tx2rx_MASK	(0x1 << NPHY_RfseqTrigger_tx2rx_SHIFT)
#define NPHY_RfseqTrigger_updategainh_SHIFT	2
#define NPHY_RfseqTrigger_updategainh_MASK	(0x1 << NPHY_RfseqTrigger_updategainh_SHIFT)
#define NPHY_RfseqTrigger_updategainl_SHIFT	3
#define NPHY_RfseqTrigger_updategainl_MASK	(0x1 << NPHY_RfseqTrigger_updategainl_SHIFT)
#define NPHY_RfseqTrigger_updategainu_SHIFT	4
#define NPHY_RfseqTrigger_updategainu_MASK	(0x1 << NPHY_RfseqTrigger_updategainu_SHIFT)
#define NPHY_RfseqTrigger_reset2rx_SHIFT	5
#define NPHY_RfseqTrigger_reset2rx_MASK	(0x1 << NPHY_RfseqTrigger_reset2rx_SHIFT)
#define NPHY_RfseqTrigger_updategainld_SHIFT	6
#define NPHY_RfseqTrigger_updategainld_MASK	(0x1 << NPHY_RfseqTrigger_updategainld_SHIFT)

/* Bits in NPHY_RfseqStatus */
#define NPHY_RfseqStatus_rx2tx		0x0001
#define NPHY_RfseqStatus_tx2rx		0x0002
#define NPHY_RfseqStatus_updategainh	0x0004
#define NPHY_RfseqStatus_updategainl	0x0008
#define NPHY_RfseqStatus_updategainu	0x0010
#define NPHY_RfseqStatus_reset2rx	0x0020
#define NPHY_RfseqStatus_oclreset2rx	0x0040
#define NPHY_RfseqStatus_rx2tx_SHIFT	0
#define NPHY_RfseqStatus_rx2tx_MASK	(0x1 << NPHY_RfseqStatus_rx2tx_SHIFT)
#define NPHY_RfseqStatus_tx2rx_SHIFT	1
#define NPHY_RfseqStatus_tx2rx_MASK	(0x1 << NPHY_RfseqStatus_tx2rx_SHIFT)
#define NPHY_RfseqStatus_updategainh_SHIFT	2
#define NPHY_RfseqStatus_updategainh_MASK	(0x1 << NPHY_RfseqStatus_updategainh_SHIFT)
#define NPHY_RfseqStatus_updategainl_SHIFT	3
#define NPHY_RfseqStatus_updategainl_MASK	(0x1 << NPHY_RfseqStatus_updategainl_SHIFT)
#define NPHY_RfseqStatus_updategainu_SHIFT	4
#define NPHY_RfseqStatus_updategainu_MASK	(0x1 << NPHY_RfseqStatus_updategainu_SHIFT)
#define NPHY_RfseqStatus_reset2rx_SHIFT	5
#define NPHY_RfseqStatus_reset2rx_MASK	(0x1 << NPHY_RfseqStatus_reset2rx_SHIFT)
#define NPHY_RfseqStatus_updategainld_SHIFT	6
#define NPHY_RfseqStatus_updategainld_MASK	(0x1 << NPHY_RfseqStatus_updategainld_SHIFT)

/* Bits in NPHY_AfectrlOverride */
#define NPHY_AfectrlOverride_slowpwup_adc_SHIFT 0
#define NPHY_AfectrlOverride_slowpwup_adc_MASK (0x1 << NPHY_AfectrlOverride_slowpwup_adc_SHIFT)
#define NPHY_AfectrlOverride_coarsepwup_adc_SHIFT 1
#define NPHY_AfectrlOverride_coarsepwup_adc_MASK (0x1 << NPHY_AfectrlOverride_coarsepwup_adc_SHIFT)
#define NPHY_AfectrlOverride_finepwup_adc_SHIFT 2
#define NPHY_AfectrlOverride_finepwup_adc_MASK (0x1 << NPHY_AfectrlOverride_finepwup_adc_SHIFT)
#define NPHY_AfectrlOverride_slowpwup_dac_SHIFT 3
#define NPHY_AfectrlOverride_slowpwup_dac_MASK (0x1 << NPHY_AfectrlOverride_slowpwup_dac_SHIFT)
#define NPHY_AfectrlOverride_reset_dac_SHIFT 4
#define NPHY_AfectrlOverride_reset_dac_MASK (0x1 << NPHY_AfectrlOverride_reset_dac_SHIFT)
#define NPHY_AfectrlOverride_dac_lpf_en_SHIFT 5
#define NPHY_AfectrlOverride_dac_lpf_en_MASK (0x1 << NPHY_AfectrlOverride_dac_lpf_en_SHIFT)
#define NPHY_AfectrlOverride_slowpwup_rssi_i_SHIFT 6
#define NPHY_AfectrlOverride_slowpwup_rssi_i_MASK \
		(0x1 << NPHY_AfectrlOverride_slowpwup_rssi_i_SHIFT)
#define NPHY_AfectrlOverride_fastpwup_rssi_i_SHIFT 7
#define NPHY_AfectrlOverride_fastpwup_rssi_i_MASK \
		(0x1 << NPHY_AfectrlOverride_fastpwup_rssi_i_SHIFT)
#define NPHY_AfectrlOverride_slowpwup_rssi_q_SHIFT 8
#define NPHY_AfectrlOverride_slowpwup_rssi_q_MASK \
		(0x1 << NPHY_AfectrlOverride_slowpwup_rssi_q_SHIFT)
#define NPHY_AfectrlOverride_fastpwup_rssi_q_SHIFT 9
#define NPHY_AfectrlOverride_fastpwup_rssi_q_MASK \
		(0x1 << NPHY_AfectrlOverride_fastpwup_rssi_q_SHIFT)
#define NPHY_AfectrlOverride_pwup_bg_SHIFT 10
#define NPHY_AfectrlOverride_pwup_bg_MASK (0x1 << NPHY_AfectrlOverride_pwup_bg_SHIFT)
#define NPHY_AfectrlOverride_pwup_cmout_SHIFT 11
#define NPHY_AfectrlOverride_pwup_cmout_MASK (0x1 << NPHY_AfectrlOverride_pwup_cmout_SHIFT)
#define NPHY_AfectrlOverride_rssi_select_i_SHIFT 12
#define NPHY_AfectrlOverride_rssi_select_i_MASK (0x1 << NPHY_AfectrlOverride_rssi_select_i_SHIFT)
#define NPHY_AfectrlOverride_rssi_select_q_SHIFT 13
#define NPHY_AfectrlOverride_rssi_select_q_MASK (0x1 << NPHY_AfectrlOverride_rssi_select_q_SHIFT)
#define NPHY_AfectrlOverride_dac_gain_SHIFT 14
#define NPHY_AfectrlOverride_dac_gain_MASK (0x1 << NPHY_AfectrlOverride_dac_gain_SHIFT)

/* Bits in NPHY_REV3_AfectrlOverride1[2] */
#define NPHY_REV3_AfectrlOverride_adc_lp_SHIFT	0
#define NPHY_REV3_AfectrlOverride_adc_lp_MASK	(0x1 << NPHY_REV3_AfectrlOverride_adc_lp_SHIFT)
#define NPHY_REV3_AfectrlOverride_adc_hp_SHIFT	1
#define NPHY_REV3_AfectrlOverride_adc_hp_MASK	(0x1 << NPHY_REV3_AfectrlOverride_adc_hp_SHIFT)
#define NPHY_REV3_AfectrlOverride_adc_pd_SHIFT	2
#define NPHY_REV3_AfectrlOverride_adc_pd_MASK	(0x1 << NPHY_REV3_AfectrlOverride_adc_pd_SHIFT)
#define NPHY_REV3_AfectrlOverride_dac_pd_SHIFT	3
#define NPHY_REV3_AfectrlOverride_dac_pd_MASK	(0x1 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
#define NPHY_REV3_AfectrlOverride_reset_dac_SHIFT	4
#define NPHY_REV3_AfectrlOverride_reset_dac_MASK \
	(0x1 << NPHY_REV3_AfectrlOverride_reset_dac_SHIFT)
#define NPHY_REV3_AfectrlOverride_dac_lp_SHIFT	5
#define NPHY_REV3_AfectrlOverride_dac_lp_MASK	(0x1 << NPHY_REV3_AfectrlOverride_dac_lp_SHIFT)
#define NPHY_REV3_AfectrlOverride_rssi_pd_SHIFT	6
#define NPHY_REV3_AfectrlOverride_rssi_pd_MASK	(0x1 << NPHY_REV3_AfectrlOverride_rssi_pd_SHIFT)
#define NPHY_REV3_AfectrlOverride_bg_pd_SHIFT	7
#define NPHY_REV3_AfectrlOverride_bg_pd_MASK	(0x1 << NPHY_REV3_AfectrlOverride_bg_pd_SHIFT)
#define NPHY_REV3_AfectrlOverride_dac_gain_SHIFT	8
#define NPHY_REV3_AfectrlOverride_dac_gain_MASK \
	(0x1 << NPHY_REV3_AfectrlOverride_dac_gain_SHIFT)
#define NPHY_REV3_AfectrlOverride_rssi_select_i_SHIFT	9
#define NPHY_REV3_AfectrlOverride_rssi_select_i_MASK \
	(0x1 << NPHY_REV3_AfectrlOverride_rssi_select_i_SHIFT)
#define NPHY_REV3_AfectrlOverride_rssi_select_q_SHIFT	10
#define NPHY_REV3_AfectrlOverride_rssi_select_q_MASK \
	(0x1 << NPHY_REV3_AfectrlOverride_rssi_select_q_SHIFT)

/* Bits in NPHY_AfectrlCore[12] */
#define NPHY_AfectrlCore_slowpwup_adc_SHIFT 0
#define NPHY_AfectrlCore_slowpwup_adc_MASK (0x1 << NPHY_AfectrlCore_slowpwup_adc_SHIFT)
#define NPHY_AfectrlCore_coarsepwup_adc_SHIFT 1
#define NPHY_AfectrlCore_coarsepwup_adc_MASK (0x1 << NPHY_AfectrlCore_coarsepwup_adc_SHIFT)
#define NPHY_AfectrlCore_finepwup_adc_SHIFT 2
#define NPHY_AfectrlCore_finepwup_adc_MASK (0x1 << NPHY_AfectrlCore_finepwup_adc_SHIFT)
#define NPHY_AfectrlCore_slowpwup_dac_SHIFT 3
#define NPHY_AfectrlCore_slowpwup_dac_MASK (0x1 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
#define NPHY_AfectrlCore_reset_dac_SHIFT 4
#define NPHY_AfectrlCore_reset_dac_MASK (0x1 << NPHY_AfectrlCore_reset_dac_SHIFT)
#define NPHY_AfectrlCore_dac_lpf_en_SHIFT 5
#define NPHY_AfectrlCore_dac_lpf_en_MASK (0x1 << NPHY_AfectrlCore_dac_lpf_en_SHIFT)
#define NPHY_AfectrlCore_slowpwup_rssi_i_SHIFT 6
#define NPHY_AfectrlCore_slowpwup_rssi_i_MASK (0x1 << NPHY_AfectrlCore_slowpwup_rssi_i_SHIFT)
#define NPHY_AfectrlCore_fastpwup_rssi_i_SHIFT 7
#define NPHY_AfectrlCore_fastpwup_rssi_i_MASK (0x1 << NPHY_AfectrlCore_fastpwup_rssi_i_SHIFT)
#define NPHY_AfectrlCore_slowpwup_rssi_q_SHIFT 8
#define NPHY_AfectrlCore_slowpwup_rssi_q_MASK (0x1 << NPHY_AfectrlCore_slowpwup_rssi_q_SHIFT)
#define NPHY_AfectrlCore_fastpwup_rssi_q_SHIFT 9
#define NPHY_AfectrlCore_fastpwup_rssi_q_MASK (0x1 << NPHY_AfectrlCore_fastpwup_rssi_q_SHIFT)
#define NPHY_AfectrlCore_pwup_bg_SHIFT 10
#define NPHY_AfectrlCore_pwup_bg_MASK (0x1 << NPHY_AfectrlCore_pwup_bg_SHIFT)
#define NPHY_AfectrlCore_pwup_cmout_SHIFT 11
#define NPHY_AfectrlCore_pwup_cmout_MASK (0x1 << NPHY_AfectrlCore_pwup_cmout_SHIFT)
#define NPHY_AfectrlCore_rssi_select_i_SHIFT 12
#define NPHY_AfectrlCore_rssi_select_i_MASK (0x3 << NPHY_AfectrlCore_rssi_select_i_SHIFT)
#define NPHY_AfectrlCore_rssi_select_q_SHIFT 14
#define NPHY_AfectrlCore_rssi_select_q_MASK (0x3 << NPHY_AfectrlCore_rssi_select_q_SHIFT)

/* Bits in NPHY_REV3_AfectrlCore[1,2,3,4] */
#define NPHY_REV3_AfectrlCore_adc_lp_SHIFT	0
#define NPHY_REV3_AfectrlCore_adc_lp_MASK	(0x1 << NPHY_REV3_AfectrlCore_adc_lp_SHIFT)
#define NPHY_REV3_AfectrlCore_adc_hp_SHIFT	1
#define NPHY_REV3_AfectrlCore_adc_hp_MASK	(0x1 << NPHY_REV3_AfectrlCore_adc_hp_SHIFT)
#define NPHY_REV3_AfectrlCore_adc_pd_SHIFT	2
#define NPHY_REV3_AfectrlCore_adc_pd_MASK	(0x1 << NPHY_REV3_AfectrlCore_adc_pd_SHIFT)
#define NPHY_REV3_AfectrlCore_dac_pd_SHIFT	3
#define NPHY_REV3_AfectrlCore_dac_pd_MASK	(0x1 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
#define NPHY_REV3_AfectrlCore_reset_dac_SHIFT	4
#define NPHY_REV3_AfectrlCore_reset_dac_MASK	(0x1 << NPHY_REV3_AfectrlCore_reset_dac_SHIFT)
#define NPHY_REV3_AfectrlCore_dac_lp_SHIFT	5
#define NPHY_REV3_AfectrlCore_dac_lp_MASK	(0x1 << NPHY_REV3_AfectrlCore_dac_lp_SHIFT)
#define NPHY_REV3_AfectrlCore_rssi_pd_SHIFT	6
#define NPHY_REV3_AfectrlCore_rssi_pd_MASK	(0x1 << NPHY_REV3_AfectrlCore_rssi_pd_SHIFT)
#define NPHY_REV3_AfectrlCore_bg_pd_SHIFT	7
#define NPHY_REV3_AfectrlCore_bg_pd_MASK	(0x1 << NPHY_REV3_AfectrlCore_bg_pd_SHIFT)
#define NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT	8
#define NPHY_REV3_AfectrlCore_rssi_select_i_MASK \
	(0x3 << NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT)
#define NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT	10
#define NPHY_REV3_AfectrlCore_rssi_select_q_MASK \
	(0x3 << NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT)

/* Bits in NPHY_REV3_AfectrlDacGain[1,2,3,4] */
#define NPHY_REV3_AfectrlDacGain_dac_gain_SHIFT	0
#define NPHY_REV3_AfectrlDacGain_dac_gain_MASK	(0x7 << NPHY_REV3_AfectrlDacGain_dac_gain_SHIFT)

/* Bits in NPHY_STRAddress1 */
#define NPHY_STRAddress1_strPwrThresh_SHIFT	0
#define NPHY_STRAddress1_strPwrThresh_MASK	(0xff << NPHY_STRAddress1_strPwrThresh_SHIFT)

/* Bits in NPHY_StrAddress2 */
#define NPHY_StrAddress2_stren_SHIFT	0
#define NPHY_StrAddress2_stren_MASK	(0x1 << NPHY_StrAddress2_stren_SHIFT)
#define NPHY_StrAddress2_strminlowgain_SHIFT	4	/* REV7 */
#define NPHY_StrAddress2_strminlowgain_MASK	(0xf << NPHY_StrAddress2_strminlowgain_SHIFT)
#define NPHY_StrAddress2_strmin_SHIFT	8
#define NPHY_StrAddress2_strmin_MASK	(0xf << NPHY_StrAddress2_strmin_SHIFT)
#define NPHY_StrAddress2_strminstart_SHIFT	12
#define NPHY_StrAddress2_strminstart_MASK	(0xf << NPHY_StrAddress2_strminstart_SHIFT)

/* Bits in NPHY_ClassifierCtrl */
#define NPHY_ClassifierCtrl_classifierSel_SHIFT 0
#define NPHY_ClassifierCtrl_classifierSel_MASK (0x7 << NPHY_ClassifierCtrl_classifierSel_SHIFT)
#define NPHY_ClassifierCtrl_cck_en	0x1
#define NPHY_ClassifierCtrl_ofdm_en	0x2
#define NPHY_ClassifierCtrl_waited_en	0x4
#define NPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT	4
#define NPHY_ClassifierCtrl_MaxrxStatusCnt_MASK	(0x3f << NPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT)
#define NPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT	10
#define NPHY_ClassifierCtrl_cck2ofdmstateflipen_MASK \
	(0x1 << NPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT)
#define NPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT	11
#define NPHY_ClassifierCtrl_mac_bphy_band_sel_MASK \
	(0x1 << NPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT)

/* Bits in NPHY_IQFlip */
#define NPHY_IQFlip_ADC1		0x0001
#define NPHY_IQFlip_ADC2		0x0010
#define NPHY_IQFlip_adc1_SHIFT	0
#define NPHY_IQFlip_adc1_MASK	(0x1 << NPHY_IQFlip_adc1_SHIFT)
#define NPHY_IQFlip_dac1_SHIFT	1
#define NPHY_IQFlip_dac1_MASK	(0x1 << NPHY_IQFlip_dac1_SHIFT)
#define NPHY_IQFlip_rssi1_SHIFT	2
#define NPHY_IQFlip_rssi1_MASK	(0x1 << NPHY_IQFlip_rssi1_SHIFT)
#define NPHY_IQFlip_adc2_SHIFT	4
#define NPHY_IQFlip_adc2_MASK	(0x1 << NPHY_IQFlip_adc2_SHIFT)
#define NPHY_IQFlip_dac2_SHIFT	5
#define NPHY_IQFlip_dac2_MASK	(0x1 << NPHY_IQFlip_dac2_SHIFT)
#define NPHY_IQFlip_rssi2_SHIFT	6
#define NPHY_IQFlip_rssi2_MASK	(0x1 << NPHY_IQFlip_rssi2_SHIFT)
#define NPHY_IQFlip_adc3_SHIFT	8
#define NPHY_IQFlip_adc3_MASK	(0x1 << NPHY_IQFlip_adc3_SHIFT)
#define NPHY_IQFlip_dac3_SHIFT	9
#define NPHY_IQFlip_dac3_MASK	(0x1 << NPHY_IQFlip_dac3_SHIFT)
#define NPHY_IQFlip_rssi3_SHIFT	10
#define NPHY_IQFlip_rssi3_MASK	(0x1 << NPHY_IQFlip_rssi3_SHIFT)
#define NPHY_IQFlip_adc4_SHIFT	12
#define NPHY_IQFlip_adc4_MASK	(0x1 << NPHY_IQFlip_adc4_SHIFT)
#define NPHY_IQFlip_dac4_SHIFT	13
#define NPHY_IQFlip_dac4_MASK	(0x1 << NPHY_IQFlip_dac4_SHIFT)
#define NPHY_IQFlip_rssi4_SHIFT	14
#define NPHY_IQFlip_rssi4_MASK	(0x1 << NPHY_IQFlip_rssi4_SHIFT)

/* Bits in NPHY_SisoSnrThresh */
#define NPHY_SisoSnrThresh_SisoSnrThresh_SHIFT	0
#define NPHY_SisoSnrThresh_SisoSnrThresh_MASK	(0xffff << NPHY_SisoSnrThresh_SisoSnrThresh_SHIFT)

/* Bits in NPHY_SigmaNmult */
#define NPHY_SigmaNmult_SigmaNmult_SHIFT	0
#define NPHY_SigmaNmult_SigmaNmult_MASK	(0xffff << NPHY_SigmaNmult_SigmaNmult_SHIFT)

/* Bits in NPHY_TxMacDelay */
#define NPHY_TxMacDelay_macdelay_SHIFT	0
#define NPHY_TxMacDelay_macdelay_MASK	(0x7ff << NPHY_TxMacDelay_macdelay_SHIFT)

/* Bits in NPHY_TxFrameDelay */
#define NPHY_TxFrameDelay_framedelay_SHIFT	0
#define NPHY_TxFrameDelay_framedelay_MASK	(0x7ff << NPHY_TxFrameDelay_framedelay_SHIFT)

/* Bits in NPHY_MLparams */
#define NPHY_MLparams_ML_log_ss_ratio_pwr_thresh_min_SHIFT	0
#define NPHY_MLparams_ML_log_ss_ratio_pwr_thresh_min_MASK \
	(0xff << NPHY_MLparams_ML_log_ss_ratio_pwr_thresh_min_SHIFT)
#define NPHY_MLparams_ML_log_ss_ratio_pwr_thresh_max_SHIFT	8
#define NPHY_MLparams_ML_log_ss_ratio_pwr_thresh_max_MASK \
	(0xff << NPHY_MLparams_ML_log_ss_ratio_pwr_thresh_max_SHIFT)

/* Bits in NPHY_MLcontrol */
#define NPHY_MLcontrol_useNoiseFromTable_SHIFT	0
#define NPHY_MLcontrol_useNoiseFromTable_MASK	(0x1 << NPHY_MLcontrol_useNoiseFromTable_SHIFT)

/* Bits in NPHY_wwise20Ncycdata */
#define NPHY_wwise20Ncycdata_wwise20NcycData_SHIFT	0
#define NPHY_wwise20Ncycdata_wwise20NcycData_MASK \
	(0x7fff << NPHY_wwise20Ncycdata_wwise20NcycData_SHIFT)

/* Bits in NPHY_wwise40Ncycdata */
#define NPHY_wwise40Ncycdata_wwise40NcycData_SHIFT	0
#define NPHY_wwise40Ncycdata_wwise40NcycData_MASK \
	(0x7fff << NPHY_wwise40Ncycdata_wwise40NcycData_SHIFT)

/* Bits in NPHY_nsync20Ncycdata */
#define NPHY_nsync20Ncycdata_nsync20Ncycdata_SHIFT	0
#define NPHY_nsync20Ncycdata_nsync20Ncycdata_MASK \
	(0x7fff << NPHY_nsync20Ncycdata_nsync20Ncycdata_SHIFT)

/* Bits in NPHY_nsync40Ncycdata */
#define NPHY_nsync40Ncycdata_nsync40Ncycdata_SHIFT	0
#define NPHY_nsync40Ncycdata_nsync40Ncycdata_MASK \
	(0x7fff << NPHY_nsync40Ncycdata_nsync40Ncycdata_SHIFT)

/* Bits in NPHY_initswizzlepattern */
#define NPHY_initswizzlepattern_Ant0QAM64swizpatternwise20_SHIFT	0
#define NPHY_initswizzlepattern_Ant0QAM64swizpatternwise20_MASK \
	(0x3 << NPHY_initswizzlepattern_Ant0QAM64swizpatternwise20_SHIFT)
#define NPHY_initswizzlepattern_Ant1QAM64swizpatternwise20_SHIFT	2
#define NPHY_initswizzlepattern_Ant1QAM64swizpatternwise20_MASK \
	(0x3 << NPHY_initswizzlepattern_Ant1QAM64swizpatternwise20_SHIFT)
#define NPHY_initswizzlepattern_Ant0QAM64swizpatternwise40_SHIFT	4
#define NPHY_initswizzlepattern_Ant0QAM64swizpatternwise40_MASK \
	(0x3 << NPHY_initswizzlepattern_Ant0QAM64swizpatternwise40_SHIFT)
#define NPHY_initswizzlepattern_Ant1QAM64swizpatternwise40_SHIFT	6
#define NPHY_initswizzlepattern_Ant1QAM64swizpatternwise40_MASK \
	(0x3 << NPHY_initswizzlepattern_Ant1QAM64swizpatternwise40_SHIFT)
#define NPHY_initswizzlepattern_Ant0QAM64swizpatternnsync20_SHIFT	8
#define NPHY_initswizzlepattern_Ant0QAM64swizpatternnsync20_MASK \
	(0x3 << NPHY_initswizzlepattern_Ant0QAM64swizpatternnsync20_SHIFT)
#define NPHY_initswizzlepattern_Ant1QAM64swizpatternnsync20_SHIFT	10
#define NPHY_initswizzlepattern_Ant1QAM64swizpatternnsync20_MASK \
	(0x3 << NPHY_initswizzlepattern_Ant1QAM64swizpatternnsync20_SHIFT)
#define NPHY_initswizzlepattern_Ant0QAM64swizpatternnsync40_SHIFT	12
#define NPHY_initswizzlepattern_Ant0QAM64swizpatternnsync40_MASK \
	(0x3 << NPHY_initswizzlepattern_Ant0QAM64swizpatternnsync40_SHIFT)
#define NPHY_initswizzlepattern_Ant1QAM64swizpatternnsync40_SHIFT	14
#define NPHY_initswizzlepattern_Ant1QAM64swizpatternnsync40_MASK \
	(0x3 << NPHY_initswizzlepattern_Ant1QAM64swizpatternnsync40_SHIFT)

/* Bits in NPHY_txTailCountValue */
#define NPHY_txTailCountValue_TailCountValue_SHIFT	0
#define NPHY_txTailCountValue_TailCountValue_MASK \
	(0xff << NPHY_txTailCountValue_TailCountValue_SHIFT)

/* Bits in NPHY_BphyControl1 */
#define NPHY_BphyControl1_adccompCtrl_SHIFT	0
#define NPHY_BphyControl1_adccompCtrl_MASK	(0x1 << NPHY_BphyControl1_adccompCtrl_SHIFT)
#define NPHY_BphyControl1_flipiq_adccompout_SHIFT	1
#define NPHY_BphyControl1_flipiq_adccompout_MASK \
	(0x1 << NPHY_BphyControl1_flipiq_adccompout_SHIFT)
#define NPHY_BphyControl1_framedelay_SHIFT	2
#define NPHY_BphyControl1_framedelay_MASK	(0x3ff << NPHY_BphyControl1_framedelay_SHIFT)
#define NPHY_BphyControl1_bphytxerrorEn_SHIFT   12
#define NPHY_BphyControl1_bphytxerrorEn_MASK    (0x1 << NPHY_BphyControl1_bphytxerrorEn_SHIFT)

/* Bits in NPHY_BphyControl2 */
#define NPHY_BphyControl2_lutIndex_SHIFT	0
#define NPHY_BphyControl2_lutIndex_MASK	(0x1f << NPHY_BphyControl2_lutIndex_SHIFT)
#define NPHY_BphyControl2_macdelay_SHIFT	5
#define NPHY_BphyControl2_macdelay_MASK	(0x3ff << NPHY_BphyControl2_macdelay_SHIFT)

/* Bits in NPHY_iqloCalCmd */
#define NPHY_iqloCalCmd_iqloCalCmd_SHIFT	15
#define NPHY_iqloCalCmd_iqloCalCmd_MASK	(0x1 << NPHY_iqloCalCmd_iqloCalCmd_SHIFT)
#define NPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT	14
#define NPHY_iqloCalCmd_iqloCalDFTCmd_MASK	(0x1 << NPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT)
#define NPHY_iqloCalCmd_core2cal_SHIFT	12
#define NPHY_iqloCalCmd_core2cal_MASK	(0x3 << NPHY_iqloCalCmd_core2cal_SHIFT)
#define NPHY_iqloCalCmd_cal_type_SHIFT	8
#define NPHY_iqloCalCmd_cal_type_MASK	(0xf << NPHY_iqloCalCmd_cal_type_SHIFT)
#define NPHY_iqloCalCmd_stepsize_start_log2_SHIFT	4
#define NPHY_iqloCalCmd_stepsize_start_log2_MASK \
	(0xf << NPHY_iqloCalCmd_stepsize_start_log2_SHIFT)
#define NPHY_iqloCalCmd_num_of_level_SHIFT	0
#define NPHY_iqloCalCmd_num_of_level_MASK	(0xf << NPHY_iqloCalCmd_num_of_level_SHIFT)

/* Bits in NPHY_iqloCalCmdNnum */
#define NPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT	12
#define NPHY_iqloCalCmdNnum_N_settle_search_log2_MASK \
	(0xf << NPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT)
#define NPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT	8
#define NPHY_iqloCalCmdNnum_N_meas_search_log2_MASK \
	(0xf << NPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT)
#define NPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT	4
#define NPHY_iqloCalCmdNnum_N_settle_gctl_log2_MASK \
	(0xf << NPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT)
#define NPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT	0
#define NPHY_iqloCalCmdNnum_N_meas_gctl_log2_MASK \
	(0xf << NPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT)

/* Bits in NPHY_iqloCalCmdGctl */
#define NPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT	15
#define NPHY_iqloCalCmdGctl_iqlo_cal_en_MASK	(0x1 << NPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT)
#define NPHY_iqloCalCmdGctl_index_gctl_start_SHIFT	8
#define NPHY_iqloCalCmdGctl_index_gctl_start_MASK \
	(0x1f << NPHY_iqloCalCmdGctl_index_gctl_start_SHIFT)
#define NPHY_iqloCalCmdGctl_gctl_threshold_d2_SHIFT	4
#define NPHY_iqloCalCmdGctl_gctl_threshold_d2_MASK \
	(0xf << NPHY_iqloCalCmdGctl_gctl_threshold_d2_SHIFT)
#define NPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT	0
#define NPHY_iqloCalCmdGctl_gctl_LADlen_d2_MASK	(0xf << NPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT)

/* Bits in NPHY_sampleCmd */
#define NPHY_sampleCmd_STOP		0x0002
#define NPHY_sampleCmd_start_SHIFT	0
#define NPHY_sampleCmd_start_MASK	(0x1 << NPHY_sampleCmd_start_SHIFT)
#define NPHY_sampleCmd_stop_SHIFT	1
#define NPHY_sampleCmd_stop_MASK	(0x1 << NPHY_sampleCmd_stop_SHIFT)
#define NPHY_sampleCmd_DacTestMode_SHIFT	2
#define NPHY_sampleCmd_DacTestMode_MASK	(0x1 << NPHY_sampleCmd_DacTestMode_SHIFT)
#define NPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT	3
#define NPHY_sampleCmd_DisTxFrameInSampleplay_MASK \
	(0x1 << NPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT)
#define NPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT	4
#define NPHY_sampleCmd_DisTxFrameInIqlocal_MASK	(0x1 << NPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT)

/* Bits in NPHY_sampleLoopCount */
#define NPHY_sampleLoopCount_LoopCount_SHIFT	0
#define NPHY_sampleLoopCount_LoopCount_MASK	(0xffff << NPHY_sampleLoopCount_LoopCount_SHIFT)

/* Bits in NPHY_sampleInitWaitCount */
#define NPHY_sampleInitWaitCount_InitWaitCount_SHIFT	0
#define NPHY_sampleInitWaitCount_InitWaitCount_MASK \
	(0xffff << NPHY_sampleInitWaitCount_InitWaitCount_SHIFT)

/* Bits in NPHY_sampleDepthCount */
#define NPHY_sampleDepthCount_DepthCount_SHIFT	0
#define NPHY_sampleDepthCount_DepthCount_MASK	(0x3ff << NPHY_sampleDepthCount_DepthCount_SHIFT)

/* Bits in NPHY_sampleStatus */
#define NPHY_sampleStatus_NormalPlay_SHIFT	0
#define NPHY_sampleStatus_NormalPlay_MASK	(0x1 << NPHY_sampleStatus_NormalPlay_SHIFT)
#define NPHY_sampleStatus_iqlocalPlay_SHIFT	1
#define NPHY_sampleStatus_iqlocalPlay_MASK	(0x1 << NPHY_sampleStatus_iqlocalPlay_SHIFT)

/* Bits in NPHY_gpioLoOutEn */
#define NPHY_gpioLoOutEn_gpioLoOutEn_SHIFT	0
#define NPHY_gpioLoOutEn_gpioLoOutEn_MASK	(0xffff << NPHY_gpioLoOutEn_gpioLoOutEn_SHIFT)

/* Bits in NPHY_gpioHiOutEn */
#define NPHY_gpioHiOutEn_gpioHiOutEn_SHIFT	0
#define NPHY_gpioHiOutEn_gpioHiOutEn_MASK	(0xffff << NPHY_gpioHiOutEn_gpioHiOutEn_SHIFT)

/* Bits in NPHY_gpioSel */
#define NPHY_gpioSel_gpioSel_SHIFT	0
#define NPHY_gpioSel_gpioSel_MASK	(0x3ff << NPHY_gpioSel_gpioSel_SHIFT)

/* Bits in NPHY_gpioClkControl */
#define NPHY_gpioClkControl_gpioClkSel_SHIFT	0
#define NPHY_gpioClkControl_gpioClkSel_MASK	(0x1 << NPHY_gpioClkControl_gpioClkSel_SHIFT)
#define NPHY_gpioClkControl_gpioClkOutEn_SHIFT	1
#define NPHY_gpioClkControl_gpioClkOutEn_MASK	(0x1 << NPHY_gpioClkControl_gpioClkOutEn_SHIFT)

/* Bits in NPHY_RfctrlLUTLna[1,2,3,4] */
#define NPHY_RfctrlLUTLna_RfctrlLUTLna_SHIFT	0
#define NPHY_RfctrlLUTLna_RfctrlLUTLna_MASK	(0xffff << NPHY_RfctrlLUTLna_RfctrlLUTLna_SHIFT)

/* Bits in NPHY_TxPwrCtrlNewFeatureEnables */
#define NPHY_TxPwrCtrlNewFeatureEnables_bbShftEn_SHIFT	0
#define NPHY_TxPwrCtrlNewFeatureEnables_bbShftEn_MASK	0x1

#define NPHY_TxPwrCtrlNewFeatureEnables_adjPwrOffsetIncrEn_SHIFT	1
#define NPHY_TxPwrCtrlNewFeatureEnables_adjPwrOffsetIncrEn_MASK		0x2

#define NPHY_TxPwrCtrlNewFeatureEnables_estPwrDupMem_SHIFT 2
#define NPHY_TxPwrCtrlNewFeatureEnables_estPwrDupMem_MASK 0xc

#define NPHY_TxPwrCtrlNewFeatureEnables_adjPwrDupMem_SHIFT 4
#define NPHY_TxPwrCtrlNewFeatureEnables_adjPwrDupMem_MASK 0x10

#define NPHY_TxPwrCtrlNewFeatureEnables_txGainTable_mode_SHIFT 5
#define NPHY_TxPwrCtrlNewFeatureEnables_txGainTable_mode_MASK 0x20

#define NPHY_TxPwrCtrlNewFeatureEnables_TSSIFilterRoundMode_SHIFT 6
#define NPHY_TxPwrCtrlNewFeatureEnables_TSSIFilterRoundMode_MASK 0x40

#define NPHY_TxPwrCtrlNewFeatureEnables_bw40PwrOffset_SHIFT 7
#define NPHY_TxPwrCtrlNewFeatureEnables_bw40PwrOffset_MASK 0xff80

/* Bits in NPHY_TxPwrCtrlIdleTssi0 */

#define NPHY_TxPwrCtrlIdleTssi0_rawTssiOffsetBinFormat_SHIFT 10
#define NPHY_TxPwrCtrlIdleTssi0_rawTssiOffsetBinFormat_MASK 0x400

#define NPHY_TxPwrCtrlIdleTssi0_tssiPosSlope_SHIFT 9
#define NPHY_TxPwrCtrlIdleTssi0_tssiPosSlope_MASK 0x200

#define NPHY_TxPwrCtrlIdleTssi0_idleTssi0_SHIFT 0
#define NPHY_TxPwrCtrlIdleTssi0_idleTssi0_MASK 0x1ff

/* Bits in NPHY_TxPwrCtrlIdleTssi1 */

#define NPHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT 0
#define NPHY_TxPwrCtrlIdleTssi1_idleTssi1_MASK 0x1ff

/* Bits in NPHY_cmpmetricparam */
#define NPHY_cmpmetricparam_tolVal_SHIFT	8
#define NPHY_cmpmetricparam_tolVal_MASK	(0xff << NPHY_cmpmetricparam_tolVal_SHIFT)

/* Bits in NPHY_TxServiceField */
#define NPHY_TxServiceField_TxServiceField_SHIFT	0
#define NPHY_TxServiceField_TxServiceField_MASK	(0xffff << NPHY_TxServiceField_TxServiceField_SHIFT)

/* Bits in NPHY_NsyncscramInit0 */
#define NPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT	0
#define NPHY_NsyncscramInit0_Nsyncscram0Init_MASK \
	(0x7f << NPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT)
#define NPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT	7
#define NPHY_NsyncscramInit0_Nsyncscram1Init_MASK \
	(0x7f << NPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT)

/* Bits in NPHY_NsyncscramInit1 */
#define NPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT	0
#define NPHY_NsyncscramInit1_Nsyncscram2Init_MASK \
	(0x7f << NPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT)
#define NPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT	7
#define NPHY_NsyncscramInit1_Nsyncscram3Init_MASK \
	(0x7f << NPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT)
#define NPHY_NsyncscramInit1_autoScramEn_SHIFT	14
#define NPHY_NsyncscramInit1_autoScramEn_MASK	(0x1 << NPHY_NsyncscramInit1_autoScramEn_SHIFT)

/* Bits in NPHY_initswizzlepatternleg */
#define NPHY_initswizzlepatternleg_Ant0QAM64swizpatternleg_SHIFT	0
#define NPHY_initswizzlepatternleg_Ant0QAM64swizpatternleg_MASK \
	(0x3 << NPHY_initswizzlepatternleg_Ant0QAM64swizpatternleg_SHIFT)
#define NPHY_initswizzlepatternleg_Ant0QAM64swizpatternlegdup_SHIFT	2
#define NPHY_initswizzlepatternleg_Ant0QAM64swizpatternlegdup_MASK \
	(0x3 << NPHY_initswizzlepatternleg_Ant0QAM64swizpatternlegdup_SHIFT)
#define NPHY_initswizzlepatternleg_Ant0QAM64swizpattern11ndup_SHIFT	4
#define NPHY_initswizzlepatternleg_Ant0QAM64swizpattern11ndup_MASK \
	(0x3 << NPHY_initswizzlepatternleg_Ant0QAM64swizpattern11ndup_SHIFT)
#define NPHY_initswizzlepatternleg_Ant1QAM64swizpattern11ndup_SHIFT	6
#define NPHY_initswizzlepatternleg_Ant1QAM64swizpattern11ndup_MASK \
	(0x3 << NPHY_initswizzlepatternleg_Ant1QAM64swizpattern11ndup_SHIFT)

/* Bits in NPHY_BphyControl3 */
#define NPHY_BphyControl3_bphyScale_SHIFT	0
#define NPHY_BphyControl3_bphyScale_MASK	(0xff << NPHY_BphyControl3_bphyScale_SHIFT)
#define NPHY_BphyControl3_bphyFrmStartCntValue_SHIFT	8
#define NPHY_BphyControl3_bphyFrmStartCntValue_MASK	\
	(0xff << NPHY_BphyControl3_bphyFrmStartCntValue_SHIFT)

/* Bits in NPHY_REV3_BphyControl3 */
#define NPHY_REV3_BphyControl3_bphyScale20MHz_SHIFT	0
#define NPHY_REV3_BphyControl3_bphyScale20MHz_MASK \
	(0xff << NPHY_REV3_BphyControl3_bphyScale20MHz_SHIFT)
#define NPHY_REV3_BphyControl3_bphyFrmStartCntValue_SHIFT	8
#define NPHY_REV3_BphyControl3_bphyFrmStartCntValue_MASK \
	(0xff << NPHY_REV3_BphyControl3_bphyFrmStartCntValue_SHIFT)

/* Bits in NPHY_BphyControl4 */
#define NPHY_BphyControl4_bphyFrmTailCntValue_SHIFT	0
#define NPHY_BphyControl4_bphyFrmTailCntValue_MASK \
	(0x3ff << NPHY_BphyControl4_bphyFrmTailCntValue_SHIFT)

/* Bits in NPHY_RxStatusWord0 */
#define NPHY_RxStatusWord0_DbgRxStatus_SHIFT	0
#define NPHY_RxStatusWord0_DbgRxStatus_MASK	(0xffff << NPHY_RxStatusWord0_DbgRxStatus_SHIFT)

/* Bits in NPHY_RxStatusWord1 */
#define NPHY_RxStatusWord1_DbgRxStatus_SHIFT	0
#define NPHY_RxStatusWord1_DbgRxStatus_MASK	(0xffff << NPHY_RxStatusWord1_DbgRxStatus_SHIFT)

/* Bits in NPHY_RxStatusWord2 */
#define NPHY_RxStatusWord2_DbgRxStatus_SHIFT	0
#define NPHY_RxStatusWord2_DbgRxStatus_MASK	(0xffff << NPHY_RxStatusWord2_DbgRxStatus_SHIFT)

/* Bits in NPHY_RxStatusWord3 */
#define NPHY_RxStatusWord3_DbgRxStatus_SHIFT	0
#define NPHY_RxStatusWord3_DbgRxStatus_MASK	(0xffff << NPHY_RxStatusWord3_DbgRxStatus_SHIFT)

/* Bits in NPHY_RxStatusLatchCtrl */
#define NPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT	0
#define NPHY_RxStatusLatchCtrl_LatchCtrl0_MASK	(0x1 << NPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT)
#define NPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT	1
#define NPHY_RxStatusLatchCtrl_LatchCtrl1_MASK	(0x1 << NPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT)

/* Bits in NPHY_REV3_RfctrlOverrideAux */
#define NPHY_REV3_RfctrlOverrideAux_rxrf_pu_SHIFT	0
#define NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlOverrideAux_rxrf_pu_SHIFT)
#define NPHY_REV3_RfctrlOverrideAux_rc_cal_ovr_en_SHIFT	1
#define NPHY_REV3_RfctrlOverrideAux_rc_cal_ovr_en_MASK \
	(0x1 << NPHY_REV3_RfctrlOverrideAux_rc_cal_ovr_en_SHIFT)
#define NPHY_REV3_RfctrlOverrideAux_rc_cal_ovr_val_SHIFT	2
#define NPHY_REV3_RfctrlOverrideAux_rc_cal_ovr_val_MASK \
	(0x1 << NPHY_REV3_RfctrlOverrideAux_rc_cal_ovr_val_SHIFT)
#define NPHY_REV3_RfctrlOverrideAux_rx_bias_reset_SHIFT	3
#define NPHY_REV3_RfctrlOverrideAux_rx_bias_reset_MASK \
	(0x1 << NPHY_REV3_RfctrlOverrideAux_rx_bias_reset_SHIFT)
#define NPHY_REV3_RfctrlOverrideAux_tx_bias_reset_SHIFT	4
#define NPHY_REV3_RfctrlOverrideAux_tx_bias_reset_MASK \
	(0x1 << NPHY_REV3_RfctrlOverrideAux_tx_bias_reset_SHIFT)
#define NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_SHIFT	5
#define NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_MASK \
	(0x1 << NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_SHIFT)

/* Bits in NPHY_RfctrlOverride */
#define NPHY_RfctrlOverride_trigger_SHIFT 0
#define NPHY_RfctrlOverride_trigger_MASK (0x1 << NPHY_RfctrlOverride_trigger_SHIFT)
#define NPHY_RfctrlOverride_core_sel_SHIFT 1
#define NPHY_RfctrlOverride_core_sel_MASK (0x1 << NPHY_RfctrlOverride_core_sel_SHIFT)
#define NPHY_RfctrlOverride_rx_pd_SHIFT 2
#define NPHY_RfctrlOverride_rx_pd_MASK (0x1 << NPHY_RfctrlOverride_rx_pd_SHIFT)
#define NPHY_RfctrlOverride_tx_pd_SHIFT 3
#define NPHY_RfctrlOverride_tx_pd_MASK (0x1 << NPHY_RfctrlOverride_tx_pd_SHIFT)
#define NPHY_RfctrlOverride_pa_pd_SHIFT 4
#define NPHY_RfctrlOverride_pa_pd_MASK (0x1 << NPHY_RfctrlOverride_pa_pd_SHIFT)
#define NPHY_RfctrlOverride_rssi_ctrl_SHIFT 5
#define NPHY_RfctrlOverride_rssi_ctrl_MASK (0x1 << NPHY_RfctrlOverride_rssi_ctrl_SHIFT)
#define NPHY_RfctrlOverride_lpf_bw_SHIFT 6
#define NPHY_RfctrlOverride_lpf_bw_MASK (0x1 << NPHY_RfctrlOverride_lpf_bw_SHIFT)
#define NPHY_RfctrlOverride_hpf_bw_hi_SHIFT 7
#define NPHY_RfctrlOverride_hpf_bw_hi_MASK (0x1 << NPHY_RfctrlOverride_hpf_bw_hi_SHIFT)
#define NPHY_RfctrlOverride_hiq_dis_core_SHIFT 8
#define NPHY_RfctrlOverride_hiq_dis_core_MASK (0x1 << NPHY_RfctrlOverride_hiq_dis_core_SHIFT)
#define NPHY_RfctrlOverride_RxOrTxn_SHIFT 9
#define NPHY_RfctrlOverride_RxOrTxn_MASK (0x1 << NPHY_RfctrlOverride_RxOrTxn_SHIFT)
#define NPHY_RfctrlOverride_rxgain_SHIFT 10
#define NPHY_RfctrlOverride_rxgain_MASK (0x1 << NPHY_RfctrlOverride_rxgain_SHIFT)
#define NPHY_RfctrlOverride_txgain_SHIFT 11
#define NPHY_RfctrlOverride_txgain_MASK (0x1 << NPHY_RfctrlOverride_txgain_SHIFT)
#define NPHY_RfctrlOverride_rxen_SHIFT 12
#define NPHY_RfctrlOverride_rxen_MASK (0x1 << NPHY_RfctrlOverride_rxen_SHIFT)
#define NPHY_RfctrlOverride_txen_SHIFT 13
#define NPHY_RfctrlOverride_txen_MASK (0x1 << NPHY_RfctrlOverride_txen_SHIFT)
#define NPHY_RfctrlOverride_seqen_core_SHIFT 14
#define NPHY_RfctrlOverride_seqen_core_MASK (0x1 << NPHY_RfctrlOverride_seqen_core_SHIFT)

/* Bits in NPHY_REV3_RfctrlOverride[1,2] */
#define NPHY_REV3_RfctrlOverride_trigger_SHIFT	0
#define NPHY_REV3_RfctrlOverride_trigger_MASK	(0x1 << NPHY_REV3_RfctrlOverride_trigger_SHIFT)
#define NPHY_REV3_RfctrlOverride_rx_pu_SHIFT	1
#define NPHY_REV3_RfctrlOverride_rx_pu_MASK	(0x1 << NPHY_REV3_RfctrlOverride_rx_pu_SHIFT)
#define NPHY_REV3_RfctrlOverride_tx_pu_SHIFT	2
#define NPHY_REV3_RfctrlOverride_tx_pu_MASK	(0x1 << NPHY_REV3_RfctrlOverride_tx_pu_SHIFT)
#define NPHY_REV3_RfctrlOverride_intpa_pu_SHIFT	3
#define NPHY_REV3_RfctrlOverride_intpa_pu_MASK	(0x1 << NPHY_REV3_RfctrlOverride_intpa_pu_SHIFT)
#define NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_SHIFT	4
#define NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_SHIFT)
#define NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_SHIFT	5
#define NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_SHIFT)
#define NPHY_REV3_RfctrlOverride_rssi_wb2_pu_SHIFT	6
#define NPHY_REV3_RfctrlOverride_rssi_wb2_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlOverride_rssi_wb2_pu_SHIFT)
#define NPHY_REV3_RfctrlOverride_rssi_nb_pu_SHIFT	7
#define NPHY_REV3_RfctrlOverride_rssi_nb_pu_MASK \
	(0x1 << NPHY_REV3_RfctrlOverride_rssi_nb_pu_SHIFT)
#define NPHY_REV3_RfctrlOverride_rx_lpf_bw_SHIFT	8
#define NPHY_REV3_RfctrlOverride_rx_lpf_bw_MASK	(0x1 << NPHY_REV3_RfctrlOverride_rx_lpf_bw_SHIFT)
#define NPHY_REV3_RfctrlOverride_hpf_hpc_SHIFT	9
#define NPHY_REV3_RfctrlOverride_hpf_hpc_MASK	(0x1 << NPHY_REV3_RfctrlOverride_hpf_hpc_SHIFT)
#define NPHY_REV3_RfctrlOverride_lpf_hpc_SHIFT	10
#define NPHY_REV3_RfctrlOverride_lpf_hpc_MASK	(0x1 << NPHY_REV3_RfctrlOverride_lpf_hpc_SHIFT)
#define NPHY_REV3_RfctrlOverride_hiq_dis_core_SHIFT	11
#define NPHY_REV3_RfctrlOverride_hiq_dis_core_MASK \
	(0x1 << NPHY_REV3_RfctrlOverride_hiq_dis_core_SHIFT)
#define NPHY_REV3_RfctrlOverride_rxgain_SHIFT	12
#define NPHY_REV3_RfctrlOverride_rxgain_MASK	(0x1 << NPHY_REV3_RfctrlOverride_rxgain_SHIFT)
#define NPHY_REV3_RfctrlOverride_txgain_SHIFT	13
#define NPHY_REV3_RfctrlOverride_txgain_MASK	(0x1 << NPHY_REV3_RfctrlOverride_txgain_SHIFT)
#define NPHY_REV3_RfctrlOverride_op_buf_bw_SHIFT	14
#define NPHY_REV3_RfctrlOverride_op_buf_bw_MASK	(0x1 << NPHY_REV3_RfctrlOverride_op_buf_bw_SHIFT)
#define NPHY_REV3_RfctrlOverride_tx_lpf_bw_SHIFT	15
#define NPHY_REV3_RfctrlOverride_tx_lpf_bw_MASK	(0x1 << NPHY_REV3_RfctrlOverride_tx_lpf_bw_SHIFT)

/* Bits in NPHY_REV7_RfctrlOverride[0, 1] */
#define NPHY_REV7_RfctrlOverride_trigger_SHIFT	0
#define NPHY_REV7_RfctrlOverride_trigger_MASK	(0x1 << NPHY_REV7_RfctrlOverride_trigger_SHIFT)
#define NPHY_REV7_RfctrlOverride_rx_pu_SHIFT	1
#define NPHY_REV7_RfctrlOverride_rx_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rx_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_tx_pu_SHIFT	2
#define NPHY_REV7_RfctrlOverride_tx_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_tx_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_tx_nolpf_pu_MASK       NPHY_REV7_RfctrlOverride_tx_pu_MASK
#define NPHY_REV7_RfctrlOverride_intpa_pu_SHIFT	3
#define NPHY_REV7_RfctrlOverride_intpa_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_intpa_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_SHIFT	4
#define NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_SHIFT	5
#define NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_rssi_wb2_pu_SHIFT	6
#define NPHY_REV7_RfctrlOverride_rssi_wb2_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rssi_wb2_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_rssi_nb_pu_SHIFT	7
#define NPHY_REV7_RfctrlOverride_rssi_nb_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rssi_nb_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_rx_lpf_bw_SHIFT	8
#define NPHY_REV7_RfctrlOverride_rx_lpf_bw_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rx_lpf_bw_SHIFT)
#define NPHY_REV7_RfctrlOverride_hpf_hpc_SHIFT	9
#define NPHY_REV7_RfctrlOverride_hpf_hpc_MASK	(0x1 << NPHY_REV7_RfctrlOverride_hpf_hpc_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_hpc_SHIFT	10
#define NPHY_REV7_RfctrlOverride_lpf_hpc_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_hpc_SHIFT)
#define NPHY_REV7_RfctrlOverride_rxgain_SHIFT	11
#define NPHY_REV7_RfctrlOverride_rxgain_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rxgain_SHIFT)
#define NPHY_REV7_RfctrlOverride_txgain_SHIFT	12
#define NPHY_REV7_RfctrlOverride_txgain_MASK	(0x1 << NPHY_REV7_RfctrlOverride_txgain_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT	13
#define NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_gain_biq1_SHIFT	14
#define NPHY_REV7_RfctrlOverride_lpf_gain_biq1_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_gain_biq1_SHIFT)

#define NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK (0x3 << NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT)

/* Bits in NPHY_RfctrlAuxReg[1, 2] */
/* REV7-specific */
#define NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT	4
#define NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK	(0x7 << NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT)
#define NPHY_REV7_RfctrlAuxReg_rx_bias_reset_SHIFT	8
#define NPHY_REV7_RfctrlAuxReg_rx_bias_reset_MASK	(0x1 << NPHY_REV7_RfctrlAuxReg_rx_bias_reset_SHIFT)
#define NPHY_REV7_RfctrlAuxReg_tx_bias_reset_SHIFT	9
#define NPHY_REV7_RfctrlAuxReg_tx_bias_reset_MASK	(0x1 << NPHY_REV7_RfctrlAuxReg_tx_bias_reset_SHIFT)

/* Bits in NPHY_RfSeqTXLPFBW_OFDM */
#define NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw1_SHIFT	0
#define NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw1_MASK \
	(0x7 << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw1_SHIFT)
#define NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw2_SHIFT	3
#define NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw2_MASK \
	(0x7 << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw2_SHIFT)
#define NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw3_SHIFT	6
#define NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw3_MASK \
	(0x7 << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw3_SHIFT)
#define NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw4_SHIFT	9
#define NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw4_MASK \
	(0x7 << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw4_SHIFT)

/* Bits in NPHY_RfSeqTXLPFBW_11B */
#define NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw1_SHIFT	0
#define NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw1_MASK \
	(0x7 << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw1_SHIFT)
#define NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw2_SHIFT	3
#define NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw2_MASK \
	(0x7 << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw2_SHIFT)
#define NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw3_SHIFT	6
#define NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw3_MASK \
	(0x7 << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw3_SHIFT)
#define NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw4_SHIFT	9
#define NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw4_MASK \
	(0x7 << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw4_SHIFT)

/* Bits in NPHY_BistStatus2 */
#define NPHY_BistStatus2_bistFail_SHIFT	0
#define NPHY_BistStatus2_bistFail_MASK	(0xffff << NPHY_BistStatus2_bistFail_SHIFT)

/* Bits in NPHY_BistStatus3 */
#define NPHY_BistStatus3_bistFail_SHIFT	0
#define NPHY_BistStatus3_bistFail_MASK	(0xffff << NPHY_BistStatus3_bistFail_SHIFT)

/* Bits in NPHY_MimoConfig */
#define RX_GF_OR_MM			0x0004	/* 0: receive MM only, 1: receive GF only */
#define RX_GF_MM_AUTO			0x0100	/* auto: can receive either GF or MM */

/* Bits in NPHY_MimoConfig */
#define NPHY_MimoConfig_OperatingMode_SHIFT	0
#define NPHY_MimoConfig_OperatingMode_MASK	(0x3 << NPHY_MimoConfig_OperatingMode_SHIFT)
/* GreenFieldOrMixModeN and NoOfSVCBytesInHT removed from REV8+ */
#define NPHY_MimoConfig_GreenFieldOrMixModeN_SHIFT	2
#define NPHY_MimoConfig_GreenFieldOrMixModeN_MASK \
	(0x1 << NPHY_MimoConfig_GreenFieldOrMixModeN_SHIFT)
#define NPHY_MimoConfig_NoOfSVCBytesInHT_SHIFT	4
#define NPHY_MimoConfig_NoOfSVCBytesInHT_MASK	(0x3 << NPHY_MimoConfig_NoOfSVCBytesInHT_SHIFT)
#define NPHY_MimoConfig_HTAgcPktgainEn_SHIFT	7
#define NPHY_MimoConfig_HTAgcPktgainEn_MASK	(0x1 << NPHY_MimoConfig_HTAgcPktgainEn_SHIFT)
/* AutoEnv removed from REV8+ */
#define NPHY_MimoConfig_AutoEnv_SHIFT	8
#define NPHY_MimoConfig_AutoEnv_MASK	(0x1 << NPHY_MimoConfig_AutoEnv_SHIFT)
/* Dup675Mode removed from REV8+ */
#define NPHY_MimoConfig_Dup675Mode_SHIFT	9
#define NPHY_MimoConfig_Dup675Mode_MASK	(0x1 << NPHY_MimoConfig_Dup675Mode_SHIFT)

/* Bits in NPHY_RadarBlankCtrl */
#define NPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT	0
#define NPHY_RadarBlankCtrl_radarBlankingInterval_MASK \
	(0xff << NPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT)
#define NPHY_RadarBlankCtrl_radarCrsSrhBlankEn_SHIFT	8
#define NPHY_RadarBlankCtrl_radarCrsSrhBlankEn_MASK \
	(0x1 << NPHY_RadarBlankCtrl_radarCrsSrhBlankEn_SHIFT)
#define NPHY_RadarBlankCtrl_radarTimSrhBlankEn_SHIFT	9
#define NPHY_RadarBlankCtrl_radarTimSrhBlankEn_MASK \
	(0x1 << NPHY_RadarBlankCtrl_radarTimSrhBlankEn_SHIFT)
#define NPHY_RadarBlankCtrl_radarDecBlankEn_SHIFT	10
#define NPHY_RadarBlankCtrl_radarDecBlankEn_MASK \
	(0x1 << NPHY_RadarBlankCtrl_radarDecBlankEn_SHIFT)
#define NPHY_RadarBlankCtrl_radarRstBlankEn_SHIFT	11
#define NPHY_RadarBlankCtrl_radarRstBlankEn_MASK \
	(0x1 << NPHY_RadarBlankCtrl_radarRstBlankEn_SHIFT)
#define NPHY_RadarBlankCtrl_radarWaitEngyDropBlankEn_SHIFT	12
#define NPHY_RadarBlankCtrl_radarWaitEngyDropBlankEn_MASK \
	(0x1 << NPHY_RadarBlankCtrl_radarWaitEngyDropBlankEn_SHIFT)
#define NPHY_RadarBlankCtrl_radarChnEstBlankEn_SHIFT	13
#define NPHY_RadarBlankCtrl_radarChnEstBlankEn_MASK \
	(0x1 << NPHY_RadarBlankCtrl_radarChnEstBlankEn_SHIFT)
#define NPHY_RadarBlankCtrl_radarNClksBlankEn_SHIFT	14
#define NPHY_RadarBlankCtrl_radarNClksBlankEn_MASK \
	(0x1 << NPHY_RadarBlankCtrl_radarNClksBlankEn_SHIFT)

/* Bits in NPHY_Antenna0_radarFifoCtrl */
#define NPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT	0
#define NPHY_Antenna0_radarFifoCtrl_recordCnt_MASK \
	(0x3ff << NPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT)
#define NPHY_Antenna0_radarFifoCtrl_overRun_SHIFT	10
#define NPHY_Antenna0_radarFifoCtrl_overRun_MASK \
	(0x1 << NPHY_Antenna0_radarFifoCtrl_overRun_SHIFT)

/* Bits in NPHY_Antenna1_radarFifoCtrl */
#define NPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT	0
#define NPHY_Antenna1_radarFifoCtrl_recordCnt_MASK \
	(0x3ff << NPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT)
#define NPHY_Antenna1_radarFifoCtrl_overRun_SHIFT	10
#define NPHY_Antenna1_radarFifoCtrl_overRun_MASK \
	(0x1 << NPHY_Antenna1_radarFifoCtrl_overRun_SHIFT)

/* Bits in NPHY_Antenna0_radarFifoData */
#define NPHY_Antenna0_radarFifoData_rdData_SHIFT	0
#define NPHY_Antenna0_radarFifoData_rdData_MASK	(0xffff << NPHY_Antenna0_radarFifoData_rdData_SHIFT)

/* Bits in NPHY_Antenna1_radarFifoData */
#define NPHY_Antenna1_radarFifoData_rdData_SHIFT	0
#define NPHY_Antenna1_radarFifoData_rdData_MASK	(0xffff << NPHY_Antenna1_radarFifoData_rdData_SHIFT)

/* Bits in NPHY_RadarThresh0 */
#define NPHY_RadarThresh0_radarThd0_SHIFT	0
#define NPHY_RadarThresh0_radarThd0_MASK	(0x7ff << NPHY_RadarThresh0_radarThd0_SHIFT)

/* Bits in NPHY_RadarThresh1 */
#define NPHY_RadarThresh1_radarThd1_SHIFT	0
#define NPHY_RadarThresh1_radarThd1_MASK	(0x7ff << NPHY_RadarThresh1_radarThd1_SHIFT)

/* Bits in NPHY_RadarThresh0R */
#define NPHY_RadarThresh0R_radarThd0r_SHIFT	0
#define NPHY_RadarThresh0R_radarThd0r_MASK	(0x7ff << NPHY_RadarThresh0R_radarThd0r_SHIFT)

/* Bits in NPHY_RadarThresh1R */
#define NPHY_RadarThresh1R_radarThd1r_SHIFT	0
#define NPHY_RadarThresh1R_radarThd1r_MASK	(0x7ff << NPHY_RadarThresh1R_radarThd1r_SHIFT)

/* Bits in NPHY_Crs20In40DwellLength */
#define NPHY_Crs20In40DwellLength_crs_20in40_dwell_len_SHIFT	0
#define NPHY_Crs20In40DwellLength_crs_20in40_dwell_len_MASK \
	(0xffff << NPHY_Crs20In40DwellLength_crs_20in40_dwell_len_SHIFT)

/* Bits in NPHY_RfctrlAuxReg[1,2,3,4] */
#define NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_SHIFT	0
#define NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_MASK \
	(0x7 << NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_SHIFT)
#define NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT	4
#define NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK	(0x7 << NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT)
#define NPHY_RfctrlAuxReg_rx_bias_reset_SHIFT	8
#define NPHY_RfctrlAuxReg_rx_bias_reset_MASK	(0x1 << NPHY_RfctrlAuxReg_rx_bias_reset_SHIFT)
#define NPHY_RfctrlAuxReg_tx_bias_reset_SHIFT	9
#define NPHY_RfctrlAuxReg_tx_bias_reset_MASK	(0x1 << NPHY_RfctrlAuxReg_tx_bias_reset_SHIFT)
#define NPHY_RfctrlAuxReg_tx_lpf_bw_SHIFT	10
#define NPHY_RfctrlAuxReg_tx_lpf_bw_MASK	(0x7 << NPHY_RfctrlAuxReg_tx_lpf_bw_SHIFT)

/* Bits in NPHY_RfctrlMiscReg[1,2,3,4] */
#define NPHY_RfctrlMiscReg_rxgain_upper_SHIFT	0
#define NPHY_RfctrlMiscReg_rxgain_upper_MASK	(0x3 << NPHY_RfctrlMiscReg_rxgain_upper_SHIFT)
#define NPHY_RfctrlMiscReg_rssi_wb1a_sel_SHIFT	2
#define NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK	(0x1 << NPHY_RfctrlMiscReg_rssi_wb1a_sel_SHIFT)
#define NPHY_RfctrlMiscReg_rssi_wb1g_sel_SHIFT	3
#define NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK	(0x1 << NPHY_RfctrlMiscReg_rssi_wb1g_sel_SHIFT)
#define NPHY_RfctrlMiscReg_rssi_wb2_sel_SHIFT	4
#define NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK	(0x1 << NPHY_RfctrlMiscReg_rssi_wb2_sel_SHIFT)
#define NPHY_RfctrlMiscReg_rssi_nb_sel_SHIFT	5
#define NPHY_RfctrlMiscReg_rssi_nb_sel_MASK	(0x1 << NPHY_RfctrlMiscReg_rssi_nb_sel_SHIFT)
#define NPHY_RfctrlMiscReg_op_buf_bw_SHIFT	6
#define NPHY_RfctrlMiscReg_op_buf_bw_MASK	(0x3 << NPHY_RfctrlMiscReg_op_buf_bw_SHIFT)
#define NPHY_RfctrlMiscReg_rc_cal_ovr_en_SHIFT	9
#define NPHY_RfctrlMiscReg_rc_cal_ovr_en_MASK	(0x1 << NPHY_RfctrlMiscReg_rc_cal_ovr_en_SHIFT)
#define NPHY_RfctrlMiscReg_rc_cal_ovr_val_SHIFT	10
#define NPHY_RfctrlMiscReg_rc_cal_ovr_val_MASK	(0x1f << NPHY_RfctrlMiscReg_rc_cal_ovr_val_SHIFT)
#define NPHY_RfctrlMiscReg_rxrf_pu_SHIFT	15
#define NPHY_RfctrlMiscReg_rxrf_pu_MASK	(0x1 << NPHY_RfctrlMiscReg_rxrf_pu_SHIFT)

/* Bits in NPHY_REV7_RfctrlMiscReg[3,4] */
#define NPHY_REV7_RfctrlMiscReg_dc_loop_pu_SHIFT	0
#define NPHY_REV7_RfctrlMiscReg_dc_loop_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_dc_loop_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_pu_SHIFT	1
#define NPHY_REV7_RfctrlMiscReg_lpf_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_rxif_pu_SHIFT	2
#define NPHY_REV7_RfctrlMiscReg_rxif_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_rxif_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_rxmx_pu_SHIFT	3
#define NPHY_REV7_RfctrlMiscReg_rxmx_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_rxmx_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lna2_pu_SHIFT	4
#define NPHY_REV7_RfctrlMiscReg_lna2_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lna2_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lna1_pu_SHIFT	5
#define NPHY_REV7_RfctrlMiscReg_lna1_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lna1_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_q_SHIFT	6
#define NPHY_REV7_RfctrlMiscReg_lpf_q_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_q_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_SHIFT	8
#define NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK	(0x7 << NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_SHIFT	11
#define NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_SHIFT	12
#define NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_SHIFT	13
#define NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_SHIFT	14
#define NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_SHIFT)

/* Bits in NPHY_REV7_RfctrlOverride[3,4] */
#define NPHY_REV7_RfctrlOverride_dc_loop_pu_SHIFT	0
#define NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_dc_loop_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_pu_SHIFT	1
#define NPHY_REV7_RfctrlOverride_lpf_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_rxif_pu_SHIFT	2
#define NPHY_REV7_RfctrlOverride_rxif_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rxif_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_rxif_nolpf_pu_MASK	NPHY_REV7_RfctrlOverride_rxif_pu_MASK
#define NPHY_REV7_RfctrlOverride_rxmx_pu_SHIFT	3
#define NPHY_REV7_RfctrlOverride_rxmx_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rxmx_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_lna2_pu_SHIFT	4
#define NPHY_REV7_RfctrlOverride_lna2_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lna2_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_lna1_pu_SHIFT	5
#define NPHY_REV7_RfctrlOverride_lna1_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lna1_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_q_SHIFT	6
#define NPHY_REV7_RfctrlOverride_lpf_q_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_q_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_bw_ctl_SHIFT	7
#define NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_bw_ctl_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_byp_dc_SHIFT	8
#define NPHY_REV7_RfctrlOverride_lpf_byp_dc_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_byp_dc_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_byp_rx_SHIFT	9
#define NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_byp_rx_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_byp_tx_SHIFT	10
#define NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_byp_tx_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_sel_txrx_SHIFT	11
#define NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_sel_txrx_SHIFT)
#define NPHY_REV7_RfctrlOverride_tx_bias_reset_SHIFT    4
#define NPHY_REV7_RfctrlOverride_tx_bias_reset_MASK     (0x1 << NPHY_REV7_RfctrlOverride_tx_bias_reset_SHIFT)

#define NPHY_REV19_RfctrlOverride_rx_bias_reset_SHIFT	3
#define NPHY_REV19_RfctrlOverride_rx_bias_reset_MASK	0x8
#define NPHY_REV19_RfctrlOverride_tx_bias_reset_SHIFT   4
#define NPHY_REV19_RfctrlOverride_tx_bias_reset_MASK    0x10

/* Bits in NPHY_REV7_RfctrlMiscReg[5, 6] */
#define NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_SHIFT	0
#define NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_SHIFT	1
#define NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_SHIFT	2
#define NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_SHIFT	3
#define NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_SHIFT	4
#define NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_MASK	(0x1 << NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_scap_SHIFT	5
#define NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_scap_MASK	(0x1f << NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_scap_SHIFT)
#define NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_bcap_SHIFT	10
#define NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_bcap_MASK	(0x1f << NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_bcap_SHIFT)

/* Bits in NPHY_REV7_RfctrlOverride[5, 6] */
#define NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_SHIFT	0
#define NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_SHIFT	1
#define NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_SHIFT	2
#define NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_SHIFT)
#define NPHY_REV7_RfctrlOverride_lpf_byp_dacbuf_SHIFT	3
#define NPHY_REV7_RfctrlOverride_lpf_byp_dacbuf_MASK	(0x1 << NPHY_REV7_RfctrlOverride_lpf_byp_dacbuf_SHIFT)
#define NPHY_REV7_RfctrlOverride_rc_cal_ovr_en_SHIFT	4
#define NPHY_REV7_RfctrlOverride_rc_cal_ovr_en_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rc_cal_ovr_en_SHIFT)
#define NPHY_REV7_RfctrlOverride_rc_cal_ovr_scap_SHIFT	5
#define NPHY_REV7_RfctrlOverride_rc_cal_ovr_scap_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rc_cal_ovr_scap_SHIFT)
#define NPHY_REV7_RfctrlOverride_rc_cal_ovr_bcap_SHIFT	6
#define NPHY_REV7_RfctrlOverride_rc_cal_ovr_bcap_MASK	(0x1 << NPHY_REV7_RfctrlOverride_rc_cal_ovr_bcap_SHIFT)
/* REV19 RfCtrlOverrides */
#define NPHY_REV19_RfctrlOverride_rc_cal_ovr_hpc_SHIFT		7
#define NPHY_REV19_RfctrlOverride_rc_cal_ovr_hpc_MASK		0x80
#define NPHY_REV19_RfctrlOverride_rc_cal_ovr_aaciCap_SHIFT	8
#define NPHY_REV19_RfctrlOverride_rc_cal_ovr_aaciCap_MASK	0x100
/* Bits in RfctrlMiscReg[15,16] */
#define NPHY_REV19_RfctrlMiscReg_rc_cal_ovr_hpc_SHIFT		7
#define NPHY_REV19_RfctrlMiscReg_rc_cal_ovr_hpc_MASK		0xf80
#define NPHY_REV19_RfctrlMiscReg_rc_cal_ovr_aacicap_SHIFT	0
#define NPHY_REV19_RfctrlMiscReg_rc_cal_ovr_aacicap_MASK	0x7f

/* Bits in NPHY_REV19_RfctrlMiscReg[9,10] */
#define NPHY_REV19_RfctrlMiscReg_sdadc_reset_ovr_SHIFT		0
#define NPHY_REV19_RfctrlMiscReg_sdadc_reset_ovr_MASK		0x1
#define NPHY_REV19_RfctrlMiscReg_sdadc_clamp_en_SHIFT		1
#define NPHY_REV19_RfctrlMiscReg_sdadc_clamp_en_MASK		0x2

/* Bits in RfCtrlOverride[7] */
#define NPHY_REV19_RfctrlOverride_afe_iqadc_reset_SHIFT		0
#define NPHY_REV19_RfctrlOverride_afe_iqadc_reset_MASK		0x1
#define NPHY_REV19_RfctrlOverride_fast_nap_bias_pu_SHIFT	1
#define NPHY_REV19_RfctrlOverride_fast_nap_bias_pu_MASK		0x2
#define NPHY_REV19_RfctrlOverride_lna1_5G_low_ct_SHIFT		2
#define NPHY_REV19_RfctrlOverride_lna1_5G_low_ct_MASK		0x4
#define NPHY_REV19_RfctrlOverride_lna1_5G_pu_SHIFT		3
#define NPHY_REV19_RfctrlOverride_lna1_5G_pu_MASK		0x8
#define NPHY_REV19_RfctrlOverride_lna1_low_ct_SHIFT		4
#define NPHY_REV19_RfctrlOverride_lna1_low_ct_MASK		0x10
#define NPHY_REV19_RfctrlOverride_logen_pwrup_SHIFT		5
#define NPHY_REV19_RfctrlOverride_logen_pwrup_MASK		0x20
#define NPHY_REV19_RfctrlOverride_logen_reset_SHIFT		6
#define NPHY_REV19_RfctrlOverride_logen_reset_MASK		0x40
#define NPHY_REV19_RfctrlOverride_logen_rx_bias_reset_SHIFT	7
#define NPHY_REV19_RfctrlOverride_logen_rx_bias_reset_MASK	0x80
#define NPHY_REV19_RfctrlOverride_logen_rx_pwrup_SHIFT		8
#define NPHY_REV19_RfctrlOverride_logen_rx_pwrup_MASK		0x100
#define NPHY_REV19_RfctrlOverride_lpf_aaci_en_SHIFT		9
#define NPHY_REV19_RfctrlOverride_lpf_aaci_en_MASK		0x200
#define NPHY_REV19_RfctrlOverride_lpf_bias_pu_SHIFT		10
#define NPHY_REV19_RfctrlOverride_lpf_bias_pu_MASK		0x400
#define NPHY_REV19_RfctrlOverride_lpf_bias_reset_SHIFT		11
#define NPHY_REV19_RfctrlOverride_lpf_bias_reset_MASK		0x800
#define NPHY_REV19_RfctrlOverride_lpf_dc_loop_pu_SHIFT		12
#define NPHY_REV19_RfctrlOverride_lpf_dc_loop_pu_MASK		0x1000
#define NPHY_REV19_RfctrlOverride_rxrf_5G_pu_SHIFT		13
#define NPHY_REV19_RfctrlOverride_rxrf_5G_pu_MASK		0x2000
#define NPHY_REV19_RfctrlOverride_lpf_sel_byp_rxlpf_SHIFT	14
#define NPHY_REV19_RfctrlOverride_lpf_sel_byp_rxlpf_MASK	0x4000
#define NPHY_REV19_RfctrlOverride_rfpll_reset_SHIFT		15
#define NPHY_REV19_RfctrlOverride_rfpll_reset_MASK		0x8000

/* Bits in RfCtrlOverride[8,10] */
#define NPHY_REV19_RfctrlOverride_tia_byp_dc_SHIFT		0
#define NPHY_REV19_RfctrlOverride_tia_byp_dc_MASK		0x1
#define NPHY_REV19_RfctrlOverride_tia_dc_loop_pu_SHIFT		1
#define NPHY_REV19_RfctrlOverride_tia_dc_loop_pu_MASK		0x2
#define NPHY_REV19_RfctrlOverride_tia_hpc_SHIFT			2
#define NPHY_REV19_RfctrlOverride_tia_hpc_MASK			0x4
#define NPHY_REV19_RfctrlOverride_rssi_wb3_pu_SHIFT		3
#define NPHY_REV19_RfctrlOverride_rssi_wb3_pu_MASK		0x8
#define NPHY_REV19_RfctrlOverride_dac_pu_SHIFT			4
#define NPHY_REV19_RfctrlOverride_dac_pu_MASK			0x10
#define NPHY_REV19_RfctrlOverride_aux_en_SHIFT			5
#define NPHY_REV19_RfctrlOverride_aux_en_MASK			0x20

/* Bits in RfctrlMiscReg[11,12] */
#define NPHY_REV19_RfctrlMiscReg_afe_iqadc_reset_SHIFT		0
#define NPHY_REV19_RfctrlMiscReg_afe_iqadc_reset_MASK		0x1
#define NPHY_REV19_RfctrlMiscReg_fast_nap_bias_pu_SHIFT		1
#define NPHY_REV19_RfctrlMiscReg_fast_nap_bias_pu_MASK		0x2
#define NPHY_REV19_RfctrlMiscReg_lna1_5G_low_ct_SHIFT		2
#define NPHY_REV19_RfctrlMiscReg_lna1_5G_low_ct_MASK		0x4
#define NPHY_REV19_RfctrlMiscReg_lna1_5G_pu_SHIFT		3
#define NPHY_REV19_RfctrlMiscReg_lna1_5G_pu_MASK		0x8
#define NPHY_REV19_RfctrlMiscReg_lna1_low_ct_SHIFT		4
#define NPHY_REV19_RfctrlMiscReg_lna1_low_ct_MASK		0x10
#define NPHY_REV19_RfctrlMiscReg_logen_pwrup_SHIFT		5
#define NPHY_REV19_RfctrlMiscReg_logen_pwrup_MASK		0x20
#define NPHY_REV19_RfctrlMiscReg_logen_reset_SHIFT		6
#define NPHY_REV19_RfctrlMiscReg_logen_reset_MASK		0x40
#define NPHY_REV19_RfctrlMiscReg_logen_rx_bias_reset_SHIFT	7
#define NPHY_REV19_RfctrlMiscReg_logen_rx_bias_reset_MASK	0x80
#define NPHY_REV19_RfctrlMiscReg_logen_rx_pwrup_SHIFT		8
#define NPHY_REV19_RfctrlMiscReg_logen_rx_pwrup_MASK		0x100
#define NPHY_REV19_RfctrlMiscReg_lpf_aaci_en_SHIFT		9
#define NPHY_REV19_RfctrlMiscReg_lpf_aaci_en_MASK		0x200
#define NPHY_REV19_RfctrlMiscReg_lpf_bias_pu_SHIFT		10
#define NPHY_REV19_RfctrlMiscReg_lpf_bias_pu_MASK		0x400
#define NPHY_REV19_RfctrlMiscReg_lpf_bias_reset_SHIFT		11
#define NPHY_REV19_RfctrlMiscReg_lpf_bias_reset_MASK		0x800
#define NPHY_REV19_RfctrlMiscReg_lpf_dc_loop_pu_SHIFT		12
#define NPHY_REV19_RfctrlMiscReg_lpf_dc_loop_pu_MASK		0x1000
#define NPHY_REV19_RfctrlMiscReg_rxrf_5G_pu_SHIFT		13
#define NPHY_REV19_RfctrlMiscReg_rxrf_5G_pu_MASK		0x2000
#define NPHY_REV19_RfctrlMiscReg_lpf_sel_byp_rxlpf_SHIFT	14
#define NPHY_REV19_RfctrlMiscReg_lpf_sel_byp_rxlpf_MASK		0xc000
/* Bits in RfctrlMiscReg[12] */
#define NPHY_REV19_RfctrlMiscReg_rfpll_reset_SHIFT		8
#define NPHY_REV19_RfctrlMiscReg_rfpll_reset_MASK		0x100
/* Bits in RfctrlMiscReg[12,14] */
#define NPHY_REV19_RfctrlMiscReg_tia_byp_dc_SHIFT		0
#define NPHY_REV19_RfctrlMiscReg_tia_byp_dc_MASK		0x1
#define NPHY_REV19_RfctrlMiscReg_tia_dc_loop_pu_SHIFT		1
#define NPHY_REV19_RfctrlMiscReg_tia_dc_loop_pu_MASK		0x2
#define NPHY_REV19_RfctrlMiscReg_tia_hpc_SHIFT			2
#define NPHY_REV19_RfctrlMiscReg_tia_hpc_MASK			0x1c
#define NPHY_REV19_RfctrlMiscReg_rssi_wb3_pu_SHIFT		5
#define NPHY_REV19_RfctrlMiscReg_rssi_wb3_pu_MASK		0xe0
#define NPHY_REV19_RfctrlMiscReg_dac_pu_SHIFT			9
#define NPHY_REV19_RfctrlMiscReg_dac_pu_MASK			0x200
#define NPHY_REV19_RfctrlMiscReg_aux_en_SHIFT			10
#define NPHY_REV19_RfctrlMiscReg_aux_en_MASK			0x400

/* RfCtrlMiscReg8 Bits */
#define NPHY_REV19_RfctrlMiscReg_lpf_q1_val0_SHIFT	0
#define NPHY_REV19_RfctrlMiscReg_lpf_q1_val0_MASK	0x7
#define NPHY_REV19_RfctrlMiscReg_lpf_q2_val0_SHIFT	3
#define NPHY_REV19_RfctrlMiscReg_lpf_q2_val0_MASK	0x38
#define NPHY_REV19_RfctrlMiscReg_lpf_q1_val1_SHIFT	6
#define NPHY_REV19_RfctrlMiscReg_lpf_q1_val1_MASK	0x1c0
#define NPHY_REV19_RfctrlMiscReg_lpf_q2_val1_SHIFT	9
#define NPHY_REV19_RfctrlMiscReg_lpf_q2_val1_MASK	0xe00
#define NPHY_REV19_RfctrlMiscReg_lpf_q1_ovr0_SHIFT	12
#define NPHY_REV19_RfctrlMiscReg_lpf_q1_ovr0_MASK	0x1000
#define NPHY_REV19_RfctrlMiscReg_lpf_q2_ovr0_SHIFT	13
#define NPHY_REV19_RfctrlMiscReg_lpf_q2_ovr0_MASK	0x2000
#define NPHY_REV19_RfctrlMiscReg_lpf_q1_ovr1_SHIFT	14
#define NPHY_REV19_RfctrlMiscReg_lpf_q1_ovr1_MASK	0x4000
#define NPHY_REV19_RfctrlMiscReg_lpf_q2_ovr1_SHIFT	15
#define NPHY_REV19_RfctrlMiscReg_lpf_q2_ovr1_MASK	0x8000

/* Bits in Rfctrl_low_pwr_Cfg_OvrCtrl OR	*/
/* Bits in NPHY_REV19_Rfctrl_lpCfg_OvrCtrl	*/
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lna2_gm_sz0_SHIFT		0
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lna2_gm_sz0_MASK		0x1
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_sz0_SHIFT		1
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_sz0_MASK		0x2
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_half_en0_SHIFT	2
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_half_en0_MASK	0x4
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lpf_bias0_SHIFT		3
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lpf_bias0_MASK		0x8
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_SHIFT	4
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK	0x10
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_SHIFT	5
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK	0x20
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lna2_gm_sz1_SHIFT		8
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lna2_gm_sz1_MASK		0x100
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_sz1_SHIFT		9
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_sz1_MASK		0x200
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_half_en1_SHIFT	10
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_half_en1_MASK	0x400
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lpf_bias1_SHIFT		11
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lpf_bias1_MASK		0x800
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_SHIFT	12
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK	0x1000
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_SHIFT	13
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK	0x2000

/* Bits in Rfctrl_low_pwr_Cfg_OvrVal OR	*/
/* Bits in NPHY_REV19_Rfctrl_lpCfg_OvrVal[0,2] 	*/
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_lna2_gm_sz_SHIFT		0
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_lna2_gm_sz_MASK		0x3
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_sz_SHIFT		2
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_sz_MASK		0xc
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_half_en_SHIFT	4
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_half_en_MASK	0x10
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_lpf_bias_SHIFT		5
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_lpf_bias_MASK		0x60
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT	7
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK	0xf80

/* Bits in NPHY_REV19_Rfctrl_lpCfg_OvrVal[1,3] */
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_low_pwr_cfg_SHIFT	0
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_low_pwr_cfg_MASK	0x1f

/* Bits in NPHY_AdcDataCollect */
#define NPHY_AdcDataCollect_adc0I_en_SHIFT	0
#define NPHY_AdcDataCollect_adc0I_en_MASK	(0x1 << NPHY_AdcDataCollect_adc0I_en_SHIFT)
#define NPHY_AdcDataCollect_adc0Q_en_SHIFT	1
#define NPHY_AdcDataCollect_adc0Q_en_MASK	(0x1 << NPHY_AdcDataCollect_adc0Q_en_SHIFT)
#define NPHY_AdcDataCollect_adc1I_en_SHIFT	2
#define NPHY_AdcDataCollect_adc1I_en_MASK	(0x1 << NPHY_AdcDataCollect_adc1I_en_SHIFT)
#define NPHY_AdcDataCollect_adc1Q_en_SHIFT	3
#define NPHY_AdcDataCollect_adc1Q_en_MASK	(0x1 << NPHY_AdcDataCollect_adc1Q_en_SHIFT)
#define NPHY_AdcDataCollect_adc0_sel_SHIFT	4
#define NPHY_AdcDataCollect_adc0_sel_MASK	(0x3 << NPHY_AdcDataCollect_adc0_sel_SHIFT)
#define NPHY_AdcDataCollect_adc1_sel_SHIFT	6
#define NPHY_AdcDataCollect_adc1_sel_MASK	(0x3 << NPHY_AdcDataCollect_adc1_sel_SHIFT)
#define NPHY_AdcDataCollect_rssi_sel_SHIFT	8
#define NPHY_AdcDataCollect_rssi_sel_MASK	(0x1 << NPHY_AdcDataCollect_rssi_sel_SHIFT)
#define NPHY_AdcDataCollect_gpioSel_SHIFT	9
#define NPHY_AdcDataCollect_gpioSel_MASK	(0x1 << NPHY_AdcDataCollect_gpioSel_SHIFT)
#define NPHY_AdcDataCollect_FifoOverflow_SHIFT	10
#define NPHY_AdcDataCollect_FifoOverflow_MASK	(0x1 << NPHY_AdcDataCollect_FifoOverflow_SHIFT)
#define NPHY_AdcDataCollect_disable_data_coll_ctrl_SHIFT        14
#define NPHY_AdcDataCollect_disable_data_coll_ctrl_MASK (0x1 << NPHY_AdcDataCollect_disable_data_coll_ctrl_SHIFT)

/* Bits in NPHY_RfctrlLUTPa[1,2,3,4] */
#define NPHY_RfctrlLUTPa_RfctrlLUTPa_SHIFT	0
#define NPHY_RfctrlLUTPa_RfctrlLUTPa_MASK	(0xffff << NPHY_RfctrlLUTPa_RfctrlLUTPa_SHIFT)

/* Bits in NPHY_nsynccrcmask0 */
#define NPHY_nsynccrcmask0_nsynccrcmask0_SHIFT	0
#define NPHY_nsynccrcmask0_nsynccrcmask0_MASK	(0xffff << NPHY_nsynccrcmask0_nsynccrcmask0_SHIFT)

/* Bits in NPHY_nsynccrcmask1 */
#define NPHY_nsynccrcmask1_nsynccrcmask1_SHIFT	0
#define NPHY_nsynccrcmask1_nsynccrcmask1_MASK	(0xffff << NPHY_nsynccrcmask1_nsynccrcmask1_SHIFT)

/* Bits in NPHY_nsynccrcmask2 */
#define NPHY_nsynccrcmask2_nsynccrcmask2_SHIFT	0
#define NPHY_nsynccrcmask2_nsynccrcmask2_MASK	(0xffff << NPHY_nsynccrcmask2_nsynccrcmask2_SHIFT)

/* Bits in NPHY_nsynccrcmask3 */
#define NPHY_nsynccrcmask3_nsynccrcmask3_SHIFT	0
#define NPHY_nsynccrcmask3_nsynccrcmask3_MASK	(0xffff << NPHY_nsynccrcmask3_nsynccrcmask3_SHIFT)

/* Bits in NPHY_nsynccrcmask4 */
#define NPHY_nsynccrcmask4_nsynccrcmask4_SHIFT	0
#define NPHY_nsynccrcmask4_nsynccrcmask4_MASK	(0xff << NPHY_nsynccrcmask4_nsynccrcmask4_SHIFT)

/* Bits in NPHY_crcpolynomial */
#define NPHY_crcpolynomial_wwisecrcpoly_SHIFT	0
#define NPHY_crcpolynomial_wwisecrcpoly_MASK	(0xff << NPHY_crcpolynomial_wwisecrcpoly_SHIFT)
#define NPHY_crcpolynomial_nsynccrcpoly_SHIFT	8
#define NPHY_crcpolynomial_nsynccrcpoly_MASK	(0xff << NPHY_crcpolynomial_nsynccrcpoly_SHIFT)

/* Bits in NPHY_NumSigCnt */
#define NPHY_NumSigCnt_sigcntwise20_SHIFT	0
#define NPHY_NumSigCnt_sigcntwise20_MASK	(0x1 << NPHY_NumSigCnt_sigcntwise20_SHIFT)
#define NPHY_NumSigCnt_sigcntwise40_SHIFT	1
#define NPHY_NumSigCnt_sigcntwise40_MASK	(0x1 << NPHY_NumSigCnt_sigcntwise40_SHIFT)
#define NPHY_NumSigCnt_sigcnt11n20_SHIFT	2
#define NPHY_NumSigCnt_sigcnt11n20_MASK	(0x1 << NPHY_NumSigCnt_sigcnt11n20_SHIFT)
#define NPHY_NumSigCnt_sigcnt11n40_SHIFT	3
#define NPHY_NumSigCnt_sigcnt11n40_MASK	(0x1 << NPHY_NumSigCnt_sigcnt11n40_SHIFT)

/* Bits in NPHY_sigstartbitCtrl */
#define NPHY_sigstartbitCtrl_nsynccrcstartbit_SHIFT	0
#define NPHY_sigstartbitCtrl_nsynccrcstartbit_MASK \
	(0x3f << NPHY_sigstartbitCtrl_nsynccrcstartbit_SHIFT)
#define NPHY_sigstartbitCtrl_wwisecrcstartbit_SHIFT	6
#define NPHY_sigstartbitCtrl_wwisecrcstartbit_MASK \
	(0x3f << NPHY_sigstartbitCtrl_wwisecrcstartbit_SHIFT)
#define NPHY_sigstartbitCtrl_wisecrcen_SHIFT	12
#define NPHY_sigstartbitCtrl_wisecrcen_MASK	(0x1 << NPHY_sigstartbitCtrl_wisecrcen_SHIFT)
#define NPHY_sigstartbitCtrl_nsynccrcen_SHIFT	13
#define NPHY_sigstartbitCtrl_nsynccrcen_MASK	(0x1 << NPHY_sigstartbitCtrl_nsynccrcen_SHIFT)
#define NPHY_sigstartbitCtrl_UseMtxparity_SHIFT	14
#define NPHY_sigstartbitCtrl_UseMtxparity_MASK	(0x1 << NPHY_sigstartbitCtrl_UseMtxparity_SHIFT)
#define NPHY_sigstartbitCtrl_RsvdPolarityInHT_SHIFT	15
#define NPHY_sigstartbitCtrl_RsvdPolarityInHT_MASK \
	(0x1 << NPHY_sigstartbitCtrl_RsvdPolarityInHT_SHIFT)

/* Bits in NPHY_crcpolyorder */
#define NPHY_crcpolyorder_nsynccrcpolyorder_SHIFT	0
#define NPHY_crcpolyorder_nsynccrcpolyorder_MASK \
	(0x7 << NPHY_crcpolyorder_nsynccrcpolyorder_SHIFT)
#define NPHY_crcpolyorder_wwisecrcpolyorder_SHIFT	3
#define NPHY_crcpolyorder_wwisecrcpolyorder_MASK \
	(0x7 << NPHY_crcpolyorder_wwisecrcpolyorder_SHIFT)

/* Bits in NPHY_BphyControl5 */
#define NPHY_BphyControl5_bphyCrsCntLngValue_SHIFT	0
#define NPHY_BphyControl5_bphyCrsCntLngValue_MASK \
	(0xff << NPHY_BphyControl5_bphyCrsCntLngValue_SHIFT)
#define NPHY_BphyControl5_bphyCrsCntShtValue_SHIFT	8
#define NPHY_BphyControl5_bphyCrsCntShtValue_MASK \
	(0xff << NPHY_BphyControl5_bphyCrsCntShtValue_SHIFT)

/* Bits in NPHY_RFSeqRXLPFBW */
#define NPHY_RFSeqRXLPFBW_rx_lpf_bw1_SHIFT	0
#define NPHY_RFSeqRXLPFBW_rx_lpf_bw1_MASK	(0x7 << NPHY_RFSeqRXLPFBW_rx_lpf_bw1_SHIFT)
#define NPHY_RFSeqRXLPFBW_rx_lpf_bw2_SHIFT	3
#define NPHY_RFSeqRXLPFBW_rx_lpf_bw2_MASK	(0x7 << NPHY_RFSeqRXLPFBW_rx_lpf_bw2_SHIFT)
#define NPHY_RFSeqRXLPFBW_rx_lpf_bw3_SHIFT	6
#define NPHY_RFSeqRXLPFBW_rx_lpf_bw3_MASK	(0x7 << NPHY_RFSeqRXLPFBW_rx_lpf_bw3_SHIFT)
#define NPHY_RFSeqRXLPFBW_rx_lpf_bw4_SHIFT	9
#define NPHY_RFSeqRXLPFBW_rx_lpf_bw4_MASK	(0x7 << NPHY_RFSeqRXLPFBW_rx_lpf_bw4_SHIFT)

/* Bits in NPHY_iqloCalCmdGctl */
#define NPHY_iqloCalCmdGctl_IQLO_CAL_EN	0x8000

/* Bits in NPHY_TSSIBiasVal1 */
#define NPHY_TSSIBiasVal1_TSSIBias_SHIFT	8
#define NPHY_TSSIBiasVal1_TSSIBias_MASK	(0xff << NPHY_TSSIBiasVal1_TSSIBias_SHIFT)
#define NPHY_TSSIBiasVal1_TSSIVal_SHIFT	0
#define NPHY_TSSIBiasVal1_TSSIVal_MASK	(0xff << NPHY_TSSIBiasVal1_TSSIVal_SHIFT)

/* Bits in NPHY_TSSIBiasVal2 */
#define NPHY_TSSIBiasVal2_TSSIBias_SHIFT	8
#define NPHY_TSSIBiasVal2_TSSIBias_MASK	(0xff << NPHY_TSSIBiasVal2_TSSIBias_SHIFT)
#define NPHY_TSSIBiasVal2_TSSIVal_SHIFT	0
#define NPHY_TSSIBiasVal2_TSSIVal_MASK	(0xff << NPHY_TSSIBiasVal2_TSSIVal_SHIFT)

/* Bits in NPHY_EstPower1 */
#define NPHY_EstPower1_estPowerValid_SHIFT	8
#define NPHY_EstPower1_estPowerValid_MASK	(0x1 << NPHY_EstPower1_estPowerValid_SHIFT)
#define NPHY_EstPower1_estPower_SHIFT	0
#define NPHY_EstPower1_estPower_MASK	(0xff << NPHY_EstPower1_estPower_SHIFT)

/* Bits in NPHY_EstPower2 */
#define NPHY_EstPower2_estPowerValid_SHIFT	8
#define NPHY_EstPower2_estPowerValid_MASK	(0x1 << NPHY_EstPower2_estPowerValid_SHIFT)
#define NPHY_EstPower2_estPower_SHIFT	0
#define NPHY_EstPower2_estPower_MASK	(0xff << NPHY_EstPower2_estPower_SHIFT)

/* Bits in NPHY_TSSIMaxTxFrmDlyTime */
#define NPHY_TSSIMaxTxFrmDlyTime_maxtxfrmdlytime_SHIFT	0
#define NPHY_TSSIMaxTxFrmDlyTime_maxtxfrmdlytime_MASK \
	(0xff << NPHY_TSSIMaxTxFrmDlyTime_maxtxfrmdlytime_SHIFT)

/* Bits in NPHY_TSSIMaxTssiDlyTime */
#define NPHY_TSSIMaxTssiDlyTime_maxtssidlytime_SHIFT	0
#define NPHY_TSSIMaxTssiDlyTime_maxtssidlytime_MASK \
	(0xff << NPHY_TSSIMaxTssiDlyTime_maxtssidlytime_SHIFT)

/* Bits in NPHY_TSSIIdle1 */
#define NPHY_TSSIIdle1_idletssi_SHIFT	0
#define NPHY_TSSIIdle1_idletssi_MASK	(0xff << NPHY_TSSIIdle1_idletssi_SHIFT)

/* Bits in NPHY_TSSIIdle2 */
#define NPHY_TSSIIdle2_idletssi_SHIFT	0
#define NPHY_TSSIIdle2_idletssi_MASK	(0xff << NPHY_TSSIIdle2_idletssi_SHIFT)

/* Bits in NPHY_TSSIMode */
#define NPHY_TSSIMode_tssiEn_SHIFT	0
#define NPHY_TSSIMode_tssiEn_MASK	(0x1 << NPHY_TSSIMode_tssiEn_SHIFT)
#define NPHY_TSSIMode_PowerDetEn_SHIFT	1
#define NPHY_TSSIMode_PowerDetEn_MASK	(0x1 << NPHY_TSSIMode_PowerDetEn_SHIFT)
#define NPHY_TSSIMode_tssiADCSel_SHIFT	2
#define NPHY_TSSIMode_tssiADCSel_MASK	(0x1 << NPHY_TSSIMode_tssiADCSel_SHIFT)

#define NPHY_TSSIMode_PR87961_Fix_en_SHIFT   3
#define NPHY_TSSIMode_PR87961_Fix_en_MASK    (0x1 << NPHY_TSSIMode_PR87961_Fix_en_SHIFT)

/* Bits in NPHY_RxMacifMode */
#define NPHY_RxMacifMode_SampleCore_SHIFT	0
#define NPHY_RxMacifMode_SampleCore_MASK	0x3
#define NPHY_RxMacifMode_PassThrough_SHIFT	2
#define NPHY_RxMacifMode_PassThrough_MASK	(0x3 << NPHY_RxMacifMode_PassThrough_SHIFT)

/* Bits in NPHY_IqestCmd */
#define NPHY_IqestCmd_iqstart		0x1
#define NPHY_IqestCmd_iqMode		0x2

/* Bits in NPHY_IqestWaitTime */
#define NPHY_IqestWaitTime_waitTime_SHIFT 0
#define NPHY_IqestWaitTime_waitTime_MASK (0xff << NPHY_IqestWaitTime_waitTime_SHIFT)

/* Bits in NPHY_PilotDataWeight1 */
#define NPHY_PilotDataWeight1_64qam_SHIFT 12
#define NPHY_PilotDataWeight1_64qam_MASK (0xf << NPHY_PilotDataWeight1_64qam_SHIFT)
#define NPHY_PilotDataWeight1_16qam_SHIFT 8
#define NPHY_PilotDataWeight1_16qam_MASK (0xf << NPHY_PilotDataWeight1_16qam_SHIFT)
#define NPHY_PilotDataWeight1_qpsk_SHIFT 4
#define NPHY_PilotDataWeight1_qpsk_MASK (0xf << NPHY_PilotDataWeight1_qpsk_SHIFT)
#define NPHY_PilotDataWeight1_bpsk_SHIFT 0
#define NPHY_PilotDataWeight1_bpsk_MASK (0xf << NPHY_PilotDataWeight1_bpsk_SHIFT)

/* Bits in NPHY_FreqGain0 */
#define NPHY_FreqGain0_freqGainVal1_SHIFT 8
#define NPHY_FreqGain0_freqGainVal1_MASK (0x7f << NPHY_FreqGain0_freqGainVal1_SHIFT)
#define NPHY_FreqGain0_freqGainVal0_SHIFT 0
#define NPHY_FreqGain0_freqGainVal0_MASK (0x7f << NPHY_FreqGain0_freqGainVal0_SHIFT)

/* Bits in NPHY_FreqGain1 */
#define NPHY_FreqGain1_freqGainVal3_SHIFT 8
#define NPHY_FreqGain1_freqGainVal3_MASK (0x7f << NPHY_FreqGain1_freqGainVal3_SHIFT)
#define NPHY_FreqGain1_freqGainVal2_SHIFT 0
#define NPHY_FreqGain1_freqGainVal2_MASK (0x7f << NPHY_FreqGain1_freqGainVal2_SHIFT)

/* Bits in NPHY_FreqGain2 */
#define NPHY_FreqGain2_freqGainVal5_SHIFT 8
#define NPHY_FreqGain2_freqGainVal5_MASK (0x7f << NPHY_FreqGain2_freqGainVal5_SHIFT)
#define NPHY_FreqGain2_freqGainVal4_SHIFT 0
#define NPHY_FreqGain2_freqGainVal4_MASK (0x7f << NPHY_FreqGain2_freqGainVal4_SHIFT)

/* Bits in NPHY_FreqGain3 */
#define NPHY_FreqGain3_freqGainVal7_SHIFT 8
#define NPHY_FreqGain3_freqGainVal7_MASK (0x7f << NPHY_FreqGain3_freqGainVal7_SHIFT)
#define NPHY_FreqGain3_freqGainVal6_SHIFT 0
#define NPHY_FreqGain3_freqGainVal6_MASK (0x7f << NPHY_FreqGain3_freqGainVal6_SHIFT)

/* Bits in NPHY_FreqGain4 */
#define NPHY_FreqGain4_freqGainVal9_SHIFT 8
#define NPHY_FreqGain4_freqGainVal9_MASK (0x7f << NPHY_FreqGain4_freqGainVal9_SHIFT)
#define NPHY_FreqGain4_freqGainVal8_SHIFT 0
#define NPHY_FreqGain4_freqGainVal8_MASK (0x7f << NPHY_FreqGain4_freqGainVal8_SHIFT)

/* Bits in NPHY_FreqGain5 */
#define NPHY_FreqGain5_freqGainVal11_SHIFT 8
#define NPHY_FreqGain5_freqGainVal11_MASK (0x7f << NPHY_FreqGain5_freqGainVal11_SHIFT)
#define NPHY_FreqGain5_freqGainVal10_SHIFT 0
#define NPHY_FreqGain5_freqGainVal10_MASK (0x7f << NPHY_FreqGain5_freqGainVal10_SHIFT)

/* Bits in NPHY_FreqGain6 */
#define NPHY_FreqGain6_freqGainVal13_SHIFT 8
#define NPHY_FreqGain6_freqGainVal13_MASK (0x7f << NPHY_FreqGain6_freqGainVal13_SHIFT)
#define NPHY_FreqGain6_freqGainVal12_SHIFT 0
#define NPHY_FreqGain6_freqGainVal12_MASK (0x7f << NPHY_FreqGain6_freqGainVal12_SHIFT)

/* Bits in NPHY_FreqGain7 */
#define NPHY_FreqGain7_freqGainVal15_SHIFT 8
#define NPHY_FreqGain7_freqGainVal15_MASK (0x7f << NPHY_FreqGain7_freqGainVal15_SHIFT)
#define NPHY_FreqGain7_freqGainVal14_SHIFT 0
#define NPHY_FreqGain7_freqGainVal14_MASK (0x7f << NPHY_FreqGain7_freqGainVal14_SHIFT)

/* Bits in NPHY_TxPwrCtrlCmd */
#define NPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT	15
#define NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK	(0x1 << NPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT)
#define NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT	14
#define NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK	(0x1 << NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT)
#define NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT	13
#define NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK \
	(0x1 << NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT)
#define NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT    10
#define NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_MASK \
	(0x1 << NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT)
#define NPHY_REV8_TxPwrCtrlCmd_use_perPktPowerOffset_SHIFT	9
#define NPHY_REV8_TxPwrCtrlCmd_use_perPktPowerOffset_MASK \
	(0x1 << NPHY_REV8_TxPwrCtrlCmd_use_perPktPowerOffset_SHIFT)
#define NPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT	0
#define NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK	(0x7f << NPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT)
#define NPHY_TxPwrCtrlCmd_pwrIndex_init_2G		0x40
#define NPHY_TxPwrCtrlCmd_pwrIndex_init_5G		0x64
#define NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7	0x19
#define NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G	0x12
#define NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_SHIFT	0
#define NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_MASK	(0x1ff << NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_SHIFT)
#define NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init1_SHIFT	0
#define NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init1_MASK	(0x1ff << NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_SHIFT)
#define NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_2G	30
#define NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_5G	30
#define NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_2G_core0	70
#define NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_2G_core1	80
#define NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_5G_core0	82
#define NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_5G_core1	76

/* Bits in NPHY_TxPwrCtrlNnum */
#define NPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT	8
#define NPHY_TxPwrCtrlNnum_Npt_intg_log2_MASK	(0x7 << NPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT)
#define NPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT	0
#define NPHY_TxPwrCtrlNnum_Ntssi_delay_MASK	(0xff << NPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT)

/* Bits in NPHY_TxPwrCtrlIdleTssi */
#define NPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT	15
#define NPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_MASK \
	(0x1 << NPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT)
#define NPHY_TxPwrCtrlIdleTssi_tssiPosSlope_SHIFT	        14
#define NPHY_TxPwrCtrlIdleTssi_tssiPosSlope_MASK  (0x1 << NPHY_TxPwrCtrlIdleTssi_tssiPosSlope_SHIFT)

#define NPHY_TxPwrCtrlIdleTssi_idleTssi1_SHIFT	8
#define NPHY_TxPwrCtrlIdleTssi_idleTssi1_MASK	(0x3f << NPHY_TxPwrCtrlIdleTssi_idleTssi1_SHIFT)
#define NPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT	0
#define NPHY_TxPwrCtrlIdleTssi_idleTssi0_MASK	(0x3f << NPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT)

/* Bits in NPHY_TxPwrCtrlTargetPwr */
#define NPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT	8
#define NPHY_TxPwrCtrlTargetPwr_targetPwr1_MASK	(0xff << NPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT)
#define NPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT	0
#define NPHY_TxPwrCtrlTargetPwr_targetPwr0_MASK	(0xff << NPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT)

/* Bits in NPHY_TxPwrCtrlBaseIndex */
#define NPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT	15
#define NPHY_TxPwrCtrlBaseIndex_loadBaseIndex_MASK \
	(0x1 << NPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT)
#define NPHY_TxPwrCtrlBaseIndex_uC_baseIndex1_SHIFT	8
#define NPHY_TxPwrCtrlBaseIndex_uC_baseIndex1_MASK \
	(0x7f << NPHY_TxPwrCtrlBaseIndex_uC_baseIndex1_SHIFT)
#define NPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT	0
#define NPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_MASK \
	(0x7f << NPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT)

/* Bits in NPHY_TxPwrCtrlPwrIndex */
#define NPHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT	15
#define NPHY_TxPwrCtrlPwrIndex_loadPwrIndex_MASK \
	(0x1 << NPHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT)
#define NPHY_TxPwrCtrlPwrIndex_uC_pwrIndex1_SHIFT	8
#define NPHY_TxPwrCtrlPwrIndex_uC_pwrIndex1_MASK \
	(0x7f << NPHY_TxPwrCtrlPwrIndex_uC_pwrIndex1_SHIFT)
#define NPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT	0
#define NPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_MASK \
	(0x7f << NPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT)

/* Bits in NPHY_TxPwrCtrlStatus */
#define NPHY_TxPwrCtrlStatus_estPwrValid_SHIFT	15
#define NPHY_TxPwrCtrlStatus_estPwrValid_MASK \
	(0x1 << NPHY_TxPwrCtrlStatus_estPwrValid_SHIFT)
#define NPHY_TxPwrCtrlStatus_baseIndex_SHIFT	8
#define NPHY_TxPwrCtrlStatus_baseIndex_MASK \
	(0x7f << NPHY_TxPwrCtrlStatus_baseIndex_SHIFT)
#define NPHY_TxPwrCtrlStatus_estPwr_SHIFT		0
#define NPHY_TxPwrCtrlStatus_estPwr_MASK \
	(0xff << NPHY_TxPwrCtrlStatus_estPwr_SHIFT)

/* Bits in NPHY_Core1TxPwrCtrlStatus */
#define NPHY_Core1TxPwrCtrlStatus_estPwrValid_SHIFT	15
#define NPHY_Core1TxPwrCtrlStatus_estPwrValid_MASK \
	(0x1 << NPHY_Core1TxPwrCtrlStatus_estPwrValid_SHIFT)
#define NPHY_Core1TxPwrCtrlStatus_baseIndex_SHIFT	8
#define NPHY_Core1TxPwrCtrlStatus_baseIndex_MASK \
	(0x7f << NPHY_Core1TxPwrCtrlStatus_baseIndex_SHIFT)
#define NPHY_Core1TxPwrCtrlStatus_estPwr_SHIFT		0
#define NPHY_Core1TxPwrCtrlStatus_estPwr_MASK \
	(0xff << NPHY_Core1TxPwrCtrlStatus_estPwr_SHIFT)

/* Bits in NPHY_Core2TxPwrCtrlStatus */
#define NPHY_Core2TxPwrCtrlStatus_estPwrValid_SHIFT	15
#define NPHY_Core2TxPwrCtrlStatus_estPwrValid_MASK \
	(0x1 << NPHY_Core2TxPwrCtrlStatus_estPwrValid_SHIFT)
#define NPHY_Core2TxPwrCtrlStatus_baseIndex_SHIFT	8
#define NPHY_Core2TxPwrCtrlStatus_baseIndex_MASK \
	(0x7f << NPHY_Core2TxPwrCtrlStatus_baseIndex_SHIFT)
#define NPHY_Core2TxPwrCtrlStatus_estPwr_SHIFT		0
#define NPHY_Core2TxPwrCtrlStatus_estPwr_MASK \
	(0xff << NPHY_Core2TxPwrCtrlStatus_estPwr_SHIFT)

/* Bits in NPHY_TxPwrCtrlInit */
#define NPHY_TxPwrCtrlInit_pwrIndex_init1_SHIFT		0
#define NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK \
	(0xff << NPHY_TxPwrCtrlInit_pwrIndex_init1_SHIFT)

/* Bits in NPHY_crsminpower0 */
#define NPHY_crsminpower0_crsminpower0_SHIFT	0
#define NPHY_crsminpower0_crsminpower0_MASK	(0xff << NPHY_crsminpower0_crsminpower0_SHIFT)
#define NPHY_crsminpower0_crsminpower1_SHIFT	8
#define NPHY_crsminpower0_crsminpower1_MASK	(0xff << NPHY_crsminpower0_crsminpower1_SHIFT)

/* Bits in NPHY_crsminpower0_core1 */
#define NPHY_crsminpower0_core1_crsminpower0_SHIFT	0
#define NPHY_crsminpower0_core1_crsminpower0_MASK	(0xff << NPHY_crsminpower0_crsminpower0_SHIFT)
#define NPHY_crsminpower0_core1_crsminpower1_SHIFT	8
#define NPHY_crsminpower0_core1_crsminpower1_MASK	(0xff << NPHY_crsminpower0_crsminpower1_SHIFT)
/* Bits in NPHY_crsminpowerl0_core1 */
#define NPHY_crsminpowerl0_core1_crsminpower0_SHIFT	0
#define NPHY_crsminpowerl0_core1_crsminpower0_MASK	(0xff << NPHY_crsminpower0_crsminpower0_SHIFT)
#define NPHY_crsminpowerl0_core1_crsminpower1_SHIFT	8
#define NPHY_crsminpowerl0_core1_crsminpower1_MASK	(0xff << NPHY_crsminpower0_crsminpower1_SHIFT)
/* Bits in NPHY_crsminpoweru0_core1 */
#define NPHY_crsminpoweru0_core1_crsminpower0_SHIFT	0
#define NPHY_crsminpoweru0_core1_crsminpower0_MASK	(0xff << NPHY_crsminpower0_crsminpower0_SHIFT)
#define NPHY_crsminpoweru0_core1_crsminpower1_SHIFT	8
#define NPHY_crsminpoweru0_core1_crsminpower1_MASK	(0xff << NPHY_crsminpower0_crsminpower1_SHIFT)

/* Bits in NPHY_crsminpower1 */
#define NPHY_crsminpower1_crsminpower2_SHIFT	0
#define NPHY_crsminpower1_crsminpower2_MASK	(0xff << NPHY_crsminpower1_crsminpower2_SHIFT)
#define NPHY_crsminpower1_crsminpower3_SHIFT	8
#define NPHY_crsminpower1_crsminpower3_MASK	(0xff << NPHY_crsminpower1_crsminpower3_SHIFT)

/* Bits in NPHY_crsminpower2 */
#define NPHY_crsminpower2_crsminpower4_SHIFT	0
#define NPHY_crsminpower2_crsminpower4_MASK	(0xff << NPHY_crsminpower2_crsminpower4_SHIFT)

/* Bits in NPHY_crsminpowerl0 */
#define NPHY_crsminpowerl0_crsminpower0_SHIFT	0
#define NPHY_crsminpowerl0_crsminpower0_MASK	(0xff << NPHY_crsminpowerl0_crsminpower0_SHIFT)
#define NPHY_crsminpowerl0_crsminpower1_SHIFT	8
#define NPHY_crsminpowerl0_crsminpower1_MASK	(0xff << NPHY_crsminpowerl0_crsminpower1_SHIFT)

/* Bits in NPHY_crsminpowerl1 */
#define NPHY_crsminpowerl1_crsminpower2_SHIFT	0
#define NPHY_crsminpowerl1_crsminpower2_MASK	(0xff << NPHY_crsminpowerl1_crsminpower2_SHIFT)
#define NPHY_crsminpowerl1_crsminpower3_SHIFT	8
#define NPHY_crsminpowerl1_crsminpower3_MASK	(0xff << NPHY_crsminpowerl1_crsminpower3_SHIFT)

/* Bits in NPHY_crsminpowerl2 */
#define NPHY_crsminpowerl2_crsminpower4_SHIFT	0
#define NPHY_crsminpowerl2_crsminpower4_MASK	(0xff << NPHY_crsminpowerl2_crsminpower4_SHIFT)

/* Bits in NPHY_crsminpoweru0 */
#define NPHY_crsminpoweru0_crsminpower0_SHIFT	0
#define NPHY_crsminpoweru0_crsminpower0_MASK	(0xff << NPHY_crsminpoweru0_crsminpower0_SHIFT)
#define NPHY_crsminpoweru0_crsminpower1_SHIFT	8
#define NPHY_crsminpoweru0_crsminpower1_MASK	(0xff << NPHY_crsminpoweru0_crsminpower1_SHIFT)

/* Bits in NPHY_crsminpoweru1 */
#define NPHY_crsminpoweru1_crsminpower2_SHIFT	0
#define NPHY_crsminpoweru1_crsminpower2_MASK	(0xff << NPHY_crsminpoweru1_crsminpower2_SHIFT)
#define NPHY_crsminpoweru1_crsminpower3_SHIFT	8
#define NPHY_crsminpoweru1_crsminpower3_MASK	(0xff << NPHY_crsminpoweru1_crsminpower3_SHIFT)

/* Bits in NPHY_crsminpoweru2 */
#define NPHY_crsminpoweru2_crsminpower4_SHIFT	0
#define NPHY_crsminpoweru2_crsminpower4_MASK	(0xff << NPHY_crsminpoweru2_crsminpower4_SHIFT)

/* Bits in NPHY_bphycrsminpower0 */
#define NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT  0
#define NPHY_bphycrsminpower0_bphycrsminpower0_MASK   (0xff << \
                                                       NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT)
#define NPHY_bphycrsminpower0_bphycrsminpower1_SHIFT  8
#define NPHY_bphycrsminpower0_bphycrsminpower1_MASK   (0xff << \
                                                       NPHY_bphycrsminpower0_bphycrsminpower1_SHIFT)

/* Bits in NPHY_overrideDigiGain1 */
#define NPHY_overrideDigiGain1_cckdigigainEnCntValue_SHIFT 8
#define NPHY_overrideDigiGain1_cckdigigainEnCntValue_MASK \
	(0xff << NPHY_overrideDigiGain1_cckdigigainEnCntValue_SHIFT)
#define NPHY_overrideDigiGain1_forcedigigainEnable_SHIFT 3
#define NPHY_overrideDigiGain1_forcedigigainEnable_MASK \
	(0x1 << NPHY_overrideDigiGain1_forcedigigainEnable_SHIFT)
#define NPHY_overrideDigiGain1_forcedigiGainValue_SHIFT 0
#define NPHY_overrideDigiGain1_forcedigiGainValue_MASK \
	(0x7 << NPHY_overrideDigiGain1_forcedigiGainValue_SHIFT)

/* Bits in NPHY_crsThreshold2u */
#define NPHY_crsThreshold2u_peakThresh_SHIFT 0
#define NPHY_crsThreshold2u_peakThresh_MASK \
	(0xff << NPHY_crsThreshold2u_peakThresh_SHIFT)
#define NPHY_crsThreshold2u_peakDiffThresh_SHIFT 8
#define NPHY_crsThreshold2u_peakDiffThresh_MASK \
	(0xff << NPHY_crsThreshold2u_peakDiffThresh_SHIFT)

/* Bits in NPHY_crsControlu */
#define NPHY_crsControlu_muxSelect_SHIFT 0
#define NPHY_crsControlu_muxSelect_MASK \
	(0x3 << NPHY_crsControlu_muxSelect_SHIFT)
#define NPHY_crsControlu_autoEnable_SHIFT 2
#define NPHY_crsControlu_autoEnable_MASK \
	(0x1 << NPHY_crsControlu_autoEnable_SHIFT)
#define NPHY_crsControlu_mfEnable_SHIFT 3
#define NPHY_crsControlu_mfEnable_MASK \
	(0x1 << NPHY_crsControlu_mfEnable_SHIFT)
#define NPHY_crsControlu_totEnable_SHIFT 4
#define NPHY_crsControlu_totEnable_MASK \
	(0x1 << NPHY_crsControlu_totEnable_SHIFT)
#define NPHY_crsControlu_mfLessAve_SHIFT 5
#define NPHY_crsControlu_mfLessAve_MASK \
	(0x1 << NPHY_crsControlu_mfLessAve_SHIFT)

/* Bits in NPHY_crsThreshold2l */
#define NPHY_crsThreshold2l_peakThresh_SHIFT 0
#define NPHY_crsThreshold2l_peakThresh_MASK \
	(0xff << NPHY_crsThreshold2l_peakThresh_SHIFT)
#define NPHY_crsThreshold2l_peakDiffThresh_SHIFT 8
#define NPHY_crsThreshold2l_peakDiffThresh_MASK \
	(0xff << NPHY_crsThreshold2l_peakDiffThresh_SHIFT)

/* Bits in NPHY_crsControll */
#define NPHY_crsControll_muxSelect_SHIFT 0
#define NPHY_crsControll_muxSelect_MASK \
	(0x3 << NPHY_crsControll_muxSelect_SHIFT)
#define NPHY_crsControll_autoEnable_SHIFT 2
#define NPHY_crsControll_autoEnable_MASK \
	(0x1 << NPHY_crsControll_autoEnable_SHIFT)
#define NPHY_crsControll_mfEnable_SHIFT 3
#define NPHY_crsControll_mfEnable_MASK \
	(0x1 << NPHY_crsControll_mfEnable_SHIFT)
#define NPHY_crsControll_totEnable_SHIFT 4
#define NPHY_crsControll_totEnable_MASK \
	(0x1 << NPHY_crsControll_totEnable_SHIFT)
#define NPHY_crsControll_mfLessAve_SHIFT 5
#define NPHY_crsControll_mfLessAve_MASK \
	(0x1 << NPHY_crsControll_mfLessAve_SHIFT)

/* Bits in NPHY_CoreConfig */
#define NPHY_CoreConfig_NumRxAnt_SHIFT 4
#define NPHY_CoreConfig_NumRxAnt_MASK \
	(0x7 << NPHY_CoreConfig_NumRxAnt_SHIFT)
#define NPHY_CoreConfig_NumRxCores_SHIFT 2
#define NPHY_CoreConfig_NumRxCores_MASK \
	(0x3 << NPHY_CoreConfig_NumRxCores_SHIFT)
#define NPHY_CoreConfig_CoreMask_SHIFT 0
#define NPHY_CoreConfig_CoreMask_MASK \
	(0x3 << NPHY_CoreConfig_CoreMask_SHIFT)

/*
#define NPHY_PapdEnable0		0x297
#define NPHY_EpsilonTableAdjust0	0x298
#define NPHY_EpsilonOverrideI_0		0x299
#define NPHY_EpsilonOverrideQ_0		0x29a
#define NPHY_PapdEnable1		0x29b
#define NPHY_EpsilonTableAdjust1	0x29c
#define NPHY_EpsilonOverrideI_1		0x29d
#define NPHY_EpsilonOverrideQ_1		0x29e
#define NPHY_PapdCalAddress		0x29f
#define NPHY_PapdCalYrefEpsilon		0x2a0
#define NPHY_PapdCalSettle		0x2a1
#define NPHY_PapdCalCorrelate		0x2a2
#define NPHY_PapdCalShifts0		0x2a3
#define NPHY_PapdCalShifts1		0x2a4
#define NPHY_sampleStartAddr		0x2a5
*/
/* bits in NPHY_PapdEnable */
#define NPHY_PapdEnable_compEnable_SHIFT  0
#define NPHY_PapdEnable_compEnable_MASK \
	(0x1 << NPHY_PapdEnable_compEnable_SHIFT)
#define NPHY_PapdEnable_gainDacRfOverride_SHIFT 2
#define NPHY_PapdEnable_gainDacRfOverride_MASK \
	(0x1 << NPHY_PapdEnable_gainDacRfOverride_SHIFT)
#define NPHY_PapdEnable_compCckEnable_SHIFT 3
#define NPHY_PapdEnable_compCckEnable_MASK \
	(0x1 << NPHY_PapdEnable_compCckEnable_SHIFT)
#define NPHY_PapdEnable_gainDacRfValue_SHIFT 4
#define NPHY_PapdEnable_gainDacRfValue_MASK \
	(0x1ff << NPHY_PapdEnable_gainDacRfValue_SHIFT)

/* bits in NPHY_EpsilonTableAdjust */
#define NPHY_EpsilonTableAdjust_epsilonOffset_SHIFT 7
#define NPHY_EpsilonTableAdjust_epsilonOffset_MASK \
	(0x1ff << NPHY_EpsilonTableAdjust_epsilonOffset_SHIFT)

/* bits in NPHY_EpsilonOverrideI */
#define NPHY_EpsilonOverrideI_epsilonOverrideI_SHIFT 0
#define NPHY_EpsilonOverrideI_epsilonOverrideI_MASK \
	(0x1fff << NPHY_EpsilonOverrideI_epsilonOverrideI_SHIFT)
#define NPHY_EpsilonOverrideI_epsilonOverride_SHIFT 13
#define NPHY_EpsilonOverrideI_epsilonOverride_MASK \
	(0x1 << NPHY_EpsilonOverrideI_epsilonOverride_SHIFT)
/* REVs < 7 */
#define NPHY_EpsilonOverrideI_epsilonFixedPoint_SHIFT 14
#define NPHY_EpsilonOverrideI_epsilonFixedPoint_MASK \
	(0x1 << NPHY_EpsilonOverrideI_epsilonFixedPoint_SHIFT)
/* REVs >= 7 */
#define NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_SHIFT 14
#define NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_MASK \
	(0x3 << NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_SHIFT)

/* bits in NPHY_PapdCalShifts */
#define NPHY_PapdCalShifts_calEnable_SHIFT 11
#define NPHY_PapdCalShifts_calEnable_MASK \
	(0x1 << NPHY_PapdCalShifts_calEnable_SHIFT)
#define NPHY_PapdCalShifts_lambdaI_SHIFT  4
#define NPHY_PapdCalShifts_lambdaI_MASK \
	(0x7 << NPHY_PapdCalShifts_lambdaI_SHIFT)
#define NPHY_PapdCalShifts_lambdaQ_SHIFT  8
#define NPHY_PapdCalShifts_lambdaQ_MASK \
	(0x7 << NPHY_PapdCalShifts_lambdaQ_SHIFT)
#define NPHY_PapdCalShifts_CorrShift_SHIFT  0
#define NPHY_PapdCalShifts_CorrShift_MASK \
	(0x7 << NPHY_PapdCalShifts_CorrShift_SHIFT)

/* bits in NPHY_PapdCalShifts (REV6) */
#define NPHY_REV6_PapdCalShifts_calEnable_SHIFT 13
#define NPHY_REV6_PapdCalShifts_calEnable_MASK \
	(0x1 << NPHY_REV6_PapdCalShifts_calEnable_SHIFT)
#define NPHY_REV6_PapdCalShifts_lambdaI_SHIFT  4
#define NPHY_REV6_PapdCalShifts_lambdaI_MASK \
	(0xf << NPHY_REV6_PapdCalShifts_lambdaI_SHIFT)
#define NPHY_REV6_PapdCalShifts_lambdaQ_SHIFT  8
#define NPHY_REV6_PapdCalShifts_lambdaQ_MASK \
	(0xf << NPHY_REV6_PapdCalShifts_lambdaQ_SHIFT)
#define NPHY_REV6_PapdCalShifts_CorrShift_SHIFT  0
#define NPHY_REV6_PapdCalShifts_CorrShift_MASK \
	(0xf << NPHY_REV6_PapdCalShifts_CorrShift_SHIFT)

/* bits in NPHY_PapdCalYrefEpsilon (REV6) */
#define NPHY_PapdCalYrefEpsilon_YrefAddr_SHIFT 0
#define NPHY_PapdCalYrefEpsilon_YrefAddr_MASK \
	(0x3f << NPHY_PapdCalYrefEpsilon_YrefAddr_SHIFT)
#define NPHY_PapdCalYrefEpsilon_InitYref_SHIFT 6
#define NPHY_PapdCalYrefEpsilon_InitYref_MASK \
	(0x1 << NPHY_PapdCalYrefEpsilon_InitYref_SHIFT)
#define NPHY_PapdCalYrefEpsilon_NumIters_SHIFT 8
#define NPHY_PapdCalYrefEpsilon_NumIters_MASK \
	(0x3f << NPHY_PapdCalYrefEpsilon_NumIters_SHIFT)
#define NPHY_PapdCalYrefEpsilon_EpsilonInit_SHIFT 14
#define NPHY_PapdCalYrefEpsilon_EpsilonInit_MASK \
	(0x3 << NPHY_PapdCalYrefEpsilon_EpsilonInit_SHIFT)
#define NPHY_REV8_PapdCalYrefEpsilon_EpsilonInit_SHIFT 10
#define NPHY_REV8_PapdCalYrefEpsilon_EpsilonInit_MASK \
	(0x7 << NPHY_REV8_PapdCalYrefEpsilon_EpsilonInit_SHIFT)

/* bits in NPHY_PapdCalAddress */
#define NPHY_PapdCalAddress_StartAddr_SHIFT 0
#define NPHY_PapdCalAddress_StartAddr_MASK \
	(0x3f << NPHY_PapdCalAddress_StartAddr_SHIFT)
#define NPHY_PapdCalAddress_EndAddr_SHIFT   8
#define NPHY_PapdCalAddress_EndAddr_MASK \
	(0x3f << NPHY_PapdCalAddress_EndAddr_SHIFT)

/* Bits in NPHY_sgiLtrnOffset */
#define NPHY_sgiLtrnOffset_sgiLtrnOffset40_SHIFT        8
#define NPHY_sgiLtrnOffset_sgiLtrnOffset40_MASK \
	(0xf << NPHY_sgiLtrnOffset_sgiLtrnOffset40_SHIFT)
#define NPHY_sgiLtrnOffset_sgiLtrnOffset20U_SHIFT       4
#define NPHY_sgiLtrnOffset_sgiLtrnOffset20U_MASK \
	(0xf << NPHY_sgiLtrnOffset_sgiLtrnOffset20U_SHIFT)
#define NPHY_sgiLtrnOffset_sgiLtrnOffset20L_SHIFT       0
#define NPHY_sgiLtrnOffset_sgiLtrnOffset20L_MASK \
	(0xf << NPHY_sgiLtrnOffset_sgiLtrnOffset20L_SHIFT)

/* Bits in NPHY_fineRx2clockgatecontrol REV7 */
#define NPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT	4
#define NPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_MASK \
	(0x1 << NPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT)

/* Bits in NPHY_Core[1,2]clipwbThreshold2057 */
#define NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT	0
#define NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK \
	(0x3f << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT)
#define NPHY_Core1clipwbThreshold2057_clip2wbThreshold_SHIFT	6
#define NPHY_Core1clipwbThreshold2057_clip2wbThreshold_MASK \
	(0x3f << NPHY_CoreclipwbThreshold2057_clip2wbThreshold_SHIFT)
#define NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT	0
#define NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK \
	(0x3f << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT)
#define NPHY_Core2clipwbThreshold2057_clip2wbThreshold_SHIFT	6
#define NPHY_Core2clipwbThreshold2057_clip2wbThreshold_MASK \
	(0x3f << NPHY_CoreclipwbThreshold2057_clip2wbThreshold_SHIFT)

/* Bits in NPHY_gainAdjNoiseVarOffset */
#define NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_SHIFT	0
#define NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_MASK	(0x3f << NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_SHIFT)
#define NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_SHIFT	6
#define NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_MASK	(0x3f << NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_SHIFT)

/* Bits in NPHY_ClassifierCtrl2 REV7 */
#define PRIM_SEL_UP20		0x8000

/* Bits in NPHY_ClassifierCtrl2 REV7 */
#define NPHY_ClassifierCtrl2_prim_sel_SHIFT	15
#define NPHY_ClassifierCtrl2_prim_sel_MASK \
	(0x1 << NPHY_ClassifierCtrl2_prim_sel_SHIFT)
#define NPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT	13
#define NPHY_ClassifierCtrl2_mask20S_leakDet_MASK \
	(0x1 << NPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT)
#define NPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT	0
#define NPHY_ClassifierCtrl2_mask20S_leakDetThresh_MASK \
	(0xff << NPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT)

/* Bits in FSTRHiPwrTh */
#define NPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT 0
#define NPHY_FSTRHiPwrTh_finestr_hiPwr_th_MASK ( 0xff << NPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT)
#define NPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT 8
#define NPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_MASK ( 0xff << NPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT)

#define NPHY_txpncorrelated_SHIFT 15
#define NPHY_txpncorrelated_MASK (0x1 << NPHY_txpncorrelated_SHIFT)

/* Bits in EngCtrl1*/
#define NPHY_EngCtrl1_resetBphyEn_SHIFT 6
#define NPHY_EngCtrl1_resetBphyEn_MASK ( 0x1 << NPHY_EngCtrl1_resetBphyEn_SHIFT)

/* Bits in NormVarHystTh*/
#define NPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT 6
#define NPHY_NormVarHystTh_ofdm_norm_var_hyst_th_MASK (0x3f << \
		NPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT)

/* Bits in reset_cca_frame_cond_ctrl_1*/
#define NPHY_reset_cca_frame_cond_ctrl_1_SHIFT 0
#define NPHY_reset_cca_frame_cond_ctrl_1_MASK (0x1 << NPHY_reset_cca_frame_cond_ctrl_1_SHIFT)

/* Bits in FSTRMetricTh */
#define NPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT 8
#define NPHY_FSTRMetricTh_hiPwr_min_metric_th_MASK ( 0x3f <<NPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT)

/* Bits in swCtrlLUTConfig*/
#define NPHY_swCtrlLUTConfig_combinedBtCxLutEnC0_SHIFT 0
#define NPHY_swCtrlLUTConfig_combinedBtCxLutEnC0_MASK (1 << NPHY_swCtrlLUTConfig_combinedBtCxLutEnC0_SHIFT)

#define NPHY_swCtrlLUTConfig_combinedBtCxLutOutEnC0_SHIFT 1
#define NPHY_swCtrlLUTConfig_combinedBtCxLutOutEnC0_MASK (1 << NPHY_swCtrlLUTConfig_combinedBtCxLutOutEnC0_SHIFT)

#define NPHY_swCtrlLUTConfig_combinedBtCxLutOutEnC1_SHIFT 4
#define NPHY_swCtrlLUTConfig_combinedBtCxLutOutEnC1_MASK (1 << NPHY_swCtrlLUTConfig_combinedBtCxLutOutEnC1_SHIFT)

#define NPHY_swCtrlLUTConfig_choose2GLUTC0_SHIFT 2
#define NPHY_swCtrlLUTConfig_choose2GLUTC0_MASK (1 << NPHY_swCtrlLUTConfig_choose2GLUTC0_SHIFT)

/* bits in OCL ENERGY Min Th20_core0 */
#define NPHY_OclEnergyMinTh20_core0_energydetect_SHIFT 0
#define NPHY_OclEnergyMinTh20_core0_energydetect_MASK (0x3ff << \
		NPHY_OclEnergyMinTh20_core0_energydetect_SHIFT)

/* bits in OCL ENERGY Min Th20_core1 */
#define NPHY_OclEnergyMinTh20_core1_energydetect_SHIFT 0
#define NPHY_OclEnergyMinTh20_core1_energydetect_MASK (0x3ff << \
		NPHY_OclEnergyMinTh20_core1_energydetect_SHIFT)

/* bits in OCL ENERGY Min Th40_core0 */
#define NPHY_OclEnergyMinTh40_core0_energydetect_SHIFT 0
#define NPHY_OclEnergyMinTh40_core0_energydetect_MASK (0x3ff << \
		NPHY_OclEnergyMinTh40_core0_energydetect_SHIFT)

/* bits in OCL ENERGY Min Th40_core1 */
#define NPHY_OclEnergyMinTh40_core1_energydetect_SHIFT 0
#define NPHY_OclEnergyMinTh40_core1_energydetect_MASK (0x3ff << \
		NPHY_OclEnergyMinTh40_core1_energydetect_SHIFT)

/* bits in OCL_EnergyMaxTh[20,40]_core[0,1] */
#define NPHY_REV19_OCL_EnergyMaxTh20_ocl_ed_max_th20_SHIFT	0
#define NPHY_REV19_OCL_EnergyMaxTh20_ocl_ed_max_th20_MASK	0x3ff
#define NPHY_REV19_OCL_EnergyMaxTh40_ocl_ed_max_th40_SHIFT	0
#define NPHY_REV19_OCL_EnergyMaxTh40_ocl_ed_max_th40_MASK	0x3ff
#define NPHY_REV19_SCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT	0
#define NPHY_REV19_SCD_shutOffMinSym_scd_shutOff_min_symbols_MASK	0xffff

/* bits in OCL Control3 */
#define NPHY_OCLControl3_ocl_ofdm_gain_backoff_db_SHIFT 8
#define NPHY_OCLControl3_ocl_ofdm_gain_backoff_db_MASK (0xff << \
		NPHY_OCLControl3_ocl_ofdm_gain_backoff_db_SHIFT)
/* bits in OCL Control4 */
#define NPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT 6
#define NPHY_OCLControl4_ocl_wed_clip_gain_mode_MASK (0x1 << \
		NPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT)

#define NPHY_OCLControl4_oclshutoff_timeout_exit_SHIFT 9
#define NPHY_OCLControl4_oclshutoff_timeout_exit_MASK (0x1 << \
		NPHY_OCLControl4_oclshutoff_timeout_exit_SHIFT)

#define NPHY_OCLControl4_oclshutoff_small_sig_SHIFT 7
#define NPHY_OCLControl4_oclshutoff_small_sig_MASK (0x1 << \
		NPHY_OCLControl4_oclshutoff_small_sig_SHIFT)

#define NPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT 3
#define NPHY_OCLControl4_honour_clips_till_ant_holdoff_MASK (0x1 << \
		NPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT)

#define NPHY_OCLControl4_force_tr_sw_rx_en_SHIFT 0
#define NPHY_OCLControl4_force_tr_sw_rx_en_MASK (0x1 << \
	 NPHY_OCLControl4_force_tr_sw_rx_en_SHIFT)
/* bits in OCL Control1 */
#define NPHY_OCLControl1_mode_enable_SHIFT 0x0
#define NPHY_OCLControl1_mode_enable_MASK (1 << \
		NPHY_OCLControl1_mode_enable_SHIFT)

#define NPHY_OCLControl1_wakeonenergy_en_SHIFT 0x1
#define NPHY_OCLControl1_wakeonenergy_en_MASK 0x2

#define NPHY_OCLControl1_ocl_core_mask_ovr_SHIFT 0x3
#define NPHY_OCLControl1_ocl_core_mask_ovr_MASK (1 << \
		NPHY_OCLControl1_ocl_core_mask_ovr_SHIFT)

#define NPHY_OCLControl1_ocl_rx_core_mask_SHIFT 0x4
#define NPHY_OCLControl1_ocl_rx_core_mask_MASK (3 << \
		NPHY_OCLControl1_ocl_rx_core_mask_SHIFT)

#define NPHY_OCLControl1_NewRssiScheme_SHIFT 0x6
#define NPHY_OCLControl1_NewRssiScheme_MASK (1 << \
		NPHY_OCLControl1_NewRssiScheme_SHIFT)

#define NPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT 0x7
#define NPHY_OCLControl1_ofdm_scd_shutOff_enable_MASK (1 << \
		NPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT)

#define NPHY_OCLControl1_InactiveCore_auxAdc_turnOff_SHIFT 0xD
#define NPHY_OCLControl1_InactiveCore_auxAdc_turnOff_MASK (1 << \
		NPHY_OCLControl1_InactiveCore_auxAdc_turnOff_SHIFT)

#define NPHY_OCLControl1_bphy_dontwakeup_core_SHIFT 0x2
#define NPHY_OCLControl1_bphy_dontwakeup_core_MASK (1 << \
		NPHY_OCLControl1_bphy_dontwakeup_core_SHIFT)

#define NPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT 0xa
#define NPHY_OCLControl1_dis_ocl_ed_if_clip_MASK (1 << \
		NPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT)

#define NPHY_OCLControl1_scd_stag_shutOff_enable_SHIFT 0x8
#define NPHY_OCLControl1_scd_stag_shutOff_enable_MASK (1 << \
		NPHY_OCLControl1_scd_stag_shutOff_enable_SHIFT)

/* bits in OCL crs threshold2u */
#define NPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT 0x0
#define NPHY_OCL_crsThreshold2u_OCL_peakThresh_MASK (0xff << \
		NPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT)

/* bits in OCL crs threshold2l */
#define NPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT 0x0
#define NPHY_OCL_crsThreshold2l_OCL_peakThresh_MASK (0xff << \
		NPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT)

/* bits in OCL_CoarseLength0*/
#define NPHY_OCL_CoarseLength0_nocliplen_SHIFT 0x0
#define NPHY_OCL_CoarseLength0_nocliplen_MASK (0xff << \
		NPHY_OCL_CoarseLength0_nocliplen_SHIFT)
#define NPHY_OCL_CoarseLength0_onecliplen_SHIFT 0x8
#define NPHY_OCL_CoarseLength0_onecliplen_MASK (0xff << \
		NPHY_OCL_CoarseLength0_onecliplen_SHIFT)

/* NPHY RFSeq Commands */
#define NPHY_RFSEQ_RX2TX		0x0
#define NPHY_RFSEQ_TX2RX		0x1
#define NPHY_RFSEQ_RESET2RX		0x2
#define NPHY_RFSEQ_UPDATEGAINH		0x3
#define NPHY_RFSEQ_UPDATEGAINL		0x4
#define NPHY_RFSEQ_UPDATEGAINU		0x5
#define NPHY_RFSEQ_OCLRESET2RX		0x6
#define NPHY_RFSEQ_OCLWAKEONED		0x22
#define NPHY_RFSEQ_OCLWAKEONCLIP	0x23
#define NPHY_RFSEQ_OCLWAKEONCRSO	0x24
#define NPHY_RFSEQ_OCLWAKEONCRSC	0x25
#define NPHY_RFSEQ_OCLSHUTOFF		0x26
#define NPHY_RFSEQ_SCDSHUTOFF		0x27
#define NPHY_RFSEQ_TX2OCLRX		0x28
#define NPHY_RFSEQ_RESET2OCLRX		0x29
#define NPHY_RFSEQ_OCLWAKEONRIFS	0x2a

/* NPHY RFSeq Events */
#define NPHY_RFSEQ_CMD_NOP		0x0
#define NPHY_RFSEQ_CMD_RXG_FBW		0x1
#define NPHY_RFSEQ_CMD_TR_SWITCH	0x2
#define NPHY_RFSEQ_CMD_EXT_PA		0x3
#define NPHY_RFSEQ_CMD_RXPD_TXPD	0x4
#define NPHY_RFSEQ_CMD_TX_GAIN		0x5
#define NPHY_RFSEQ_CMD_RX_GAIN		0x6
#define NPHY_RFSEQ_CMD_SET_HPF_BW	0x7
#define NPHY_RFSEQ_CMD_CLR_HIQ_DIS	0x8
#define NPHY_RFSEQ_CMD_END		0xf

/* NPHY_REV3 RFSeq Events */
#define NPHY_REV3_RFSEQ_CMD_NOP		0x0
#define NPHY_REV3_RFSEQ_CMD_RXG_FBW	0x1
#define NPHY_REV3_RFSEQ_CMD_TR_SWITCH	0x2
#define NPHY_REV3_RFSEQ_CMD_INT_PA_PU	0x3
#define NPHY_REV3_RFSEQ_CMD_EXT_PA	0x4
#define NPHY_REV3_RFSEQ_CMD_RXPD_TXPD	0x5
#define NPHY_REV3_RFSEQ_CMD_TX_GAIN	0x6
#define NPHY_REV3_RFSEQ_CMD_RX_GAIN	0x7
#define NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS	0x8
#define NPHY_REV3_RFSEQ_CMD_SET_HPF_H_HPC	0x9
#define NPHY_REV3_RFSEQ_CMD_SET_LPF_H_HPC	0xa
#define NPHY_REV3_RFSEQ_CMD_SET_HPF_M_HPC	0xb
#define NPHY_REV3_RFSEQ_CMD_SET_LPF_M_HPC	0xc
#define NPHY_REV3_RFSEQ_CMD_SET_HPF_L_HPC	0xd
#define NPHY_REV3_RFSEQ_CMD_SET_LPF_L_HPC	0xe
#define NPHY_REV3_RFSEQ_CMD_CLR_RXRX_BIAS	0xf
#define NPHY_REV3_RFSEQ_CMD_END		0x1f

/* NPHY_REV19 RFSeq Events */

#define NPHY_REV19_RFSEQ_CMD_NOP		0x0
#define NPHY_REV19_RFSEQ_CMD_RXG_FBW		0x1
#define NPHY_REV19_RFSEQ_CMD_TR_SWITCH		0x2
#define NPHY_REV19_RFSEQ_CMD_INT_PA_PU		0x3
#define NPHY_REV19_RFSEQ_CMD_EXT_PA		0x4
#define NPHY_REV19_RFSEQ_CMD_RXPD_TXPD		0x5
#define NPHY_REV19_RFSEQ_CMD_TX_GAIN		0x6
#define NPHY_REV19_RFSEQ_CMD_RX_GAIN		0x7
#define NPHY_REV19_RFSEQ_CMD_CLR_HIQ_DIS	0x8
#define NPHY_REV19_RFSEQ_CMD_SET_HPF_H_HPC	0x9
#define NPHY_REV19_RFSEQ_CMD_SET_LPF_H_HPC	0xa
#define NPHY_REV19_RFSEQ_CMD_SET_HPF_M_HPC	0xb
#define NPHY_REV19_RFSEQ_CMD_SET_LPF_M_HPC	0xc
#define NPHY_REV19_RFSEQ_CMD_SET_HPF_L_HPC	0xd
#define NPHY_REV19_RFSEQ_CMD_SET_LPF_L_HPC	0xe
#define NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS	0xf
#define NPHY_REV19_RFSEQ_CMD_OCL_RXG_FBW	0x10
#define NPHY_REV19_RFSEQ_CMD_OCL_TR_SWITCH	0x11
#define NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1	0x12
#define NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_2	0x13
#define NPHY_REV19_RFSEQ_CMD_OCL_RX_GAIN	0x15
#define NPHY_REV19_RFSEQ_CMD_OCL_CLR_HIQ_DIS	0x16
#define NPHY_REV19_RFSEQ_CMD_OCL_SET_LPF_H_HPC	0x17
#define NPHY_REV19_RFSEQ_CMD_OCL_SET_LPF_M_HPC	0x18
#define NPHY_REV19_RFSEQ_CMD_OCL_SET_LPF_L_HPC	0x19
#define NPHY_REV19_RFSEQ_CMD_SCD_STAG_SHUT_OFF_1	0x1a
#define NPHY_REV19_RFSEQ_CMD_SCD_STAG_SHUT_OFF_2	0x1b
#define NPHY_REV19_RFSEQ_CMD_SCD_STAG_SHUT_OFF_3	0x1c
#define NPHY_REV19_RFSEQ_CMD_SCD_STAG_SHUT_OFF_4	0x1d
#define NPHY_REV19_RFSEQ_CMD_SCD_STAG_SHUT_OFF_5	0x1e
#define NPHY_REV19_RFSEQ_CMD_END			0x1f
#define NPHY_REV19_RFSEQ_CMD_OCL_TURN_ON_RSSI_CKTS	0x22
#define NPHY_REV19_RFSEQ_CMD_OCL_TURN_OFF_RSSI_CKTS	0x23
#define NPHY_REV19_RFSEQ_CMD_OCL_CLR_RXTX_BIAS	0x24
#define NPHY_REV19_RFSEQ_CMD_OCL_FORCE_RXPU	0x25
#define NPHY_REV19_RFSEQ_CMD_LOW_POWER_CONFIG	0x2c
#define NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET	0x2a
#define NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET	0x2b
#define NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS1	0x38
#define NPHY_REV19_RFSEQ_CMD_SET_TIA_H_HPC	0x2d
#define NPHY_REV19_RFSEQ_CMD_SET_TIA_M_HPC	0x2e
#define NPHY_REV19_RFSEQ_CMD_SET_TIA_L_HPC	0x2f
#define NPHY_REV19_RFSEQ_CMD_OCL_SET_TIA_H_HPC	0x30
#define NPHY_REV19_RFSEQ_CMD_OCL_SET_TIA_M_HPC	0x31
#define NPHY_REV19_RFSEQ_CMD_OCL_SET_TIA_L_HPC	0x32
#define NPHY_REV19_RFSEQ_CMD_SET_RXTX_BIAS	0x33
#define NPHY_REV19_RFSEQ_CMD_OCL_SET_RXTX_BIAS  0x34
#define NPHY_REV19_RFSEQ_CMD_SD_ADC_POWER_DOWN	0x36
#define NPHY_REV19_RFSEQ_CMD_DIRECTOVERRIDE_WRITE 0x3a

/* NPHY RSSI_SEL Codes */
#define NPHY_RSSI_SEL_W1 		0x0
#define NPHY_RSSI_SEL_W2 		0x1
#define NPHY_RSSI_SEL_NB 		0x2
#define NPHY_RSSI_SEL_IQ 		0x3
#define NPHY_RSSI_SEL_TSSI_2G 		0x4
#define NPHY_RSSI_SEL_TSSI_5G 		0x5
#define NPHY_RSSI_SEL_TBD 		0x6
#define NPHY_LCNXN_REV3_TSSI_OFF	0x0
#define NPHY_LCNXN_REV3_TSSI_FOR_IQ	0x8
#define NPHY_LCNXN_REV3_TSSI		0x4 /* same as NPHY_RSSI_SEL_TSSI_2G */
#define NPHY_LCNXN_REV3_TSSI2		0x9

/* NPHY Rail Codes */
#define NPHY_RAIL_I			0x0
#define NPHY_RAIL_Q			0x1

/* NPHY fineRx2clockgatecontrol */
#define NPHY_FORCESIG_DECODEGATEDCLKS	0x8

/* REV7 NPHY 1-to-many Rfctrl Overrides */
#define NPHY_REV7_RfctrlOverride_cmd_rxrf_pu 0x0
#define NPHY_REV7_RfctrlOverride_cmd_rx_pu   0x1
#define NPHY_REV7_RfctrlOverride_cmd_tx_pu   0x2
#define NPHY_REV7_RfctrlOverride_cmd_rxgain  0x3
#define NPHY_REV7_RfctrlOverride_cmd_txgain  0x4

/* REV19 NPHY 1-to-many Rfctrl Overrides */
#define NPHY_REV19_RfctrlOverride_cmd_rxradio_pu 0x5
#define NPHY_REV19_RfctrlOverride_cmd_rxgain 0x6
#define NPHY_REV19_RfctrlOverride_cmd_tx_pu 0x7
#define NPHY_REV19_RfctrlOverride_cmd_rx_pu 0x8

/* REV7 NPHY RX Gain Code Masks */
#define NPHY_REV7_RXGAINCODE_RFMXGAIN_MASK 0x000ff
#define NPHY_REV7_RXGAINCODE_LPFGAIN_MASK  0x0ff00
#define NPHY_REV7_RXGAINCODE_DVGAGAIN_MASK 0xf0000

/* REV7 NPHY TX Gain Code Masks */
#define NPHY_REV7_TXGAINCODE_TGAIN_MASK     0x7fff
#define NPHY_REV7_TXGAINCODE_LPFGAIN_MASK   0x8000
#define NPHY_REV7_TXGAINCODE_BIQ0GAIN_SHIFT 14

/* REV7 NPHY */
#define NPHY_REV7_RFCTRLOVERRIDE_ID0 0x0 /* maps to rfctrloverride[0,1] */
#define NPHY_REV7_RFCTRLOVERRIDE_ID1 0x1 /* maps to rfctrloverride[3,4] */
#define NPHY_REV7_RFCTRLOVERRIDE_ID2 0x2 /* maps to rfctrloverride[5,6] */
#define NPHY_REV7_RFCTRLOVERRIDEAUX_ID0 0x3 /* maps to RfctrlOverrideAux[0,1] */
/* (LCNXN_BASEREV + 3) additional override ids */
#define NPHY_REV19_RFCTRLOVERRIDE_ID3 0x4 /* maps to rfctrloverride7 */
#define NPHY_REV19_RFCTRLOVERRIDE_ID4 0x5 /* maps to RfCtrlOverride8 */
#define NPHY_REV19_RFCTRLOVERRIDE_ID5 0x6 /* maps to RfCtrlOverride9 */
#define NPHY_REV19_RFCTRLOVERRIDE_ID6 0x7 /* maps to RfCtrlOverride10 */
#define NPHY_REV19_RFCTRLOVERRIDE_ID7 0x8 /* maps to Misc RfCtrlOverride regs */
#define NPHY_REV19_RFCTRLOVERRIDE_ID8 0x9 /* maps to RfctrlTXGAIN[3,4,5] regs */
#define NPHY_REV19_RFCTRLOVERRIDE_ID9 0xa /* maps to NPHY_REV19_cal_path_pwrupCtrl */
#define NPHY_REV19_RFCTRLOVERRIDE_ID10 0xb /* maps to RfctrlOverrideAux0/1 */

/* NPHY_IqestIqAccLo(core) macro */
#define NPHY_IqestIqAccLo(core)  ((core == 0) ? NPHY_IqestIqAccLo0 : NPHY_IqestIqAccLo1)
/* NPHY_IqestIqAccHi(core) macro */
#define NPHY_IqestIqAccHi(core)  ((core == 0) ? NPHY_IqestIqAccHi0 : NPHY_IqestIqAccHi1)
/* NPHY_IqestipwrAccLo(core) macro */
#define NPHY_IqestipwrAccLo(core)  ((core == 0) ? NPHY_IqestipwrAccLo0 : NPHY_IqestipwrAccLo1)
/* NPHY_IqestipwrAccHi(core) macro */
#define NPHY_IqestipwrAccHi(core)  ((core == 0) ? NPHY_IqestipwrAccHi0 : NPHY_IqestipwrAccHi1)
/* NPHY_IqestqpwrAccLo(core) macro */
#define NPHY_IqestqpwrAccLo(core)  ((core == 0) ? NPHY_IqestqpwrAccLo0 : NPHY_IqestqpwrAccLo1)
/* NPHY_IqestqpwrAccHi(core) macro */
#define NPHY_IqestqpwrAccHi(core)  ((core == 0) ? NPHY_IqestqpwrAccHi0 : NPHY_IqestqpwrAccHi1)

/* LCNXNPHY For rev >= 16*/
/* Bits in NPHY_EngCtrl */
#define NPHY_EngCtrl_listen_during_cck_demod_SHIFT      0
#define NPHY_EngCtrl_listen_during_cck_demod_MASK       (0x1 << NPHY_EngCtrl_listen_during_cck_demod_SHIFT)

/* Bits in NPHY_REV7_RfctrlMiscReg3 */
#define NPHY_REV7_RfctrlMiscReg3_dc_loop_pu_SHIFT    0
#define NPHY_REV7_RfctrlMiscReg3_dc_loop_pu_MASK     (0x1 << NPHY_REV7_RfctrlMiscReg3_dc_loop_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lpf_pu_SHIFT        1
#define NPHY_REV7_RfctrlMiscReg3_lpf_pu_MASK (0x1 << NPHY_REV7_RfctrlMiscReg3_lpf_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_rxif_pu_SHIFT       2
#define NPHY_REV7_RfctrlMiscReg3_rxif_pu_MASK        (0x1 << NPHY_REV7_RfctrlMiscReg3_rxif_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_rxmx_pu_SHIFT       3
#define NPHY_REV7_RfctrlMiscReg3_rxmx_pu_MASK        (0x1 << NPHY_REV7_RfctrlMiscReg3_rxmx_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lna2_pu_SHIFT       4
#define NPHY_REV7_RfctrlMiscReg3_lna2_pu_MASK        (0x1 << NPHY_REV7_RfctrlMiscReg3_lna2_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lna1_pu_SHIFT       5
#define NPHY_REV7_RfctrlMiscReg3_lna1_pu_MASK        (0x1 << NPHY_REV7_RfctrlMiscReg3_lna1_pu_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lpf_q_SHIFT 6
#define NPHY_REV7_RfctrlMiscReg3_lpf_q_MASK  (0x1 << NPHY_REV7_RfctrlMiscReg3_lpf_q_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lpf_bw_ctl_SHIFT    8
#define NPHY_REV7_RfctrlMiscReg3_lpf_bw_ctl_MASK     (0x7 << NPHY_REV7_RfctrlMiscReg3_lpf_bw_ctl_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lpf_byp_dc_SHIFT    11
#define NPHY_REV7_RfctrlMiscReg3_lpf_byp_dc_MASK     (0x1 << NPHY_REV7_RfctrlMiscReg3_lpf_byp_dc_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lpf_byp_rx_SHIFT    12
#define NPHY_REV7_RfctrlMiscReg3_lpf_byp_rx_MASK     (0x1 << NPHY_REV7_RfctrlMiscReg3_lpf_byp_rx_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lpf_byp_tx_SHIFT    13
#define NPHY_REV7_RfctrlMiscReg3_lpf_byp_tx_MASK     (0x1 << NPHY_REV7_RfctrlMiscReg3_lpf_byp_tx_SHIFT)
#define NPHY_REV7_RfctrlMiscReg3_lpf_sel_txrx_SHIFT  14
#define NPHY_REV7_RfctrlMiscReg3_lpf_sel_txrx_MASK   (0x1 << NPHY_REV7_RfctrlMiscReg3_lpf_sel_txrx_SHIFT)

/* Bits in NPHY_RfctrlAntSwLUTIdx */
#define NPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT 0
#define NPHY_RfctrlAntSwLUTIdx_TX_sw_core0_MASK (0x1 << NPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT)
#define NPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT 1
#define NPHY_RfctrlAntSwLUTIdx_RX_sw_core0_MASK (0x1 << NPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT)
#define NPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT 2
#define NPHY_RfctrlAntSwLUTIdx_TX_sw_core1_MASK (0x1 << NPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT)
#define NPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT 3
#define NPHY_RfctrlAntSwLUTIdx_RX_sw_core1_MASK (0x1 << NPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT)
#define NPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT 4
#define NPHY_RfctrlAntSwLUTIdx_AntConfig_MASK (0x3 << NPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT)

/* LCNXNREV3 (MIMOPHY REV19) 	  */
/* rev19 (4324) new phy registers */

#define NPHY_REV19_Rfctrl_lpCfg_OvrVal1   0xd0
#define Rfctrl_lpCfg_OvrVal_SDAC_LOWPWR_CFG_MASK 0x1F
#define Rfctrl_lpCfg_OvrVal_SDAC_LOWPWR_CFG_SHIFT 0
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal2   0xd1
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal3   0xd2
#define NPHY_REV19_Rfctrl_lpCfg_OvrCtrl 	0xd3
#define NPHY_REV19_RfctrlMiscReg9	0xd7
#define NPHY_REV19_RfctrlMiscReg10	0xd8
#define NPHY_REV19_RfctrlMiscReg8	0xfd
#define NPHY_REV19_Rfctrl_lpCfg_OvrVal0 0xff
#define NPHY_REV19_RfctrlOverride7	0x16e
#define NPHY_REV19_RfctrlOverride8	0x17d
#define NPHY_REV19_RfctrlOverride9	0x17f
#define NPHY_REV19_RfctrlOverride10	0x180
#define NPHY_REV19_RfctrlMiscReg11	0x181
#define NPHY_REV19_RfctrlMiscReg12	0x182
#define NPHY_REV19_RfctrlMiscReg13	0x184
#define NPHY_REV19_RfctrlMiscReg14	0x185
#define NPHY_REV19_RfctrlMiscReg15	0x1fd
#define NPHY_REV19_RfctrlMiscReg16	0x25d
/* NPHY_REV19 new entries */
#define NPHY_tx_resampler1 		0x1f7
#define NPHY_tx_resampler3 		0x1f9
#define NPHY_rxFarrowDriftPeriod 	0x173
#define NPHY_rxFarrowCtrl 		0x171
#define NPHY_rxFarrowDeltaPhase 	0x172
#define NPHY_AfePuCtrl			0xd4
#define NPHY_TxPwrCtrlNewFeatureEnables 0x3f0
#define NPHY_TxPwrCtrlcckPwrOffset	0x3f1
#define NPHY_TxPwrCtrlIdleTssi0		0x1e9
#define NPHY_TxPwrCtrlIdleTssi1		0x3f2
#define NPHY_TxPwrCtrlIdleTssi_stg1_0	0x31e
#define NPHY_TxPwrCtrlIdleTssi_stg1_1	0x31f
#define NPHY_TxPwrCtrlPwrRange2_core0	0x2ed
#define NPHY_TxPwrCtrlPwrRange2_core1	0x499

/* Bit definitions for LCNXNREV3 (MIMOPHY REV19) */

/* Bits in NPHY_TxPwrCtrlPwrRange2 */
#define NPHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT	0
#define NPHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT	8
#define NPHY_TxPwrCtrlPwrRange2_pwrMin_range2_MASK	0xff << (NPHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT)
#define NPHY_TxPwrCtrlPwrRange2_pwrMax_range2_MASK	0xff << (NPHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT)

/* Bits in NPHY_TxPwrCtrlcckPwrOffset */
#define NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_SHIFT	0x9
#define NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_MASK	(0x1 << NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_SHIFT)
#define NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffset_SHIFT	0x0
#define NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffset_MASK	(0x1ff << NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffset_SHIFT)
#define NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_SHIFT 10
#define NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_MASK	(0x1 << NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_SHIFT)

/* Bits in NPHY_AfePuCtrl */
#define NPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT	0
#define NPHY_AfePuCtrl_use_rfctrl_adc_pu_MASK	0x1

#define NPHY_AfePuCtrl_use_rfctrl_dac_pu_SHIFT	1
#define NPHY_AfePuCtrl_use_rfctrl_dac_pu_MASK	0x2

#define NPHY_AfePuCtrl_use_rfctrl_aux_en_SHIFT	2
#define NPHY_AfePuCtrl_use_rfctrl_aux_en_MASK	0x4

/* Bits in NPHY_REV19_Afeseqctrl */
#define NPHY_REV19_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT	0
#define NPHY_REV19_Afeseqctrl_keep_adc_on_during_entire_tx_MASK 	0x1

/* Bits in NPHY_REV19_AfectrlCore[0,1] */
#define NPHY_REV19_AfectrlCore_adc_lp_SHIFT		0
#define NPHY_REV19_AfectrlCore_adc_lp_MASK		0x1
#define NPHY_REV19_AfectrlCore_adc_hp_SHIFT		1
#define NPHY_REV19_AfectrlCore_adc_hp_MASK		0x2
#define NPHY_REV19_AfectrlCore_adc_pd_SHIFT		2
#define NPHY_REV19_AfectrlCore_adc_pd_MASK		0x7c
#define NPHY_REV19_AfectrlCore_dac_pd_SHIFT		7
#define NPHY_REV19_AfectrlCore_dac_pd_MASK		0x80
#define NPHY_REV19_AfectrlCore_reset_dac_SHIFT		8
#define NPHY_REV19_AfectrlCore_reset_dac_MASK		0x100
#define NPHY_REV19_AfectrlCore_dac_lp_SHIFT		9
#define NPHY_REV19_AfectrlCore_dac_lp_MASK		0x200
#define NPHY_REV19_AfectrlCore_rssi_pd_SHIFT		10
#define NPHY_REV19_AfectrlCore_rssi_pd_MASK		0x400
#define NPHY_REV19_AfectrlCore_bg_pd_SHIFT		11
#define NPHY_REV19_AfectrlCore_bg_pd_MASK		0x800
#define NPHY_REV19_AfectrlCore_rssi_select_i_SHIFT	12
#define NPHY_REV19_AfectrlCore_rssi_select_i_MASK	0x3000
#define NPHY_REV19_AfectrlCore_rssi_select_q_SHIFT	14
#define NPHY_REV19_AfectrlCore_rssi_select_q_MASK	0xc000

/* CoreXTxPwrCtrlStatus */
#define NPHY_REV19_Core0TxPwrCtrlStatus1	0x11E
#define NPHY_REV19_Core1TxPwrCtrlStatus1	0x11F
#define NPHY_REV19_Core0TxPwrCtrlStatus2	0x120
#define NPHY_REV19_Core1TxPwrCtrlStatus2	0x121
/* Fields in CoreXTxPwrCtrlStatus */
#define NPHY_REV19_CoreXTxPwrCtrlStatus1_estPwrAdjValid_SHIFT	9
#define NPHY_REV19_CoreXTxPwrCtrlStatus1_estPwrAdjValid_MASK	0x200
#define NPHY_REV19_CoreXTxPwrCtrlStatus1_estPwr_adj_SHIFT	0
#define NPHY_REV19_CoreXTxPwrCtrlStatus1_estPwr_adj_MASK	0x1ff
#define NPHY_REV19_CoreXTxPwrCtrlStatus2_baseIndex_SHIFT	0
#define NPHY_REV19_CoreXTxPwrCtrlStatus2_baseIndex_MASK		0x1ff

/* CoreXTxPwrCtrlStatusTemp */
#define NPHY_REV19_Core0TxPwrCtrlStatusTemp	0x418
#define NPHY_REV19_Core0TxPwrCtrlStatusTemp2	0x419
#define NPHY_REV19_Core0TxPwrCtrlStatusTemp3	0x41A
#define NPHY_REV19_Core0TxPwrCtrlStatusTemp4	0x41B
#define NPHY_REV19_Core1TxPwrCtrlStatusTemp	0x428
#define NPHY_REV19_Core1TxPwrCtrlStatusTemp2	0x429
#define NPHY_REV19_Core1TxPwrCtrlStatusTemp3	0x42A
#define NPHY_REV19_Core1TxPwrCtrlStatusTemp4	0x42B
/* Fields in CoreXTxPwrCtrlStatusTemp */
#define NPHY_REV19_CoreXTxPwrCtrlStatusTemp_avgTemp_SHIFT		0
#define NPHY_REV19_CoreXTxPwrCtrlStatusTemp_avgTemp_MASK		0x1ff
#define NPHY_REV19_CoreXTxPwrCtrlStatusTemp_avgTempValid_SHIFT	15
#define NPHY_REV19_CoreXTxPwrCtrlStatusTemp_avgTempValid_MASK	0x8000

/* CoreXTxPwrCtrlStatusVbat */
#define NPHY_REV19_Core0TxPwrCtrlStatusVbat	0x417
#define NPHY_REV19_Core1TxPwrCtrlStatusVbat	0x427
/* Fields in CoreXTxPwrCtrlStatusTemp */
#define NPHY_REV19_CoreXTxPwrCtrlStatus1_avgVbat_SHIFT		0
#define NPHY_REV19_CoreXTxPwrCtrlStatus1_avgVbat_MASK		0x1ff
#define NPHY_REV19_CoreXTxPwrCtrlStatus1_avgVbatValid_SHIFT	15
#define NPHY_REV19_CoreXTxPwrCtrlStatus1_avgVbatValid_MASK	0x8000

/* NPHY_REV19_TxPwrCtrlRfCtrlOverride[0,1]_core[0,1] */
#define NPHY_TxPwrCtrlRfCtrlOverride0_core0	0x25f
#define NPHY_TxPwrCtrlRfCtrlOverride0_core1	0x490
#define NPHY_TxPwrCtrlRfCtrlOverride1_core0	0x28d
#define NPHY_TxPwrCtrlRfCtrlOverride1_core1	0x491

/* Bits in NPHY_TxPwrCtrlRfCtrlOverride0_core[0,1] */
#define NPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_SHIFT		0
#define NPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_MASK		0x1
#define NPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_SHIFT		1
#define NPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_MASK		0x2
#define NPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_SHIFT		2
#define NPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_MASK		0x4
#define NPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_SHIFT		3
#define NPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_MASK		0x8
#define NPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_SHIFT	4
#define NPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_MASK	0x10
#define NPHY_TxPwrCtrlRfCtrlOverride0_tempCompSwapOverride_SHIFT	5
#define NPHY_TxPwrCtrlRfCtrlOverride0_tempCompSwapOverride_MASK		0x20
#define NPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_SHIFT	6
#define NPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_MASK		0x40
#define NPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_SHIFT		7
#define NPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_MASK		0x80
#define NPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_SHIFT	8
#define NPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_MASK	0xf00
#define NPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_SHIFT	12
#define NPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_MASK	0x7000
#define NPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_SHIFT	15
#define NPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_MASK	0x8000

/* conflicting fields
 * resolution for fn wlc_phy_rev3_pwrctrl_rfctrl_override_signals_nphy */
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_sel	0xa
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_sel	0xb

/* Bits in NPHY_TxPwrCtrlRfCtrlOverride1_core[0,1] */
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_SHIFT	0
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_MASK	0x1
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_SHIFT	1
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_MASK	0x2
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_SHIFT	2
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_MASK	0xffc
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_SHIFT	12
#define NPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_MASK	0x7000
#define NPHY_TxPwrCtrlRfCtrlOverride1_tempCompSwapOverrideVal_SHIFT	15
#define NPHY_TxPwrCtrlRfCtrlOverride1_tempCompSwapOverrideVal_MASK	0x8000

/* TxPwrCtrlAvgrNnum (REV19 new entry)*/
#define NPHY_REV19_TxPwrCtrlAvgrNnum	0x3f3

/* Bits in TxPwrCtrlAvgrNnum */
#define NPHY_REV19_TxPwrCtrlAvgrNnum_invertTssiSamples_SHIFT	12
#define NPHY_REV19_TxPwrCtrlAvgrNnum_invertTssiSamples_MASK	0x1000
#define NPHY_REV19_TxPwrCtrlAvgrNnum_tssiavgrEn_SHIFT		11
#define NPHY_REV19_TxPwrCtrlAvgrNnum_tssiavgrEn_MASK		0x800
#define NPHY_REV19_TxPwrCtrlAvgrNnum_Ntssi_intg_log2_SHIFT	8
#define NPHY_REV19_TxPwrCtrlAvgrNnum_Ntssi_intg_log2_MASK	0x700
#define NPHY_REV19_TxPwrCtrlAvgrNnum_Ntssi_avgr_delay_SHIFT	0
#define NPHY_REV19_TxPwrCtrlAvgrNnum_Ntssi_avgr_delay_MASK	0xff

#define NPHY_REV19_TxPwrCtrlNum_Vbat	0x31c
#define NPHY_REV19_TxPwrCtrlNum_temp	0x31d

#define NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_delay_SHIFT		0
#define NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_delay_MASK		0xff
#define NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT	8
#define NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_MASK	(0x7 << NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT)

#define NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_delay_SHIFT		0
#define NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_delay_MASK		0xff
#define NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT	8
#define NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_intg_log2_MASK	(0x7 << NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT)

/* Address space changed in REV19
 * redefining RfctrlTXGAIN[1,2,3,4,5]
 */
#define NPHY_REV19_RfctrlTXGAIN1	0x7c
#define NPHY_REV19_RfctrlTXGAIN3	0x7f
#define NPHY_REV19_RfctrlTXGAIN5	0x456
#define NPHY_REV19_RfctrlTXGAIN2	0x475
#define NPHY_REV19_RfctrlTXGAIN4	0x476
/* Bits in RfctrlTXGAIN5 */
#define NPHY_REV19_RfctrlTXGAIN5_tx_vlin0_val_SHIFT	0
#define NPHY_REV19_RfctrlTXGAIN5_tx_vlin0_val_MASK	0x1
#define NPHY_REV19_RfctrlTXGAIN5_tx_vlin1_val_SHIFT	1
#define NPHY_REV19_RfctrlTXGAIN5_tx_vlin1_val_MASK	0x2
#define NPHY_REV19_RfctrlTXGAIN5_tx_vlin0_ovr_SHIFT	2
#define NPHY_REV19_RfctrlTXGAIN5_tx_vlin0_ovr_MASK	0x4
#define NPHY_REV19_RfctrlTXGAIN5_tx_vlin1_ovr_SHIFT	3
#define NPHY_REV19_RfctrlTXGAIN5_tx_vlin1_ovr_MASK	0x8
/* Bits in RfctrlTXGAIN[2,4] */
#define NPHY_REV19_RfctrlTXGAIN2_txgain_rf_pga_SHIFT	0
#define NPHY_REV19_RfctrlTXGAIN2_txgain_rf_pga_MASK	0xff
#define NPHY_REV19_RfctrlTXGAIN2_txgain_tx_gm_SHIFT	8
#define NPHY_REV19_RfctrlTXGAIN2_txgain_tx_gm_MASK	0xff00
/* Bits in RfctrlTXGAIN[1,3] */
#define NPHY_REV19_RfctrlTXGAIN1_txgain_int_pa_SHIFT	0
#define NPHY_REV19_RfctrlTXGAIN1_txgain_int_pa_MASK	0xff
#define NPHY_REV19_RfctrlTXGAIN1_txgain_rf_pad_SHIFT	8
#define NPHY_REV19_RfctrlTXGAIN1_txgain_rf_pad_MASK	0xff00

/* NPHY_REV19_RxfeFifoCtrl */
#define NPHY_REV19_rxfeFifoCtrl		0x47c
#define NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT	0
#define NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_MASK	1

#define NPHY_REV19_RxfeFifoCtrl_En_rxfeFifo_Reset_SHIFT		1
#define NPHY_REV19_RxfeFifoCtrl_En_rxfeFifo_Reset_MASK		(1 << NPHY_REV19_RxfeFifoCtrl_En_rxfeFifo_Reset_SHIFT)

#define NPHY_REV19_RxfeFifoCtrl_rxfeFifoResetCntVal_SHIFT 	2
#define NPHY_REV19_RxfeFifoCtrl_rxfeFifoResetCntVal_MASK	(0xf << NPHY_REV19_RxfeFifoCtrl_rxfeFifoResetCntVal_SHIFT)

/* NPHY_forceClk */
#define NPHY_forceClk_disable_stalls_SHIFT	5
#define NPHY_forceClk_disable_stalls_MASK	(1 << NPHY_forceClk_disable_stalls_SHIFT)
#define NPHY_REV19_forceClk_forcetxCalib_SHIFT  0
#define NPHY_REV19_forceClk_forcetxCalib_MASK   0x1

/* NPHY_REV19_New_tx_resampler_mu_tx2 */
#define NPHY_REV19_New_tx_resampler_mu_tx2	0x433
#define NPHY_REV19_New_tx_resampler_mu_tx2_new_mu_tx2_SHIFT	0
#define NPHY_REV19_New_tx_resampler_mu_tx2_new_mu_tx2_MASK	(0x3f << NPHY_REV19_New_tx_resampler_mu_tx2_new_mu_tx2_SHIFT)
#define NPHY_REV19_New_tx_resampler_mu_tx2_new_resamp_bw_enable_SHIFT	6
#define NPHY_REV19_New_tx_resampler_mu_tx2_new_resamp_bw_enable_MASK	(1 << NPHY_REV19_New_tx_resampler_mu_tx2_new_resamp_bw_enable_SHIFT)
#define NPHY_REV19_New_tx_resampler_mu_tx2_resamp_iqswap_enable_SHIFT	7
#define NPHY_REV19_New_tx_resampler_mu_tx2_resamp_iqswap_enable_MASK	(1 << NPHY_REV19_New_tx_resampler_mu_tx2_resamp_iqswap_enable_SHIFT)

/* NPHY_REV19_new_tx_resampler_mu_tx1 */
#define NPHY_REV19_New_tx_resampler_mu_tx1	0x432

#define NPHY_RfctrlCmd_chip_pu_SHIFT	10
#define NPHY_RfctrlCmd_chip_pu_MASK	(0x3 << NPHY_RfctrlCmd_chip_pu_SHIFT)

/* NPHY_REV19_swCtrlLUTConfig */
#define NPHY_REV19_swCtrlLUTConfig	0x30e
#define NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_SHIFT 11
#define NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_MASK (1 << NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_SHIFT)
#define NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_SHIFT 10
#define NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_MASK (1 << NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_SHIFT)
#define NPHY_REV19_clb_rf_sw_ctrl_mask_ctrl	0x453
#define NPHY_REV19_Override_TR_rx_pu_high_gain	0x32b

/* NPHY_REV19_RSSIIVal[1,2] NPHY_REV19_RSSIQVal[1,2] */
#define NPHY_REV19_RSSIIVal1	0x219
#define NPHY_REV19_RSSIQVal1	0x21A
#define NPHY_REV19_RSSIIVal2	0x21B
#define NPHY_REV19_RSSIQVal2	0x21C

/* Bits in  NPHY_REV19_RSSIIVal[1,2] NPHY_REV19_RSSIQVal[1,2] */
#define NPHY_REV19_RSSIIVal1_RSSII_SHIFT	0
#define NPHY_REV19_RSSIIVal1_RSSII_MASK		0x3ff
#define NPHY_REV19_RSSIQVal1_RSSIQ_SHIFT	0
#define NPHY_REV19_RSSIQVal1_RSSIQ_MASK		0x3ff
#define NPHY_REV19_RSSIIVal2_RSSII_SHIFT	0
#define NPHY_REV19_RSSIIVal2_RSSII_MASK		0x3ff
#define NPHY_REV19_RSSIQVal2_RSSIQ_SHIFT	0
#define NPHY_REV19_RSSIQVal2_RSSIQ_MASK		0x3ff

#define NPHY_REV19_lna1_bias_ctrl	0x451
#define NPHY_REV19_lna1_bias_ctrl_lna1_bias0_SHIFT	0
#define NPHY_REV19_lna1_bias_ctrl_lna1_bias0_MASK	(0x7f << NPHY_REV19_lna1_bias_ctrl_lna1_bias0_SHIFT)
#define NPHY_REV19_lna1_bias_ctrl_lna1_bias1_SHIFT	8
#define NPHY_REV19_lna1_bias_ctrl_lna1_bias1_MASK	(0x7f << NPHY_REV19_lna1_bias_ctrl_lna1_bias1_SHIFT)

#define NPHY_REV19_mlenablectrl		0x3c4
#define NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT	0
#define NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_MASK	(1 << NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT)
#define NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT	1
#define NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK	(1 << NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT)

#define NPHY_REV19_ADC_PreClip_Enable	0x30a
#define NPHY_REV19_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT	1
#define NPHY_REV19_ADC_PreClip_Enable_adc_preclip2_enable_MASK	0x2
#define NPHY_REV19_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT	0
#define NPHY_REV19_ADC_PreClip_Enable_adc_preclip1_enable_MASK	0x1

#define NPHY_REV19_Core1Clip1Threshold	0x2c
#define NPHY_REV19_Core1Clip2Threshold	0x2d
#define NPHY_REV19_Core2Clip1Threshold	0x42
#define NPHY_REV19_Core2Clip2Threshold	0x43
#define NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_SHIFT	0
#define NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_MASK	0xffff
#define NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_SHIFT	0
#define NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_MASK	0xffff
#define NPHY_REV19_Core1Clip2Threshold_Clip2Threshold_SHIFT	0
#define NPHY_REV19_Core1Clip2Threshold_Clip2Threshold_MASK	0xffff
#define NPHY_REV19_Core2Clip2Threshold_Clip2Threshold_SHIFT	0
#define NPHY_REV19_Core2Clip2Threshold_Clip2Threshold_MASK	0xffff

#define NPHY_REV19_Core0_NB_W1_clipcntTh40nm	0xbb
#define NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT	0
#define NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK	0xff
#define NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT	8
#define NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK	0xff00

#define NPHY_REV19_Core1_NB_W1_clipcntTh40nm	0xbc
#define NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT	0
#define NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK	0xff
#define NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT	8
#define NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK	0xff00

/* NPHY_REV19_TxPwrCtrlNew1FeatureEnables */
#define NPHY_REV19_TxPwrCtrlNew1FeatureEnables	0x337

/* Bits in NPHY_REV19_TxPwrCtrlNew1FeatureEnables */
#define NPHY_REV19_TxPwrCtrlNew1FeatureEnables_vbat_tempsense_disable_SHIFT	3
#define NPHY_REV19_TxPwrCtrlNew1FeatureEnables_vbat_tempsense_disable_MASK	0x8
#define NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_SHIFT	2
#define NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_MASK	0x4
#define NPHY_REV19_TxPwrCtrlNew1FeatureEnables_txPwrCtrlScheme_SHIFT	0
#define NPHY_REV19_TxPwrCtrlNew1FeatureEnables_txPwrCtrlScheme_MASK	0x3

/* NPHY_REV19_TxPwrCtrlRfCtrl0_core[0,1] */
#define NPHY_REV19_TxPwrCtrlRfCtrl0_core0	0x28e
#define NPHY_REV19_TxPwrCtrlRfCtrl1_core0	0x28f
#define NPHY_REV19_TxPwrCtrlRfCtrl2_core0	0x290
#define NPHY_REV19_TxPwrCtrlRfCtrl3_core0	0x291
#define NPHY_REV19_TxPwrCtrlRfCtrl4_core0	0x292
#define NPHY_REV19_TxPwrCtrlRfCtrl5_core0	0x293
#define NPHY_REV19_TxPwrCtrlRfCtrl6_core0	0x2ec
#define NPHY_REV19_TxPwrCtrlRfCtrl0_core1	0x492
#define NPHY_REV19_TxPwrCtrlRfCtrl1_core1	0x493
#define NPHY_REV19_TxPwrCtrlRfCtrl2_core1	0x494
#define NPHY_REV19_TxPwrCtrlRfCtrl3_core1	0x495
#define NPHY_REV19_TxPwrCtrlRfCtrl4_core1	0x496
#define NPHY_REV19_TxPwrCtrlRfCtrl5_core1	0x497
#define NPHY_REV19_TxPwrCtrlRfCtrl6_core1	0x498

/* Bits in NPHY_REV19_TxPwrCtrlRfCtrl0_core[0,1] */
#define NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal0_SHIFT		0
#define NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK		0x1
#define NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal1_SHIFT		1
#define NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK		0x2
#define NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal0_SHIFT		2
#define NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal0_MASK		0x4
#define NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal1_SHIFT		3
#define NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal1_MASK		0x8
#define NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal0_SHIFT	4
#define NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal0_MASK	0x70
#define NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal1_SHIFT	8
#define NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal1_MASK	0x700
#define NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal2_SHIFT	12
#define NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal2_MASK	0x7000
#define NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_SHIFT	0
#define NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_MASK		0xf
#define NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_SHIFT	4
#define NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_MASK		0xf0
#define NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_SHIFT	8
#define NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_MASK		0xf00
#define NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_SHIFT	12
#define NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_MASK	0x1000
#define NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_SHIFT	13
#define NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_MASK	0x2000
#define NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal0_SHIFT	14
#define NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal0_MASK	0x4000
#define NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal1_SHIFT	15
#define NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal1_MASK	0x8000

/* NPHY_REV19_TxPwrCtrlRfCtrl[2,3,4,5,6]_afeAuxpgaSelVmidVal[0,1] */
/* NPHY_REV19_TxPwrCtrlRfCtrl[2,3,4,5,6]_afeAuxpgaSelGainVal[0,1] */
#define NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_SHIFT	0
#define NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_MASK	0x3ff
#define NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_SHIFT	12
#define NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_MASK	0x7000

/* field selection logic for afeAuxpgaSelVmidVal[0,1] and
 * afeAuxpgaSelGainVal[0,1] above */
#define NPHY_field_afe_aux_pga_vmid_val0	0xa
#define NPHY_field_afe_aux_pga_vmid_val1	0xb
#define NPHY_field_afe_aux_pga_vmid_val2	0xc
#define NPHY_field_afe_aux_pga_vmid_val3	0xd
#define NPHY_field_afe_aux_pga_vmid_val4	0xe
#define NPHY_field_afe_aux_pga_gain_val0	0xa0
#define NPHY_field_afe_aux_pga_gain_val1	0xb0
#define NPHY_field_afe_aux_pga_gain_val2	0xc0
#define NPHY_field_afe_aux_pga_gain_val3	0xd0
#define NPHY_field_afe_aux_pga_gain_val4	0xe0

/* NPHY_REV19_cal_path_pwrupCtrl */
#define NPHY_REV19_cal_path_pwrupCtrl	0x455
/* Bits in NPHY_REV19_cal_path_pwrupCtrl */
#define NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_SHIFT		0
#define NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_MASK		0x1
#define NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_SHIFT		1
#define NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_MASK		0x2
#define NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup0_SHIFT		2
#define NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup0_MASK		0x4
#define NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup1_SHIFT		3
#define NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup1_MASK		0x8
/* val and overrides */
#define NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_val0_SHIFT	4
#define NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_val0_MASK	0x10
#define NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_val1_SHIFT	5
#define NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_val1_MASK	0x20
#define NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr0_SHIFT	6
#define NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr0_MASK	0x40
#define NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr1_SHIFT	7
#define NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr1_MASK	0x80
#define NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_val0_SHIFT	8
#define NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_val0_MASK	0x100
#define NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_val1_SHIFT	9
#define NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_val1_MASK	0x200
#define NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr0_SHIFT	10
#define NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr0_MASK	0x400
#define NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr1_SHIFT	11
#define NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr1_MASK	0x800

/* NPHY_REV19_CoreInitGainCodeA2057 XX */
#define NPHY_REV19_Core1InitGainCodeA2057	0x20
#define NPHY_REV19_Core2InitGainCodeA2057	0x2a7
#define NPHY_REV19_CoreInitGainCodeA2057_initvgagainIndex_SHIFT	12
#define NPHY_REV19_CoreInitGainCodeA2057_initvgagainIndex_MASK		0xf000
#define NPHY_REV19_CoreInitGainCodeA2057_initmixergainIndex_SHIFT	7
#define NPHY_REV19_CoreInitGainCodeA2057_initmixergainIndex_MASK	0x780
#define NPHY_REV19_CoreInitGainCodeA2057_initlna2Index_SHIFT		4
#define NPHY_REV19_CoreInitGainCodeA2057_initlna2Index_MASK		0x70
#define NPHY_REV19_CoreInitGainCodeA2057_initLnaIndex_SHIFT		1
#define NPHY_REV19_CoreInitGainCodeA2057_initLnaIndex_MASK		0xe
#define NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_SHIFT		0
#define NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_MASK		0x1

#define NPHY_REV19_Core1InitGainCodeA2057_Rout2		0x4a
#define NPHY_REV19_Core2InitGainCodeA2057_Rout2		0x4d
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_clip1mdlna2RoutIndex_SHIFT	0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_clip1mdlna2RoutIndex_MASK	0xf
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_clip1mdlna1RoutIndex_SHIFT	4
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_clip1mdlna1RoutIndex_MASK	0xf0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_clip1lolna2RoutIndex_SHIFT	8
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_clip1lolna2RoutIndex_MASK	0xf00
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_clip1lolna1RoutIndex_SHIFT	12
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_clip1lolna1RoutIndex_MASK	0xf000
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_clip2lna2RoutIndex_SHIFT	0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_clip2lna2RoutIndex_MASK		0xf
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_clip2lna1RoutIndex_SHIFT	4
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_clip2lna1RoutIndex_MASK		0xf0

#define NPHY_REV19_Core1InitGainCodeA2057_LP	0x10f
#define NPHY_REV19_Core2InitGainCodeA2057_LP	0x132
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initvgagainIndex_SHIFT	12
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initvgagainIndex_MASK	0xf000
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initmixergainIndex_SHIFT	7
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initmixergainIndex_MASK	0x780
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initlna2Index_SHIFT	4
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initlna2Index_MASK		0x70
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initLnaIndex_SHIFT		1
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initLnaIndex_MASK		0xe
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initExtLnaIndex_SHIFT	0
#define NPHY_REV19_CoreInitGainCodeA2057_LP_initExtLnaIndex_MASK	0x1

#define NPHY_REV19_Core1InitGainCodeA2057_Rout1_LP	0x151
#define NPHY_REV19_Core2InitGainCodeA2057_Rout1_LP	0x15f
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_LP_initlna2RoutIndex_SHIFT	0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_LP_initlna2RoutIndex_MASK	0xf
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_LP_initlna1RoutIndex_SHIFT	4
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_LP_initlna1RoutIndex_MASK	0xf0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_LP_clip1hilna2RoutIndex_SHIFT	8
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_LP_clip1hilna2RoutIndex_MASK	0xf00
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_LP_clip1hilna1RoutIndex_SHIFT	12
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_LP_clip1hilna1RoutIndex_MASK	0xf000

#define NPHY_REV19_Core1InitGainCodeA2057_Rout2_LP	0x155
#define NPHY_REV19_Core2InitGainCodeA2057_Rout2_LP	0x16c
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_LP_clip1mdlna2RoutIndex_SHIFT	0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_LP_clip1mdlna2RoutIndex_MASK	0xf
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_LP_clip1mdlna1RoutIndex_SHIFT	4
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_LP_clip1mdlna1RoutIndex_MASK	0xf0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_LP_clip1lolna2RoutIndex_SHIFT	8
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_LP_clip1lolna2RoutIndex_MASK	0xf00
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_LP_clip1lolna1RoutIndex_SHIFT	12
#define NPHY_REV19_CoreInitGainCodeA2057_Rout2_LP_clip1lolna1RoutIndex_MASK	0xf000

#define NPHY_REV19_Core1InitGainCodeA2057_Rout3_LP	0x156
#define NPHY_REV19_Core2InitGainCodeA2057_Rout3_LP	0x16d
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_LP_clip2lna2RoutIndex_SHIFT	0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_LP_clip2lna2RoutIndex_MASK	0xf
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_LP_clip2lna1RoutIndex_SHIFT	4
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_LP_clip2lna1RoutIndex_MASK	0xf0

#define NPHY_REV19_Core1InitGainCodeA2057_Rout1		0x25e
#define NPHY_REV19_Core2InitGainCodeA2057_Rout1		0x4c
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_initlna2RoutIndex_SHIFT	0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_initlna2RoutIndex_MASK	0xf
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_initlna1RoutIndex_SHIFT	4
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_initlna1RoutIndex_MASK	0xf0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_clip1hilna2RoutIndex_SHIFT	8
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_clip1hilna2RoutIndex_MASK	0xf00
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_clip1hilna1RoutIndex_SHIFT	12
#define NPHY_REV19_CoreInitGainCodeA2057_Rout1_clip1hilna1RoutIndex_MASK	0xf000

#define NPHY_REV19_Core1InitGainCodeA2057_Rout3	0x4b
#define NPHY_REV19_Core2InitGainCodeA2057_Rout3	0x4e
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_clip2lna2RoutIndex_SHIFT	0
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_clip2lna2RoutIndex_MASK	0xf
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_clip2lna1RoutIndex_SHIFT	4
#define NPHY_REV19_CoreInitGainCodeA2057_Rout3_clip2lna1RoutIndex_MASK	0xf0

/* NPHY_REV19_NBWB_ClipMuxSel */
#define NPHY_REV19_NBWB_ClipMuxSel 0xfc
#define NPHY_REV19_NBWB_ClipMuxSel_clip1_nb_mux_SHIFT	0
#define NPHY_REV19_NBWB_ClipMuxSel_clip1_nb_mux_MASK	0x3
#define NPHY_REV19_NBWB_ClipMuxSel_clip1_wb_mux_SHIFT	2
#define NPHY_REV19_NBWB_ClipMuxSel_clip1_wb_mux_MASK	0xc
#define NPHY_REV19_NBWB_ClipMuxSel_clip2_nb_mux_SHIFT	4
#define NPHY_REV19_NBWB_ClipMuxSel_clip2_nb_mux_MASK	0x30
#define NPHY_REV19_NBWB_ClipMuxSel_clip2_wb_mux_SHIFT	6
#define NPHY_REV19_NBWB_ClipMuxSel_clip2_wb_mux_MASK	0xc0

/* Bits in Core1clipHiGainCodeA2057
 * and Core2clipHiGainCodeA2057 */
#define NPHY_REV19_Core1clipHiGainCodeA2057	0x22
#define NPHY_REV19_Core2clipHiGainCodeA2057	0x2a9
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1hivgagainIndex_SHIFT	12
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1hivgagainIndex_MASK	0xf000
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1himixergainIndex_SHIFT	7
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1himixergainIndex_MASK	0x780
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1hilna2Index_SHIFT	4
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1hilna2Index_MASK	0x70
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiLnaIndex_SHIFT	1
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiLnaIndex_MASK	0xe
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_SHIFT	0
#define NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_MASK	0x1

/* Bits in Core1clipHiGainCodeA2057_LP
 * and Core2clipHiGainCodeA2057_LP */
#define NPHY_REV19_Core1clipHiGainCodeA2057_LP	0x20f
#define NPHY_REV19_Core2clipHiGainCodeA2057_LP	0x13d
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1hivgagainIndex_SHIFT	12
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1hivgagainIndex_MASK	0xf000
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1himixergainIndex_SHIFT	7
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1himixergainIndex_MASK	0x780
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1hilna2Index_SHIFT	4
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1hilna2Index_MASK	0x70
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1hiLnaIndex_SHIFT	1
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1hiLnaIndex_MASK	0xe
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1hiextLnaIndex_SHIFT	0
#define NPHY_REV19_CoreclipHiGainCodeA2057_LP_clip1hiextLnaIndex_MASK	0x1

/* Bits in Core1clipmdGainCodeA2057
 * and Core2clipmdGainCodeA2057 */
#define NPHY_REV19_Core1clipmdGainCodeA2057	0x24
#define NPHY_REV19_Core2clipmdGainCodeA2057	0x2ab
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdvgagainIndex_SHIFT	12
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdvgagainIndex_MASK	0xf000
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdmixergainIndex_SHIFT	7
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdmixergainIndex_MASK	0x780
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT	4
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK	0x70
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_SHIFT	1
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_MASK	0xe
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_SHIFT	0
#define NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_MASK	0x1
#define NPHY_REV19_Core1clipmdGainCodeB2057	0x36
#define NPHY_REV19_Core2clipmdGainCodeB2057	0x2ac
#define NPHY_REV19_CoreclipmdGainCodeB2057_clip1mdBiQ0Index_SHIFT	4
#define NPHY_REV19_CoreclipmdGainCodeB2057_clip1mdBiQ0Index_MASK	0xf0

#define NPHY_REV19_Core1clipmdGainCodeA2057_LP	0x11a
#define NPHY_REV19_Core2clipmdGainCodeA2057_LP	0x140
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdvgagainIndex_SHIFT	12
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdvgagainIndex_MASK	0xf000
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdmixergainIndex_SHIFT	7
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdmixergainIndex_MASK	0x780
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdlna2Index_SHIFT	4
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdlna2Index_MASK	0x70
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdLnaIndex_SHIFT	1
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdLnaIndex_MASK	0xe
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdextLnaIndex_SHIFT	0
#define NPHY_REV19_CoreclipmdGainCodeA2057_LP_clip1mdextLnaIndex_MASK	0x1

/* Bits in Core1cliploGainCodeA2057
 * and Core2cliploGainCodeA2057 */
#define NPHY_REV19_Core1cliploGainCodeA2057	0x37
#define NPHY_REV19_Core2cliploGainCodeA2057	0x2ad
#define NPHY_REV19_CorecliploGainCodeA2057_clip1lovgagainIndex_SHIFT	12
#define NPHY_REV19_CorecliploGainCodeA2057_clip1lovgagainIndex_MASK	0xf000
#define NPHY_REV19_CorecliploGainCodeA2057_clip1lomixergainIndex_SHIFT	7
#define NPHY_REV19_CorecliploGainCodeA2057_clip1lomixergainIndex_MASK	0x780
#define NPHY_REV19_CorecliploGainCodeA2057_clip1lolna2Index_SHIFT	4
#define NPHY_REV19_CorecliploGainCodeA2057_clip1lolna2Index_MASK	0x70
#define NPHY_REV19_CorecliploGainCodeA2057_clip1loLnaIndex_SHIFT	1
#define NPHY_REV19_CorecliploGainCodeA2057_clip1loLnaIndex_MASK	0xe
#define NPHY_REV19_CorecliploGainCodeA2057_clip1loextLnaIndex_SHIFT	0
#define NPHY_REV19_CorecliploGainCodeA2057_clip1loextLnaIndex_MASK	0x1

#define NPHY_REV19_Core1cliploGainCodeA2057_LP	0x218
#define NPHY_REV19_Core2cliploGainCodeA2057_LP	0x142
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1lovgagainIndex_SHIFT	12
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1lovgagainIndex_MASK	0xf000
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1lomixergainIndex_SHIFT	7
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1lomixergainIndex_MASK	0x780
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1lolna2Index_SHIFT	4
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1lolna2Index_MASK	0x70
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1loLnaIndex_SHIFT	1
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1loLnaIndex_MASK	0xe
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1loextLnaIndex_SHIFT	0
#define NPHY_REV19_CorecliploGainCodeA2057_LP_clip1loextLnaIndex_MASK	0x1

/* Bits in Core1clip2GainCodeA2057
 * and Core2clip2GainCodeA2057 */
#define NPHY_REV19_Core1clip2GainCodeA2057	0x39
#define NPHY_REV19_Core2clip2GainCodeA2057	0x2af
#define NPHY_REV19_Coreclip2GainCodeA2057_clip2vgagainIndex_SHIFT	12
#define NPHY_REV19_Coreclip2GainCodeA2057_clip2vgagainIndex_MASK	0xf000
#define NPHY_REV19_Coreclip2GainCodeA2057_clip2mixergainIndex_SHIFT	7
#define NPHY_REV19_Coreclip2GainCodeA2057_clip2mixergainIndex_MASK	0x780
#define NPHY_REV19_Coreclip2GainCodeA2057_clip2lna2Index_SHIFT	4
#define NPHY_REV19_Coreclip2GainCodeA2057_clip2lna2Index_MASK	0x70
#define NPHY_REV19_Coreclip2GainCodeA2057_clip2LnaIndex_SHIFT	1
#define NPHY_REV19_Coreclip2GainCodeA2057_clip2LnaIndex_MASK	0xe
#define NPHY_REV19_Coreclip2GainCodeA2057_cllip2extLnaIndex_SHIFT	0
#define NPHY_REV19_Coreclip2GainCodeA2057_cllip2extLnaIndex_MASK	0x1

#define NPHY_REV19_Core1clip2GainCodeA2057_LP	0x24e
#define NPHY_REV19_Core2clip2GainCodeA2057_LP	0x14e
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_clip2vgagainIndex_SHIFT	12
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_clip2vgagainIndex_MASK	0xf000
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_clip2mixergainIndex_SHIFT	7
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_clip2mixergainIndex_MASK	0x780
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_clip2lna2Index_SHIFT	4
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_clip2lna2Index_MASK	0x70
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_clip2LnaIndex_SHIFT	1
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_clip2LnaIndex_MASK	0xe
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_cllip2extLnaIndex_SHIFT	0
#define NPHY_REV19_Coreclip2GainCodeA2057_LP_cllip2extLnaIndex_MASK	0x1

/* Bits in NPHY_REV19_aaciCapVal[0,1] */
#define NPHY_REV19_aaciCapVal0	0x1c3
#define NPHY_REV19_aaciCapVal1	0x1fc
#define NPHY_REV19_aaciCapVal0_aaci_rx_lo_SHIFT		0
#define NPHY_REV19_aaciCapVal0_aaci_rx_lo_MASK		0x7f
#define NPHY_REV19_aaciCapVal0_aaci_rx_med_lo_SHIFT	8
#define NPHY_REV19_aaciCapVal0_aaci_rx_med_lo_MASK	0x7f00
#define NPHY_REV19_aaciCapVal1_aaci_rx_med_hi_SHIFT	0
#define NPHY_REV19_aaciCapVal1_aaci_rx_med_hi_MASK	0x7f
#define NPHY_REV19_aaciCapVal1_aaci_rx_hi_SHIFT		8
#define NPHY_REV19_aaciCapVal1_aaci_rx_hi_MASK		0x7f00

/* Bits in NPHY_REV19_RfctrlOverrideAux0 and
 * NPHY_REV19_RfctrlOverrideAux1
 */
#define NPHY_REV19_RfctrlOverrideAux0	0xe5
#define NPHY_REV19_RfctrlOverrideAux1	0xe6
#define NPHY_REV19_RfctrlOverrideAux_rxrf_pu_SHIFT		0
#define NPHY_REV19_RfctrlOverrideAux_rxrf_pu_MASK		0x1
#define NPHY_REV19_RfctrlOverrideAux_rx_bias_reset_SHIFT	3
#define NPHY_REV19_RfctrlOverrideAux_rx_bias_reset_MASK		0x8
#define NPHY_REV19_RfctrlOverrideAux_tx_bias_reset_SHIFT	4
#define NPHY_REV19_RfctrlOverrideAux_tx_bias_reset_MASK		0x10
#define NPHY_REV19_RfctrlOverrideAux_rssi_ctrl_SHIFT		5
#define NPHY_REV19_RfctrlOverrideAux_rssi_ctrl_MASK		0x20

#define NPHY_REV19_RfctrlMiscReg_rxrf_pu_SHIFT	15
#define NPHY_REV19_RfctrlMiscReg_rxrf_pu_MASK	0x8000

/* Bits in NPHY_REV19_RfctrlAuxReg1 and
 * NPHY_REV19_RfctrlAuxReg2
 */
#define NPHY_REV19_RfctrlAuxReg1	0xf8
#define NPHY_REV19_RfctrlAuxReg2	0xfa
#define NPHY_REV19_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT	4
#define NPHY_REV19_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK	0x70
#define NPHY_REV19_RfctrlAuxReg_rx_bias_reset_SHIFT	8
#define NPHY_REV19_RfctrlAuxReg_rx_bias_reset_MASK	0x100
#define NPHY_REV19_RfctrlAuxReg_tx_bias_reset_SHIFT	9
#define NPHY_REV19_RfctrlAuxReg_tx_bias_reset_MASK	0x200

/* rssi_ctrl */
#define NPHY_REV19_RfctrlMiscReg_rssi_ctrl_SHIFT	2
#define NPHY_REV19_RfctrlMiscReg_rssi_ctrl_MASK		0xf << 2

/* Bits in NPHY_REV19_RfctrlMiscReg3 */
#define NPHY_REV19_RfctrlMiscReg_dc_loop_pu_SHIFT      0
#define NPHY_REV19_RfctrlMiscReg_dc_loop_pu_MASK       0x1
#define NPHY_REV19_RfctrlMiscReg_lpf_pu_SHIFT  1
#define NPHY_REV19_RfctrlMiscReg_lpf_pu_MASK   0x6
#define NPHY_REV19_RfctrlMiscReg_lna2_pu_SHIFT 3
#define NPHY_REV19_RfctrlMiscReg_lna2_pu_MASK  0x8
#define NPHY_REV19_RfctrlMiscReg_lna1_pu_SHIFT 4
#define NPHY_REV19_RfctrlMiscReg_lna1_pu_MASK  0x10
#define NPHY_REV19_RfctrlMiscReg_lpf_q_SHIFT   5
#define NPHY_REV19_RfctrlMiscReg_lpf_q_MASK    0x20
#define NPHY_REV19_RfctrlMiscReg_lpf_bw_ctl_SHIFT      6
#define NPHY_REV19_RfctrlMiscReg_lpf_bw_ctl_MASK       0x1c0
#define NPHY_REV19_RfctrlMiscReg_lpf_byp_dc_SHIFT      9
#define NPHY_REV19_RfctrlMiscReg_lpf_byp_dc_MASK       0x200
#define NPHY_REV19_RfctrlMiscReg_lpf_sel_rx_buf_SHIFT  10
#define NPHY_REV19_RfctrlMiscReg_lpf_sel_rx_buf_MASK   0xc00
#define NPHY_REV19_RfctrlMiscReg_lpf_byp_tx_SHIFT      12
#define NPHY_REV19_RfctrlMiscReg_lpf_byp_tx_MASK       0x1000
#define NPHY_REV19_RfctrlMiscReg_lpf_sel_txrx_SHIFT    13
#define NPHY_REV19_RfctrlMiscReg_lpf_sel_txrx_MASK     0x6000

#define NPHY_REV19_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT   7
#define NPHY_REV19_RfctrlRSSIOTHERS_rssi_nb_pu_MASK    0x380

/* Bits in NPHY_REV19_RfctrlOverride[3,4]*/
#define NPHY_REV19_RfctrlOverride_dc_loop_pu_SHIFT     0
#define NPHY_REV19_RfctrlOverride_dc_loop_pu_MASK      0x1
#define NPHY_REV19_RfctrlOverride_lpf_pu_SHIFT 1
#define NPHY_REV19_RfctrlOverride_lpf_pu_MASK  0x2
#define NPHY_REV19_RfctrlOverride_lna2_pu_SHIFT        4
#define NPHY_REV19_RfctrlOverride_lna2_pu_MASK 0x10
#define NPHY_REV19_RfctrlOverride_lna1_pu_SHIFT        5
#define NPHY_REV19_RfctrlOverride_lna1_pu_MASK 0x20
#define NPHY_REV19_RfctrlOverride_lpf_q_SHIFT  6
#define NPHY_REV19_RfctrlOverride_lpf_q_MASK   0x40
#define NPHY_REV19_RfctrlOverride_lpf_bw_ctl_SHIFT     7
#define NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK      0x80
#define NPHY_REV19_RfctrlOverride_lpf_byp_dc_SHIFT     8
#define NPHY_REV19_RfctrlOverride_lpf_byp_dc_MASK      0x100
#define NPHY_REV19_RfctrlOverride_lpf_sel_rx_buf_SHIFT 9
#define NPHY_REV19_RfctrlOverride_lpf_sel_rx_buf_MASK  0x200
#define NPHY_REV19_RfctrlOverride_lpf_byp_tx_SHIFT     10
#define NPHY_REV19_RfctrlOverride_lpf_byp_tx_MASK      0x400
#define NPHY_REV19_RfctrlOverride_lpf_sel_txrx_SHIFT   11
#define NPHY_REV19_RfctrlOverride_lpf_sel_txrx_MASK    0x800
#define NPHY_REV19_RfctrlOverride_sdadc_reset_ovr_SHIFT        12
#define NPHY_REV19_RfctrlOverride_sdadc_reset_ovr_MASK 0x1000
#define NPHY_REV19_RfctrlOverride_sdadc_clamp_en_SHIFT 13
#define NPHY_REV19_RfctrlOverride_sdadc_clamp_en_MASK  0x2000

#define NPHY_REV19_iqloCalCmdGctl_8	0xcf

#define NPHY_REV19_TX_iqcal_gain_bwAddress	0x457
#define NPHY_REV19_TX_loft_coarse_iAddress	0x460
#define NPHY_REV19_TX_loft_coarse_qAddress	0x461
#define NPHY_REV19_TX_loft_fine_iAddress 	0x458
#define NPHY_REV19_TX_loft_fine_qAddress 	0x459
/* Bits in Core0_CCKgain_pt8us and Core1_CCKgain_pt8us */
#define NPHY_REV19_Core0_CCKgain_pt8us	0x12
#define NPHY_REV19_Core1_CCKgain_pt8us	0x13
#define NPHY_REV19_CCKgain_pt8us_bphy_targetVar_log2_pt8us_SHIFT	0
#define NPHY_REV19_CCKgain_pt8us_bphy_targetVar_log2_pt8us_MASK		0x3ff
/* Bits in Core0_TargetVar_log2 and Core1_TargetVar_log2 */
#define NPHY_REV19_Core0_TargetVar_log2	0x2f0
#define NPHY_REV19_Core1_TargetVar_log2	0x2f1
#define NPHY_REV19_TargetVar_log2_targetVar_log2_SHIFT	0
#define NPHY_REV19_TargetVar_log2_targetVar_log2_MASK	0x3ff

#define NPHY_REV19_bbShiftCtrl 0x51
#define NPHY_REV19_bbShiftCtrl_bbshift_mode_core0_SHIFT 0
#define NPHY_REV19_bbShiftCtrl_bbshift_mode_core0_MASK  0x3
#define NPHY_REV19_bbShiftCtrl_bbshift_core0_SHIFT      2
#define NPHY_REV19_bbShiftCtrl_bbshift_core0_MASK       0xc
#define NPHY_REV19_bbShiftCtrl_bbshift_mode_core1_SHIFT 4
#define NPHY_REV19_bbShiftCtrl_bbshift_mode_core1_MASK  0x30
#define NPHY_REV19_bbShiftCtrl_bbshift_core1_SHIFT      6
#define NPHY_REV19_bbShiftCtrl_bbshift_core1_MASK       0xc0

/* remaining_ripple_dft_val */
#define NPHY_REV19_remaining_ripple_dft_val	0xa8
#define NPHY_REV19_remaining_ripple_dft_val_remaining_ripple_dft_val_SHIFT	0
#define NPHY_REV19_remaining_ripple_dft_val_remaining_ripple_dft_val_MASK	0xfff
/* New defs for EstPower1 */
#define NPHY_REV19_EstPower1_baseindex0_SHIFT   11
#define NPHY_REV19_EstPower1_baseindex0_MASK    0x800
#define NPHY_REV19_EstPower1_estPowerValid_SHIFT        10
#define NPHY_REV19_EstPower1_estPowerValid_MASK 0x400
#define NPHY_REV19_EstPower1_estPower_SHIFT     0
#define NPHY_REV19_EstPower1_estPower_MASK      0x3ff

/* New defs for EstPower2 */
#define NPHY_REV19_EstPower2_baseindex0_SHIFT   11
#define NPHY_REV19_EstPower2_baseindex0_MASK    0x800
#define NPHY_REV19_EstPower2_estPowerValid_SHIFT        10
#define NPHY_REV19_EstPower2_estPowerValid_MASK 0x400
#define NPHY_REV19_EstPower2_estPower_SHIFT     0
#define NPHY_REV19_EstPower2_estPower_MASK      0x3ff

/* defs for Core1TxPwrCtrlStatus1 */
#define NPHY_REV19_Core1TxPwrCtrlStatus1_estPwrAdjValid_SHIFT   9
#define NPHY_REV19_Core1TxPwrCtrlStatus1_estPwrAdjValid_MASK    0x200
#define NPHY_REV19_Core1TxPwrCtrlStatus1_estPwr_adj_SHIFT       0
#define NPHY_REV19_Core1TxPwrCtrlStatus1_estPwr_adj_MASK        0x1ff
/* defs for Core2TxPwrCtrlStatus1 */
#define NPHY_REV19_Core2TxPwrCtrlStatus1_estPwrAdjValid_SHIFT   9
#define NPHY_REV19_Core2TxPwrCtrlStatus1_estPwrAdjValid_MASK    0x200
#define NPHY_REV19_Core2TxPwrCtrlStatus1_estPwr_adj_SHIFT       0
#define NPHY_REV19_Core2TxPwrCtrlStatus1_estPwr_adj_MASK        0x1ff

#define NPHY_REV19_Core1TxControl	0x8b
#define NPHY_REV19_Core1TxControl_copyinsert_en_SHIFT   6
#define NPHY_REV19_Core1TxControl_copyinsert_en_MASK    0x40
#define NPHY_REV19_Core1TxControl_loft_comp_shift_SHIFT 5
#define NPHY_REV19_Core1TxControl_loft_comp_shift_MASK  0x20
#define NPHY_REV19_Core1TxControl_loft_comp_en_SHIFT    4
#define NPHY_REV19_Core1TxControl_loft_comp_en_MASK     0x10
#define NPHY_REV19_Core1TxControl_iqSwapEnable_SHIFT    3
#define NPHY_REV19_Core1TxControl_iqSwapEnable_MASK     0x8
#define NPHY_REV19_Core1TxControl_iqImbCompEnable_SHIFT 2
#define NPHY_REV19_Core1TxControl_iqImbCompEnable_MASK  0x4
#define NPHY_REV19_Core1TxControl_phaseRotate_SHIFT     1
#define NPHY_REV19_Core1TxControl_phaseRotate_MASK      0x2
#define NPHY_REV19_Core1TxControl_BphyFrqBndSelect_SHIFT        0
#define NPHY_REV19_Core1TxControl_BphyFrqBndSelect_MASK 0x1

#define NPHY_REV19_Core2TxControl	0x8c
#define NPHY_REV19_Core2TxControl_copyinsert_en_SHIFT   6
#define NPHY_REV19_Core2TxControl_copyinsert_en_MASK    0x40
#define NPHY_REV19_Core2TxControl_loft_comp_shift_SHIFT 5
#define NPHY_REV19_Core2TxControl_loft_comp_shift_MASK  0x20
#define NPHY_REV19_Core2TxControl_loft_comp_en_SHIFT    4
#define NPHY_REV19_Core2TxControl_loft_comp_en_MASK     0x10
#define NPHY_REV19_Core2TxControl_iqSwapEnable_SHIFT    3
#define NPHY_REV19_Core2TxControl_iqSwapEnable_MASK     0x8
#define NPHY_REV19_Core2TxControl_iqImbCompEnable_SHIFT 2
#define NPHY_REV19_Core2TxControl_iqImbCompEnable_MASK  0x4
#define NPHY_REV19_Core2TxControl_phaseRotate_SHIFT     1
#define NPHY_REV19_Core2TxControl_phaseRotate_MASK      0x2
#define NPHY_REV19_Core2TxControl_BphyFrqBndSelect_SHIFT        0
#define NPHY_REV19_Core2TxControl_BphyFrqBndSelect_MASK 0x1

#define NPHY_REV19_PAPDCAL_epsilonIPAsyncEn	0x462

#define NPHY_REV19_OverloadStatCtrl2	0x479
#define NPHY_REV19_OverloadStatCtrl0 	0x477
#define NPHY_REV19_OverloadStatCtrl1 	0x478

/* Bits in NPHY_REV19_iqloCalCmdGctl_8 */
#define NPHY_REV19_iqloCalCmdGctl_8_gctl_threshold_d2_8_SHIFT	0
#define NPHY_REV19_iqloCalCmdGctl_8_gctl_threshold_d2_8_MASK	0x1ff
#define NPHY_REV19_iqloCalCmdGctl_8_mode_2x_SHIFT		9
#define NPHY_REV19_iqloCalCmdGctl_8_mode_2x_MASK		0x200
#define NPHY_REV19_iqloCalCmdGctl_8_use_sync_coeff_SHIFT	10
#define NPHY_REV19_iqloCalCmdGctl_8_use_sync_coeff_MASK		0x400

/* Bits in NPHY_TxPwrCtrlDamping */
#define NPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT	8
#define NPHY_TxPwrCtrlDamping_DeltaPwrLimit_MASK	0xff00
#define NPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT	0
#define NPHY_TxPwrCtrlDamping_DeltaPwrDamp_MASK		0xff

#define NPHY_REV19_RxFeCtrl1	0x175
#define NPHY_REV19_RxFeCtrl1_rxfe_bilge_cnt_SHIFT       0
#define NPHY_REV19_RxFeCtrl1_rxfe_bilge_cnt_MASK        0xf
#define NPHY_REV19_RxFeCtrl1_resetSdfeInAtcvDis_SHIFT   4
#define NPHY_REV19_RxFeCtrl1_resetSdfeInAtcvDis_MASK    0x10
#define NPHY_REV19_RxFeCtrl1_free_run_reset_dis_SHIFT   5
#define NPHY_REV19_RxFeCtrl1_free_run_reset_dis_MASK    0x20

#define NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT      0
#define NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_MASK       0x1
#define NPHY_REV19_rxfeFifoCtrl_En_rxfeFifo_Reset_SHIFT 1
#define NPHY_REV19_rxfeFifoCtrl_En_rxfeFifo_Reset_MASK  0x2
#define NPHY_REV19_rxfeFifoCtrl_rxfeFifoResetCntVal_SHIFT       2
#define NPHY_REV19_rxfeFifoCtrl_rxfeFifoResetCntVal_MASK        0x3c

#define NPHY_REV19_RfctrlMiscReg_sdadc_reset_ovr_SHIFT 0
#define NPHY_REV19_RfctrlMiscReg_sdadc_reset_ovr_MASK  0x1
#define NPHY_REV19_RfctrlMiscReg_sdadc_clamp_en_SHIFT  1
#define NPHY_REV19_RfctrlMiscReg_sdadc_clamp_en_MASK   0x2
#define NPHY_REV19_RfctrlMiscReg_rxgain_lna1_rout_SHIFT        2
#define NPHY_REV19_RfctrlMiscReg_rxgain_lna1_rout_MASK 0x3c
#define NPHY_REV19_RfctrlMiscReg_rxgain_lna2_rout_SHIFT        6
#define NPHY_REV19_RfctrlMiscReg_rxgain_lna2_rout_MASK 0x3c0

#define NPHY_REV19_Core1InitGainCodeA2057_initvgagainIndex_SHIFT	12
#define NPHY_REV19_Core1InitGainCodeA2057_initvgagainIndex_MASK		0xf000
#define NPHY_REV19_Core1InitGainCodeA2057_initmixergainIndex_SHIFT	7
#define NPHY_REV19_Core1InitGainCodeA2057_initmixergainIndex_MASK	0x780
#define NPHY_REV19_Core1InitGainCodeA2057_initlna2Index_SHIFT		4
#define NPHY_REV19_Core1InitGainCodeA2057_initlna2Index_MASK		0x70
#define NPHY_REV19_Core1InitGainCodeA2057_initLnaIndex_SHIFT		1
#define NPHY_REV19_Core1InitGainCodeA2057_initLnaIndex_MASK		0xe
#define NPHY_REV19_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT		0
#define NPHY_REV19_Core1InitGainCodeA2057_initExtLnaIndex_MASK		0x1

#define NPHY_reset_cca_frame_cond_ctrl_1_resetCCA_frame_cond_en_SHIFT	0
#define NPHY_reset_cca_frame_cond_ctrl_1_resetCCA_frame_cond_en_MASK	1
#define NPHY_engClk_and_Reset_Ctrl_engResetCntVal_SHIFT 8
#define NPHY_engClk_and_Reset_Ctrl_engResetCntVal_MASK 0xf00

#define NPHY_REV19_SQbasedMLmcstbl0	0x5A4
#define NPHY_REV19_SQbasedMLmcstbl1	0x5A5
#define NPHY_REV19_SQbasedMLmcstbl2	0x5A6
#define NPHY_REV19_SQbasedMLmcstbl3	0x5A7
#define NPHY_REV19_SQbasedMLmcstbl8	0x5AC
#define NPHY_REV19_SQbasedMLmcstbl9	0x5AD
#define NPHY_REV19_SQbasedMLmcstbl10	0x5AE
#define NPHY_REV19_SQbasedMLmcstbl11	0x5AF

#define NPHY_REV19_SQbasedMLmcs8_20_SHIFT	0
#define NPHY_REV19_SQbasedMLmcs8_20_MASK	0x7f
#define NPHY_REV19_SQbasedMLmcs9_20_SHIFT	7
#define NPHY_REV19_SQbasedMLmcs9_20_MASK	0x3f80
#define NPHY_REV19_SQbasedMLmcs10_20_SHIFT	0
#define NPHY_REV19_SQbasedMLmcs10_20_MASK	0x7f
#define NPHY_REV19_SQbasedMLmcs11_20_SHIFT	7
#define NPHY_REV19_SQbasedMLmcs11_20_MASK	0x3f80
#define NPHY_REV19_SQbasedMLmcs12_20_SHIFT	0
#define NPHY_REV19_SQbasedMLmcs12_20_MASK	0x7f
#define NPHY_REV19_SQbasedMLmcs13_20_SHIFT	7
#define NPHY_REV19_SQbasedMLmcs13_20_MASK	0x3f80
#define NPHY_REV19_SQbasedMLmcs14_20_SHIFT	0
#define NPHY_REV19_SQbasedMLmcs14_20_MASK	0x7f
#define NPHY_REV19_SQbasedMLmcs15_20_SHIFT	7
#define NPHY_REV19_SQbasedMLmcs15_20_MASK	0x3f80
#define NPHY_REV19_SQbasedMLmcs8_40_SHIFT	0
#define NPHY_REV19_SQbasedMLmcs8_40_MASK	0x7f
#define NPHY_REV19_SQbasedMLmcs9_40_SHIFT	7
#define NPHY_REV19_SQbasedMLmcs9_40_MASK	0x3f80
#define NPHY_REV19_SQbasedMLmcs10_40_SHIFT	0
#define NPHY_REV19_SQbasedMLmcs10_40_MASK	0x7f
#define NPHY_REV19_SQbasedMLmcs11_40_SHIFT	7
#define NPHY_REV19_SQbasedMLmcs11_40_MASK	0x3f80
#define NPHY_REV19_SQbasedMLmcs12_40_SHIFT	0
#define NPHY_REV19_SQbasedMLmcs12_40_MASK	0x7f
#define NPHY_REV19_SQbasedMLmcs13_40_SHIFT	7
#define NPHY_REV19_SQbasedMLmcs13_40_MASK	0x3f80
#define NPHY_REV19_SQbasedMLmcs14_40_SHIFT	0
#define NPHY_REV19_SQbasedMLmcs14_40_MASK	0x7f
#define NPHY_REV19_SQbasedMLmcs15_40_SHIFT	7
#define NPHY_REV19_SQbasedMLmcs15_40_MASK	0x3f80

#define NPHY_REV19_Rfpll_resetCtrl		0x205
#define NPHY_REV19_defer_clip1_cnt		0xb8
#define NPHY_REV19_defer_clip2_cnt		0xb9

/* Afeseqctrl */
#define NPHY_REV19_Afeseqctrl			0x1c2
#define NPHY_REV19_AfeseqRx2TxAdcPwrDownDly40M	0x1bf
#define NPHY_REV19_AfeseqRx2TxAdcPwrDownDly20M	0x1c0

/* RxStat_Pwr_Var_muxCtrl */
#define NPHY_REV19_RxStat_Pwr_Var_muxCtrl	0x47f
#define NPHY_REV19_use_gainVar_for_rssi0_SHIFT	0x0
#define NPHY_REV19_use_gainVar_for_rssi0_MASK	0x1
#define NPHY_REV19_use_gainVar_for_rssi1_SHIFT	0x1
#define NPHY_REV19_use_gainVar_for_rssi1_MASK	0x2

/* Core1cliploGainCodeB2057 */
#define NPHY_REV19_CorecliploGainCodeB2057_clip1loTrTxIndex_SHIFT	3
#define NPHY_REV19_CorecliploGainCodeB2057_clip1loTrTxIndex_MASK	0x8
#define NPHY_REV19_CorecliploGainCodeB2057_clip1loTrRxIndex_SHIFT	2
#define NPHY_REV19_CorecliploGainCodeB2057_clip1loTrRxIndex_MASK	0x4

#define NPHY_bbmult0 	0x1fb
#define NPHY_dac2xmode	0x434

#define NPHY_OCLControl5_wo_det_hipwrant_sel_SHIFT 12
#define NPHY_OCLControl5_wo_det_hipwrant_sel_MASK (0x1 << 12)

#define NPHY_OCLControl5_scale_ant_weights_ocl_wo_det_SHIFT 13
#define NPHY_OCLControl5_scale_ant_weights_ocl_wo_det_MASK (0x1 << 13)

#define NPHY_OCLControl5_scale_inactive_core_wod_SHIFT 14
#define NPHY_OCLControl5_scale_inactive_core_wod_MASK (0x1 << 14)

#define NPHY_OCLControl2_finestr_th_sel_ocl_wo_det_SHIFT 0
#define NPHY_OCLControl2_finestr_th_sel_ocl_wo_det_MASK 0x1

#define NPHY_OCLControl2_use_gud_pkt_active_core_SHIFT 1
#define NPHY_OCLControl2_use_gud_pkt_active_core_MASK (1 << NPHY_OCLControl2_use_gud_pkt_active_core_SHIFT)

#define NPHY_FreqGainBypass_bypassValue_SHIFT 8
#define NPHY_FreqGainBypass_bypassValue_MASK (0xff << 8)

#define NPHY_OCLControl1_ocl_bphy_dontwakeup_core_SHIFT 2
#define NPHY_OCLControl1_ocl_bphy_dontwakeup_core_MASK (0x1 << 2)

#define NPHY_OCLControl1_InactiveCore_Adc_turnOff_SHIFT 14
#define NPHY_OCLControl1_InactiveCore_Adc_turnOff_MASK (0x1 << 14)

#define NPHY_OCLControl1_dsss_cck_scd_shutOff_enable_SHIFT 11
#define NPHY_OCLControl1_dsss_cck_scd_shutOff_enable_MASK (0x1 << 11)

#define	NPHY_REV19_high_gain_ovr_tr_rx_pu_0_MASK 4
#define NPHY_REV19_high_gain_ovr_tr_rx_pu_0_SHIFT 2
#define	NPHY_REV19_high_gain_ovr_tr_rx_pu_1_MASK 8
#define NPHY_REV19_high_gain_ovr_tr_rx_pu_1_SHIFT 3

#define NPHY_SrControl_UseSampPlay32_SHIFT	0
#define NPHY_SrControl_UseSampPlay32_MASK	(1 << NPHY_SrControl_UseSampPlay32_SHIFT)

#define NPHY_ClipIqestWaitTime		0x4af
#define NPHY_ClipIqestSampleCount	0x4b0
#define NPHY_ClipStatAccCmd		0x4ae
#define NPHY_ClipStatAcc_muxsel		0x4bf

#define NPHY_ClipIqestNbI0      0x4B1
#define NPHY_ClipIqestNbQ0      0x4B2
#define NPHY_ClipIqestW10       0x4B3
#define NPHY_ClipIqestW3I0      0x4B4
#define NPHY_ClipIqestW3Q0      0x4B5
#define NPHY_ClipIqestAdcI0     0x4B6
#define NPHY_ClipIqestAdcQ0     0x4B7
#define NPHY_ClipIqestNbI1      0x4B8
#define NPHY_ClipIqestNbQ1      0x4B9
#define NPHY_ClipIqestW11       0x4BA
#define NPHY_ClipIqestW3I1      0x4BB
#define NPHY_ClipIqestW3Q1      0x4BC
#define NPHY_ClipIqestAdcI1     0x4BD
#define NPHY_ClipIqestAdcQ1     0x4BE

#define NPHY_TX_freqdomainScaling 0x463
#define NPHY_SrControl	0x4c2

#define NPHY_mluA_mluA1_SHIFT  4
#define NPHY_mluA_mluA1_MASK   (0xf << NPHY_mluA_mluA1_SHIFT)
#define NPHY_mluA_mluA2_SHIFT  8
#define NPHY_mluA_mluA2_MASK   (0xf << NPHY_mluA_mluA2_SHIFT)

#define NPHY_DsssStep	0xc38
#define NPHY_PeakCnt_duringACI	0xc75
#endif /* _WLC_PHYREG_N_H_ */
