{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1751366364108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1751366364109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 01 16:09:23 2025 " "Processing started: Tue Jul 01 16:09:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1751366364109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1751366364109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1751366364109 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1751366364482 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "./utils/encordings.v sign_extender.v(4) " "Verilog HDL File I/O error at sign_extender.v(4): can't open Verilog Design File \"./utils/encordings.v\"" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 4 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751366365226 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "reg_files reg_files.v(3) " "Ignored design unit \"reg_files\" at reg_files.v(3) due to previous errors" {  } { { "../../cpu/ID_stage/reg_files/reg_files.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1751366365226 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "IMM_TYPE1 sign_extender.v(29) " "Verilog HDL Compiler Directive warning at sign_extender.v(29): text macro \"IMM_TYPE1\" is undefined" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 29 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365226 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand sign_extender.v(29) " "Verilog HDL syntax error at sign_extender.v(29) near text \":\";  expecting an operand" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365226 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "IMM_TYPE2 sign_extender.v(32) " "Verilog HDL Compiler Directive warning at sign_extender.v(32): text macro \"IMM_TYPE2\" is undefined" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365226 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" sign_extender.v(32) " "Verilog HDL syntax error at sign_extender.v(32) near text \":\";  expecting \"endcase\"" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365241 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "IMM_TYPE3 sign_extender.v(39) " "Verilog HDL Compiler Directive warning at sign_extender.v(39): text macro \"IMM_TYPE3\" is undefined" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 39 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365242 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" sign_extender.v(39) " "Verilog HDL syntax error at sign_extender.v(39) near text \":\";  expecting \"endcase\"" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365242 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "IMM_TYPE4 sign_extender.v(46) " "Verilog HDL Compiler Directive warning at sign_extender.v(46): text macro \"IMM_TYPE4\" is undefined" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 46 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365242 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" sign_extender.v(46) " "Verilog HDL syntax error at sign_extender.v(46) near text \":\";  expecting \"endcase\"" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365243 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "IMM_TYPE5 sign_extender.v(50) " "Verilog HDL Compiler Directive warning at sign_extender.v(50): text macro \"IMM_TYPE5\" is undefined" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 50 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365243 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" sign_extender.v(50) " "Verilog HDL syntax error at sign_extender.v(50) near text \":\";  expecting \"endcase\"" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365244 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "IMM_TYPE6 sign_extender.v(57) " "Verilog HDL Compiler Directive warning at sign_extender.v(57): text macro \"IMM_TYPE6\" is undefined" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 57 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365244 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" sign_extender.v(57) " "Verilog HDL syntax error at sign_extender.v(57) near text \":\";  expecting \"endcase\"" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365244 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "./utils/muxes/mux_3b_2to1.v control_unit.v(5) " "Verilog HDL File I/O error at control_unit.v(5): can't open Verilog Design File \"./utils/muxes/mux_3b_2to1.v\"" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 5 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751366365367 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "./utils/encordings.v control_unit.v(6) " "Verilog HDL File I/O error at control_unit.v(6): can't open Verilog Design File \"./utils/encordings.v\"" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 6 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751366365367 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sign_extender sign_extender.v(9) " "Ignored design unit \"sign_extender\" at sign_extender.v(9) due to previous errors" {  } { { "../../cpu/ID_stage/sign_extender/sign_extender.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/sign_extender/sign_extender.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1751366365367 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_AUIPC control_unit.v(31) " "Verilog HDL Compiler Directive warning at control_unit.v(31): text macro \"OP_AUIPC\" is undefined" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365382 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand control_unit.v(31) " "Verilog HDL syntax error at control_unit.v(31) near text \")\";  expecting an operand" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365382 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_JAL control_unit.v(31) " "Verilog HDL Compiler Directive warning at control_unit.v(31): text macro \"OP_JAL\" is undefined" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365382 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_STORE control_unit.v(31) " "Verilog HDL Compiler Directive warning at control_unit.v(31): text macro \"OP_STORE\" is undefined" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365382 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_LOAD control_unit.v(31) " "Verilog HDL Compiler Directive warning at control_unit.v(31): text macro \"OP_LOAD\" is undefined" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365382 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_BRANCH control_unit.v(31) " "Verilog HDL Compiler Directive warning at control_unit.v(31): text macro \"OP_BRANCH\" is undefined" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365382 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_R_TYPE control_unit.v(35) " "Verilog HDL Compiler Directive warning at control_unit.v(35): text macro \"OP_R_TYPE\" is undefined" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 35 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365383 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting an operand control_unit.v(35) " "Verilog HDL syntax error at control_unit.v(35) near text \",\";  expecting an operand" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365384 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_LUI control_unit.v(35) " "Verilog HDL Compiler Directive warning at control_unit.v(35): text macro \"OP_LUI\" is undefined" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 35 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand control_unit.v(35) " "Verilog HDL syntax error at control_unit.v(35) near text \")\";  expecting an operand" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365384 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_I_TYPE control_unit.v(37) " "Verilog HDL Compiler Directive warning at control_unit.v(37): text macro \"OP_I_TYPE\" is undefined" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 37 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1751366365384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting an operand control_unit.v(37) " "Verilog HDL syntax error at control_unit.v(37) near text \",\";  expecting an operand" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting an operand control_unit.v(38) " "Verilog HDL syntax error at control_unit.v(38) near text \",\";  expecting an operand" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting an operand control_unit.v(39) " "Verilog HDL syntax error at control_unit.v(39) near text \",\";  expecting an operand" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand control_unit.v(40) " "Verilog HDL syntax error at control_unit.v(40) near text \")\";  expecting an operand" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365385 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand control_unit.v(43) " "Verilog HDL syntax error at control_unit.v(43) near text \")\";  expecting an operand" {  } { { "../../cpu/ID_stage/control_unit/control_unit.v" "" { Text "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/control_unit/control_unit.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1751366365385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/projects/co502/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu_fpga.v 0 0 " "Found 0 design units, including 0 entities, in source file /academics/projects/co502/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu_fpga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751366365510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751366365513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751366365513 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1751366365693 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 01 16:09:25 2025 " "Processing ended: Tue Jul 01 16:09:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1751366365693 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1751366365693 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1751366365693 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751366365693 ""}
