<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::PPC Namespace Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1PPC.html">PPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPC Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Define some predicates that are used for node matching.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aa53de88164b98be6cd073da9543c0450"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450">Fixups</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d">fixup_ppc_br24</a> = FirstTargetFixupKind, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f">fixup_ppc_brcond14</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9">fixup_ppc_br24abs</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda">fixup_ppc_brcond14abs</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd">fixup_ppc_half16</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57">fixup_ppc_half16ds</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2">fixup_ppc_nofixup</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e">LastTargetFixupKind</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26">NumTargetFixupKinds</a> = LastTargetFixupKind - FirstTargetFixupKind
<br/>
 }</td></tr>
<tr class="separator:aa53de88164b98be6cd073da9543c0450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14028f7fe73a11dabc6583510cc0a355"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PRED_LT</a> = (0 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PRED_LE</a> = (1 &lt;&lt; 5) | 4, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PRED_EQ</a> = (2 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PRED_GE</a> = (0 &lt;&lt; 5) | 4, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PRED_GT</a> = (1 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">PRED_NE</a> = (2 &lt;&lt; 5) | 4, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6">PRED_UN</a> = (3 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9">PRED_NU</a> = (3 &lt;&lt; 5) | 4, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e">PRED_LT_MINUS</a> = (0 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a">PRED_LE_MINUS</a> = (1 &lt;&lt; 5) | 6, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39">PRED_EQ_MINUS</a> = (2 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a">PRED_GE_MINUS</a> = (0 &lt;&lt; 5) | 6, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042">PRED_GT_MINUS</a> = (1 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e">PRED_NE_MINUS</a> = (2 &lt;&lt; 5) | 6, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19">PRED_UN_MINUS</a> = (3 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9">PRED_NU_MINUS</a> = (3 &lt;&lt; 5) | 6, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39">PRED_LT_PLUS</a> = (0 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923">PRED_LE_PLUS</a> = (1 &lt;&lt; 5) | 7, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6">PRED_EQ_PLUS</a> = (2 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa">PRED_GE_PLUS</a> = (0 &lt;&lt; 5) | 7, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680">PRED_GT_PLUS</a> = (1 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc">PRED_NE_PLUS</a> = (2 &lt;&lt; 5) | 7, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0">PRED_UN_PLUS</a> = (3 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2">PRED_NU_PLUS</a> = (3 &lt;&lt; 5) | 7, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PRED_BIT_SET</a> = 1024, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PRED_BIT_UNSET</a> = 1025
<br/>
 }</td></tr>
<tr class="memdesc:a14028f7fe73a11dabc6583510cc0a355"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classPredicate.html">Predicate</a> - These are "(BI &lt;&lt; 5) | BO" for various predicates.  <a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">More...</a><br/></td></tr>
<tr class="separator:a14028f7fe73a11dabc6583510cc0a355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aaebbced935c3aa0468d44219b8dcf0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0abf20d995fb8903fac5baf09797e6ed80">DIR_NONE</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0aba3e2f71e6bcfa95d8ef5836ba47f02f">DIR_32</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a7b91cd4044a62473da3166dd0d2b2ddc">DIR_440</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0afdebe93c0e18a5453835f8df1c13e5e4">DIR_601</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a62ee0718349ae36cd1a8ed500abcd878">DIR_602</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a3962994d8e938b9593218caf575ef6bd">DIR_603</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a6cdba3048334fa40e8f46956ffeab0c3">DIR_7400</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0aa77883b2e65039199cd95b624cab29b2">DIR_750</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a56adb1ba4082b00854c8401847ade1a9">DIR_970</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0ab81d0aba13bef5a963bb14709390283e">DIR_A2</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a00d4f7d7f8d110db90749f417fceff3a">DIR_E500mc</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0ac4e6bb06de05f2620850b3fc53a0433e">DIR_E5500</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a80679195ad86168a8664a9ee102ce948">DIR_PWR3</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a1a9618f9addb07ce52555fa524ccf39d">DIR_PWR4</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a690b5c342106c270b005123adec2d7e6">DIR_PWR5</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a40aa4eed5523516b6f4be5d29307b5cc">DIR_PWR5X</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0aa2b626cb4809ee8a3b3da9d475eabe05">DIR_PWR6</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a664d0abca2c75f8a6f8ce2dcc21cd676">DIR_PWR6X</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a0c8a5dd168df904e8c29520a47502a61">DIR_PWR7</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0aa3de856d909c5b0166919bf6e4bd1a3d">DIR_PWR8</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8aaebbced935c3aa0468d44219b8dcf0a00917bbd257bd4ee796f398e9c563a11">DIR_64</a>
<br/>
 }</td></tr>
<tr class="separator:a8aaebbced935c3aa0468d44219b8dcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a975319b2f772b89387ffea1b1ba1f049"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a975319b2f772b89387ffea1b1ba1f049">InvertPredicate</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a975319b2f772b89387ffea1b1ba1f049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=.  <a href="#a975319b2f772b89387ffea1b1ba1f049">More...</a><br/></td></tr>
<tr class="separator:a975319b2f772b89387ffea1b1ba1f049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c2165ec169065a665bc3a9fcacea89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a12c2165ec169065a665bc3a9fcacea89">getSwappedPredicate</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="separator:a12c2165ec169065a665bc3a9fcacea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2108c96efd9d9e1b89dd25b89a23ed1a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">getNonRecordFormOpcode</a> (uint16_t)</td></tr>
<tr class="separator:a2108c96efd9d9e1b89dd25b89a23ed1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee91c58b3a130d49788e05c85b12dce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aee91c58b3a130d49788e05c85b12dce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f806005e684e4cbd25d76849ee1775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae9f806005e684e4cbd25d76849ee1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27448838ea5635fa836a68c3aa97b29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> UnitSize, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab27448838ea5635fa836a68c3aa97b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f48ceee4d4e7b13efb21c415b8fc330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> UnitSize, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3f48ceee4d4e7b13efb21c415b8fc330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45ea0323da7012ed4e0f58aef3619bb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa45ea0323da7012ed4e0f58aef3619bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf912033ee385662cb4e40bd06206b67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr class="separator:adf912033ee385662cb4e40bd06206b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b493b8aa609c1c5c83e21dde6bf3d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a96b493b8aa609c1c5c83e21dde6bf3d0">isAllNegativeZeroVector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a96b493b8aa609c1c5c83e21dde6bf3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987580c5cd30f7664d4d0321c498dcb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a987580c5cd30f7664d4d0321c498dcb4">getVSPLTImmediate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a987580c5cd30f7664d4d0321c498dcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a14301103c8d97e52ed0ca117ea6b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ByteSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1a14301103c8d97e52ed0ca117ea6b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd7fb94f62f409bc4faf2a20e0904eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo)</td></tr>
<tr class="separator:a2cd7fb94f62f409bc4faf2a20e0904eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Define some predicates that are used for node matching. </p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0abf20d995fb8903fac5baf09797e6ed80"></a>DIR_NONE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0aba3e2f71e6bcfa95d8ef5836ba47f02f"></a>DIR_32</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a7b91cd4044a62473da3166dd0d2b2ddc"></a>DIR_440</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0afdebe93c0e18a5453835f8df1c13e5e4"></a>DIR_601</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a62ee0718349ae36cd1a8ed500abcd878"></a>DIR_602</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a3962994d8e938b9593218caf575ef6bd"></a>DIR_603</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a6cdba3048334fa40e8f46956ffeab0c3"></a>DIR_7400</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0aa77883b2e65039199cd95b624cab29b2"></a>DIR_750</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a56adb1ba4082b00854c8401847ade1a9"></a>DIR_970</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0ab81d0aba13bef5a963bb14709390283e"></a>DIR_A2</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a00d4f7d7f8d110db90749f417fceff3a"></a>DIR_E500mc</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0ac4e6bb06de05f2620850b3fc53a0433e"></a>DIR_E5500</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a80679195ad86168a8664a9ee102ce948"></a>DIR_PWR3</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a1a9618f9addb07ce52555fa524ccf39d"></a>DIR_PWR4</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a690b5c342106c270b005123adec2d7e6"></a>DIR_PWR5</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a40aa4eed5523516b6f4be5d29307b5cc"></a>DIR_PWR5X</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0aa2b626cb4809ee8a3b3da9d475eabe05"></a>DIR_PWR6</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a664d0abca2c75f8a6f8ce2dcc21cd676"></a>DIR_PWR6X</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a0c8a5dd168df904e8c29520a47502a61"></a>DIR_PWR7</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0aa3de856d909c5b0166919bf6e4bd1a3d"></a>DIR_PWR8</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a8aaebbced935c3aa0468d44219b8dcf0a00917bbd257bd4ee796f398e9c563a11"></a>DIR_64</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="PPCSubtarget_8h_source.html#l00038">38</a> of file <a class="el" href="PPCSubtarget_8h_source.html">PPCSubtarget.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa53de88164b98be6cd073da9543c0450"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450">llvm::PPC::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d"></a>fixup_ppc_br24</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f"></a>fixup_ppc_brcond14</em>&#160;</td><td class="fielddoc">
<p>fixup_ppc_brcond14 - 14-bit PC relative relocation for conditional branches. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9"></a>fixup_ppc_br24abs</em>&#160;</td><td class="fielddoc">
<p>fixup_ppc_br24abs - 24-bit absolute relocation for direct branches like 'ba' and 'bla'. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda"></a>fixup_ppc_brcond14abs</em>&#160;</td><td class="fielddoc">
<p>fixup_ppc_brcond14abs - 14-bit absolute relocation for conditional branches. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd"></a>fixup_ppc_half16</em>&#160;</td><td class="fielddoc">
<p>fixup_ppc_half16 - A 16-bit fixup corresponding to lo16(_foo) or ha16(_foo) for instrs like 'li' or 'addis'. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57"></a>fixup_ppc_half16ds</em>&#160;</td><td class="fielddoc">
<p>fixup_ppc_half16ds - A 14-bit fixup corresponding to lo16(_foo) with implied 2 zero bits for instrs like 'std'. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2"></a>fixup_ppc_nofixup</em>&#160;</td><td class="fielddoc">
<p>fixup_ppc_nofixup - Not a true fixup, but ties a symbol to a call to __tls_get_addr for the TLS general and local dynamic models, or inserts the thread-pointer register number. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e"></a>LastTargetFixupKind</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26"></a>NumTargetFixupKinds</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="PPCFixupKinds_8h_source.html#l00019">19</a> of file <a class="el" href="PPCFixupKinds_8h_source.html">PPCFixupKinds.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classPredicate.html">Predicate</a> - These are "(BI &lt;&lt; 5) | BO" for various predicates. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91"></a>PRED_LT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593"></a>PRED_LE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3"></a>PRED_EQ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095"></a>PRED_GE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817"></a>PRED_GT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462"></a>PRED_NE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6"></a>PRED_UN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9"></a>PRED_NU</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e"></a>PRED_LT_MINUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a"></a>PRED_LE_MINUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39"></a>PRED_EQ_MINUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a"></a>PRED_GE_MINUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042"></a>PRED_GT_MINUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e"></a>PRED_NE_MINUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19"></a>PRED_UN_MINUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9"></a>PRED_NU_MINUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39"></a>PRED_LT_PLUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923"></a>PRED_LE_PLUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6"></a>PRED_EQ_PLUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa"></a>PRED_GE_PLUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680"></a>PRED_GT_PLUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc"></a>PRED_NE_PLUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0"></a>PRED_UN_PLUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2"></a>PRED_NU_PLUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6"></a>PRED_BIT_SET</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67"></a>PRED_BIT_UNSET</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00027">27</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a2cd7fb94f62f409bc4faf2a20e0904eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> * llvm::PPC::createFastISel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>FuncInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *&#160;</td>
          <td class="paramname"><em>LibInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="PPCFastISel_8cpp_source.html#l02298">2298</a> of file <a class="el" href="PPCFastISel_8cpp_source.html">PPCFastISel.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00113">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00180">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00245">llvm::PPCSubtarget::isSVR4ABI()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00056">llvm::FunctionLoweringInfo::MF</a>, and <a class="el" href="SystemZISelLowering_8h_source.html#l00063">llvm::SystemZISD::TM</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l09934">llvm::PPCTargetLowering::createFastISel()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a14301103c8d97e52ed0ca117ea6b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> llvm::PPC::get_VSPLTI_elt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ByteSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] instruction of the specified element size, return the constant being splatted. The ByteSize field indicates the number of bytes of each element [124] -&gt; [bhw]. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01121">1121</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MathExtras_8h_source.html#l00524">llvm::FloatToBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00434">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00620">llvm::SignExtend32()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

</div>
</div>
<a class="anchor" id="a2108c96efd9d9e1b89dd25b89a23ed1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::getNonRecordFormOpcode </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01318">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a12c2165ec169065a665bc3a9fcacea89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> llvm::PPC::getSwappedPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPredicate.html">Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Assume the condition register is set by MI(a,b), return the predicate if we modify the instructions such that condition register is set by MI(b,a). </p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01318">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="Instructions_8h_source.html#l01112">llvm::ICmpInst::swapOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a987580c5cd30f7664d4d0321c498dcb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::PPC::getVSPLTImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getVSPLTImmediate - Return the appropriate VSPLT* immediate to splat the specified isSplatShuffleMask VECTOR_SHUFFLE mask. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01107">1107</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00074">llvm::TargetSubtargetInfo::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="DataLayout_8h_source.html#l00201">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01062">isSplatShuffleMask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a class="anchor" id="a975319b2f772b89387ffea1b1ba1f049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> llvm::PPC::InvertPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPredicate.html">Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=. </p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00990">llvm::PPCInstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="a96b493b8aa609c1c5c83e21dde6bf3d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isAllNegativeZeroVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isAllNegativeZeroVector - Returns true if all elements of build_vector are -0.0. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01091">1091</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06689">llvm::BuildVectorSDNode::isConstantSplat()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a class="anchor" id="adf912033ee385662cb4e40bd06206b67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isSplatShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01062">1062</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l01107">getVSPLTImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f48ceee4d4e7b13efb21c415b8fc330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVMRGHShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UnitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the specified unit size (1,2 or 4 bytes).</p>
<p>isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VMRGH* instruction with the specified unit size (1,2 or 4 bytes). The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l00991">991</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00074">llvm::TargetSubtargetInfo::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="DataLayout_8h_source.html#l00201">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l00942">isVMerge()</a>.</p>

</div>
</div>
<a class="anchor" id="ab27448838ea5635fa836a68c3aa97b29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVMRGLShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UnitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the specified unit size (1,2 or 4 bytes).</p>
<p>isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VMRGL* instruction with the specified unit size (1,2 or 4 bytes). The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l00966">966</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00074">llvm::TargetSubtargetInfo::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="DataLayout_8h_source.html#l00201">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l00942">isVMerge()</a>.</p>

</div>
</div>
<a class="anchor" id="aee91c58b3a130d49788e05c85b12dce4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVPKUHUMShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction.</p>
<p>isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction. The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operantion with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l00880">880</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00074">llvm::TargetSubtargetInfo::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l00870">isConstantOrUndef()</a>, and <a class="el" href="DataLayout_8h_source.html#l00201">llvm::DataLayout::isLittleEndian()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9f806005e684e4cbd25d76849ee1775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVPKUWUMShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction.</p>
<p>isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction. The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operantion with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l00911">911</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00074">llvm::TargetSubtargetInfo::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l00870">isConstantOrUndef()</a>, and <a class="el" href="DataLayout_8h_source.html#l00201">llvm::DataLayout::isLittleEndian()</a>.</p>

</div>
</div>
<a class="anchor" id="aa45ea0323da7012ed4e0f58aef3619bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::isVSLDOIShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1.</p>
<p>isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1. The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01017">1017</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00074">llvm::TargetSubtargetInfo::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00100">llvm::TargetMachine::getSubtargetImpl()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l00870">isConstantOrUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:55 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
