#Format:
#  Group-name
#  Selector-value (0xhex).
#  bit0
#  ....
#  bit15
# [ blank line+]
#
# Bits that are always 0 => null
# Bits that are always 1 => one
# 4 digits number mean alternative/muxed reading. Selector value in bits 7-0. High byte TBD.

Backoff
0x00
activeAC[0]
activeAC[1]
trigTxAC0
trigTxAC1
trigTxAC2
trigTxAC3
trigTxBcn
debugPortBackoff_expr1
debugPortBackoff_expr2
debugPortBackoff_expr3
debugPortBackoff_expr4
debugPortBackoff_expr5
InternalColl1_p
InternalColl2_p
backOffDone_p
TBTTFlag

MainFSM1
0x01
macControlCs[0]
macControlCs[1]
macControlCs[2]
macControlCs[3]
macControlCs[4]
macControlCs[5]
macControlCs[6]
txControlCs[0]
txControlCs[1]
txControlCs[2]
txControlCs[3]
txControlCs[4]
txControlCs[5]
txControlCs[6]
txControlCs[7]
txControlCs[8]

MainFSM2
0x02
macControlCs[0]
macControlCs[1]
macControlCs[2]
macControlCs[3]
macControlCs[4]
macControlCs[5]
macControlCs[6]
rxControlCs[0]
rxControlCs[1]
rxControlCs[2]
rxControlCs[3]
rxControlCs[4]
debugPortDeaggregatorFsm[0]
debugPortDeaggregatorFsm[1]
debugPortDeaggregatorFsm[2]
debugPortDeaggregatorFsm[3]

DMA1
0x03
txAC0State[0]
txAC0State[1]
txAC1State[0]
txAC1State[1]
txAC2State[0]
txAC2State[1]
txAC3State[0]
txAC3State[1]
txBcnState[0]
txBcnState[1]
rxHeaderState[0]
rxHeaderState[1]
rxPayloadState[0]
rxPayloadState[1]
oredNewTail
oredNewHead

MACTimerUnit
0x04
tick1us_p
tickTBTT_p
tickEarlyTBTT_p
tickDMAEarlyTBTT_p
tickSIFS_p
tickNullSIFS_p
tickDMAEarlySifs_p
tickPIFS_p
tickSlot_p
tickEarlySlot_p
tickDMAEarlySlot_p
moveToActive_p
sifsFlagRise_p
channelBusy
tickHTPFlag_p
tickEarlySifs_p

Deaggregator
0x05
rxDataStart_p
rxDataEnd_p
rxDataError_p
rxVector2Valid_p
rxCntrlReady
correctRcved_p
ampduIncorrectRcved_p
ampduCorrectRcved_p
stopRx_p
startRx
macPhyIfRxFifoReadEn
macPhyIfRxFifoEmpty
rxAggregation
rxEndOfFrame_p
blockRx
rxNDP

RxController
0x06
baRxIndication
rxFIFOOverFlow
rxFIFOAlmostFull
rxFIFOWrite
rxFIFOWrTag[0]
rxFIFOWrTag[1]
rxFIFOWrTag[2]
rxFIFOWrTag[3]
fcsOk
acceptRcved
bssIDMatch
addr1Match
startMacHdr
endHeader
endPayload
discardFrm

DMA2
0x07
txListProcCs[0]
txListProcCs[1]
txListProcCs[2]
txListProcCs[3]
txListProcCs[4]
oredNewHead
oredNewTail
txInterrupt
rxInterrupt
interruptEnTx
rxListProcCs[0]
rxListProcCs[1]
rxListProcCs[2]
rxListProcCs[3]
rxListProcCs[4]
statusUpdaterFull

FormatMPDU
0x08
formatMPDUFSMCs[0]
formatMPDUFSMCs[1]
formatMPDUFSMCs[2]
formatMPDUFSMCs[3]
formatMPDUFSMCs[4]
cTypeKSR[0]
cTypeKSR[1]
cTypeKSR[2]
sppKSR[0]
sppKSR[1]
protectedFrame
txGCMPBusy
txGCMPMicDone
txAMSDUPresent
durationFromReg
durationFromRegValid

TxGcmpGasket
0x09
gcmFSMCS[0]
gcmFSMCS[1]
gcmFSMCS[2]
gcmFSMCS[3]
init_p
mpduStarted_p
plainDataValid
plainDataBufferFull
encrDataValid
encrDataRdEn
encrTagDataValid
encrTagRdEn
first
last
outputBufferFill
allDataRead

Interrupt
0x0A
machw_macTxInt
machw_macTimerInt
machw_macRxInt
machw_macHighPriInt
machw_macGeneralInt
machw_macErrorInt
txopComplete
imp_TBTT
imp_DTIM
needResponse
endOfPPDUFiltered
idleInterrupt
rxDMAEmpty
debugPortInterrupt_expr1
debugPortInterrupt_expr2
debugPortInterrupt_expr3

MACPhyIf
0x0B
startTx_p
stopTx_p
mpIfTxFifoFull
mpIfTxErr_p
mpIfTxEn
aggreation
startRx
stopRx_p
macPhyIfRxStart_p
macPhyIfRxCca
macPhyIfRxCcaSec20
macPhyIfRxEndForTiming_p
macPhyIfRxEnd_p
macPhyIfRxErr_p
macPhyIfRxFifoEmpty
macPhyIfRxFifoReadEn

BAController
0x0C
baControllerCs[0]
baControllerCs[1]
baControllerCs[2]
baControllerCs[3]
rxTidSel[0]
rxTidSel[1]
rxTidSel[2]
rxTidSel[3]
conditionCase3
recentFound
tupleFound
psBitmapReady
newPsBitmap
psBitmapUpdateDone_p
startUpdate_p
baPSBitmapReset

TxParametersCache
0x0D
currentWriteHDSet
currentWritePTSet
currentReadHDSet
currentReadPTSet
partOfAMPDU
txParameterNextPTReady_p
txParameterPTReady_p
txParameterHDReady_p
clearSets_p
togglePTSet_p
toggleHDSet_p
txCtrlRegBusy
discardPrevHD_p
txCtrlRegHD
txCtrlRegPT
txCtrlRegWr

MACController1
0x0E
debugPortMACController1_expr1
txExchangeEnabled
retryLimitReached_p
rts_or_mpdu_failed_p
rts_or_mpdu_success_p
retryFrame_p
ampduFrm_p
txMpduDone_p
swRTS_p
statusUpdated_p
clearSets_p
togglePTSet_p
toggleHDSet_p
txParameterNextPTReady_p
txParameterPTReady_p
txParameterHDReady_p

DMA3
0x0F
txListProcCs[0]
txListProcCs[1]
txListProcCs[2]
txListProcCs[3]
txListProcCs[4]
descriptorDoneTx
txListError
lifeTimeExpiredFlag
pointerNotAligned
patternError
nxtAtomFrmPtrValid
plyTblValid
pldBufDescValid
nxtMpduDescValid
ptFragment
abortTransaction

DMA4
0x10
txTagFifoWrData[0]
txTagFifoWrData[1]
txTagFifoWrData[2]
txTagFifoWrData[3]
txTagFifoWrData[4]
txTagFifoWrData[5]
flushTxFifo
txFifoWr
txFifoEmpty
txFifoFull
txFifoAlmostFull
discardPrevHD_p
txCtrlRegWr
txCtrlRegBusy
txCtrlRegHD_or_txCtrlRegPT
dmaHIFRead

DMA5
0x11
statusUpdaterFull
trigPldHalt_p
trigHdrHalt_p
trigAC3Dead_p
trigAC2Dead_p
trigAC1Dead_p
trigAC0Dead_p
trigBcnDead_p
underRunDetected_p
stopDma_p
txFIFOFlushDMA
trigTxAC3
trigTxAC2
trigTxAC1
trigTxAC0
trigTxBcn

DMA6
0x12
transactionEnable_p
txListRead
suspendRead
updNxtMpdu
retryFrame
patternError_gen
transactionDone_p
prevFrmRts
updNxtAtomFrm
storeParameters_p
startMpdu
atomicFrmValid_p
lifetimeExpired_p
trigNxtAtomFrm_p
retryFrame_p
abortTx_p

MediumAccess
0x13
nextTBTTCnt[0]
nextTBTTCnt[1]
nextTBTTCnt[2]
nextTBTTCnt[3]
impQICnt[0]
impQICnt[1]
impQICnt[2]
impQICnt[3]
retryFrame_p
txopComplete
debugPortMediumAccess_expr1
backOffDone_p
loadQuietDuration_p
channelBusy
macPhyIfRxCca
quietElement_inValid

NAV
0x14
macPhyIfRxErr_p
stopRx_p
navRestart_p
navCounterEnable
timeout_p
macPhyIfRxEndForTiming_p
navLsigUpdate_p
correctRcved_p
incorrectRcved_p
notMineRtsRcved
endForceInc
navPsPollUpdate
macPhyIfRxEnd_p
navUpdate_p
navClear_p
channelBusy

MacControllerRx
0x15
rxAggregationQual
barRcved_p
needAckRcved_p
frameDontExpectingResp
frameExpectingResp
csRequired
txRespChBW[0]
txRespChBW[1]
tsfRcved
respIsHT
htpRespRequired_p
psBitmapMSTA
myMuBarRcved_p
rtsRcved_p
notMineRtsRcved
muRtsRcved_p

DualNav
0x16
intraBssPPDU
inconclusiveMatch
correctRcved_s
navClear_p
navUpdate_p
navTxopUpdate_p
intraBSSnavClear_p
intraBSSnavUpdate_p
intraBSSnavTxopUpdate_p
txopHolderAddrMatch
intraBSStxopHolderAddrMatch
channelBusy
intraBSSchannelBusy
channelBusyControlled
rtsRcved
ctsRcved

BAController2
0x17
psBitmapMSTA
psBitmaLast
psBitmapEcba
psBitmapTid[0]
psBitmapTid[1]
psBitmapTid[2]
psBitmapTid[3]
psBitmapAid[0]
psBitmapAid[1]
psBitmapAid[2]
psBitmapAid[3]
psBitmapAid[4]
psBitmapAid[5]
psBitmapAid[6]
psBitmapAid[7]
psBitmapValid

EncryptionEngine_low
0x18
debug_initDonemacWTClk_p
initPRNGSynch_p
debugPortEncryptionEngine_expr5
null
prngCs[0]
prngCs[1]
prngCs[2]
prngCs[3]
ccmp_cntlCS[0]
ccmp_cntlCS[1]
ccmp_cntlCS[2]
ccmp_cntlCS[3]
encryptRxCntrlCs[0]
encryptRxCntrlCs[1]
encryptRxCntrlCs[2]
encryptRxCntrlCs[3]

EncryptionEngine_high
0x19
debugPortEncryptionEngine_expr1
debugPortEncryptionEngine_expr2
debug_lsh_reg[0]
debug_lsh_reg[1]
debug_lsh_reg[2]
debug_lsh_reg[3]
debug_valid
debugPortEncryptionEngine_expr3
debugPortEncryptionEngine_expr4
nullKeyFound
cryptoKeyValid
debugUseDefaultKeyKSR
cipherLen
cipherType[0]
cipherType[1]
cipherType[2]

MACControllerTx
0x1A
macControllerTxFSMCs[0]
macControllerTxFSMCs[1]
macControllerTxFSMCs[2]
macControllerTxFSMCs[3]
debugPortMACControllerTx_expr1
remainingTXOP
frmExFitInTXOP
frmExDurBiggerMaxAllDur
hasTXOPLimitNull
dontTouchDur
txDMADataPending
txOpAcquired
nextIsBAR
skipBAR
txAMPDU
correctRcved_p

DMAStatus
0x1B
rxListProcDebug[0]
rxListProcDebug[1]
rxListProcDebug[2]
rxListProcDebug[3]
rxListProcDebug[4]
rxListProcDebug[5]
rxListProcDebug[6]
rxListProcDebug[7]
rxListProcDebug[8]
rxListProcDebug[9]
rxListProcDebug[10]
rxListProcDebug[11]
rxListProcDebug[12]
rxListProcDebug[13]
rxListProcDebug[14]
rxListProcDebug[15]

AMPDU
0x1C
baRxIndication
fcsOk
earlyFcs
bssIDMatch
addr1Match
acceptRcved
baRcved
retryLimitReached_p
retryFrame_p
mpduFailed_p
mpduSuccess_p
correctRcved_p
skipBAR
txAMPDU
machw_macTxInt
machw_macRxInt

DMATxStatus
0x1D
updateStatusPtr[8]
updateStatusPtr[9]
updateStatusPtr[10]
updateStatusPtr[11]
updateStatusPtr[12]
updateStatusPtr[13]
updateStatusPtr[14]
statusUpdateReq_p
retryLimitReached_p
mpduSuccess_p
retryFrame_p
descriptorDoneHWTx_p
updStatusPtr_p
updateDMAStatus_p
lifetimeExpired_p
debugPortDMATxStatus_expr1

swProf_low
0x1E
swProf[0]
swProf[1]
swProf[2]
swProf[3]
swProf[4]
swProf[5]
swProf[6]
swProf[7]
swProf[8]
swProf[9]
swProf[10]
swProf[11]
swProf[12]
swProf[13]
swProf[14]
swProf[15]

swProf_high
0x1F
swProf[16]
swProf[17]
swProf[18]
swProf[19]
swProf[20]
swProf[21]
swProf[22]
swProf[23]
swProf[24]
swProf[25]
swProf[26]
swProf[27]
swProf[28]
swProf[29]
swProf[30]
swProf[31]

KeySearch
0x20
keyIndexReturn[0]
keyIndexReturn[1]
keyIndexReturn[2]
keyIndexReturn[3]
keyIndexReturn[4]
keyIndexReturn[5]
keyStorageValid_p
keyStorageError_p
keyStorageAddr[0]
keyStorageAddr[1]
keyStorageAddr[2]
keyStorageAddr[3]
keyStorageAddr[4]
keyStorageAddr[5]
keySearchIndexTrig_p
indexSearchTrig_p

rxFIFOCntrl
0x21
rxFIFOWrTag[0]
rxFIFOWrTag[1]
rxFIFOWrTag[2]
rxFIFOWrTag[3]
keyIndexReturn[0]
keyIndexReturn[1]
keyIndexReturn[2]
keyIndexReturn[3]
keyIndexReturn[4]
keyIndexReturn[5]
keyIndexReturn[6]
keyIndexReturn[7]
keyIndexReturn[8]
keyIndexReturn[9]
keySRamIndexV
writeTrailer_ff1

DecryptFsm
0x22
rxIndexSearchDone
rxInitVectorEnd_p
unknownRcved_p
myFrameRcvedTrig_p
bcMcRcved
decryptCs[0]
decryptCs[1]
decryptCs[2]
rxControlIdle
keyIndexCapture_p
rxError_p
rxDataSelect
keyStorageValid_p
keyStorageError_p
rxKeySearchIndexTrig_p
indexSearchTrig_p

TxRxListA
0x23
debugPortTxRxListA_expr1
debugPortTxRxListA_expr2
burstStop_p
burstStart_p
debugPortTxRxListA_expr3
transactionDone_p
remainingData[0]
remainingData[1]
remainingData[2]
remainingData[3]
remainingData[4]
txListProcCs[0]_rxListProcCs[0]
txListProcCs[1]_rxListProcCs[1]
txListProcCs[2]_rxListProcCs[2]
txListProcCs[3]_rxListProcCs[3]
txListProcCs[4]_rxListProcCs[4]

DmaRdWrCtlr
0x24
portSel[0]
portSel[1]
writeEnable
writeEnable_c
readEnable
readEnable_c
rxListNextData
rxListTransComplete
lastAccess
dmaHIFTransComplete
dmaHIFReady
dmaHIFReadDataValid
dmaHIFError
dmaHIFWrite
dmaHIFRead
rdWrCtlrIdle

MainFSM
0x25
macControlCs[0]
macControlCs[1]
macControlCs[2]
macControlCs[3]
macControlCs[4]
macControlCs[5]
macControlCs[6]
txControlCs[0]_rxControlCs[0]
txControlCs[1]_rxControlCs[1]
txControlCs[2]_rxControlCs[2]
txControlCs[3]_rxControlCs[3]
txControlCs[4]_rxControlCs[4]
txControlCs[5]_DeaggregatorFsm[0]
txControlCs[6]_DeaggregatorFsm[1]
txControlCs[7]_DeaggregatorFsm[2]
txControlCs[8]_DeaggregatorFsm[3]

RxGcmpGasket
0x26
gcmFSMCS[0]
gcmFSMCS[1]
gcmFSMCS[2]
gcmFSMCS[3]
init_p
mpduStarted_p
plainDataValid
plainDataBufferFull
encrDataValid
encrDataRdEn
encrTagDataValid
encrTagRdEn
first
last
outputBufferFill
allDataRead

MACTimerUnit2
0x27
navCfpMaxDurUpdate_p
cfpUpdate_p
updateBeaconIntCnt_p
eifsMask
dtimUpdatedBySW
dtimUpdate_p
dtimCnt[0]
dtimCnt[1]
dtimCnt[2]
impPriDTIMInt
impPriTBTTInt
moveToDoze_p
moveToActive_p
earlyWakeup_p
wakeupDTIM_p
wakeupListenInterval_p

MACTimerUnit3
0x28
dtimUpdate_p
impPriTBTTInt_or_impPriDTIMInt
tickTBTT_p
dtimCnt[0]
dtimCnt[1]
dtimCnt[2]
updateBeaconIntCnt_p
beaconIntCnt[7]
beaconIntCnt[8]
beaconIntCnt[9]
beaconIntCnt[10]
beaconIntCnt[11]
beaconIntCnt[12]
beaconIntCnt[13]
beaconIntCnt[14]
beaconIntCnt[15]

BfrResponse
0x29
rxNDPAVht
aidAndBssIdMatch
correctRcved_p
myNDPAdetected
HeSounding
addr1Match
MoreStaInfoFound
transmitAfterNdp
rxNDP
NDPAtimoutError
correctBrpRcved
addr1Match_stickey
ndpaAddrMatch
bfrRequired
rxExchangeCompleted_p
macPhyIfRxEndForTiming_p

BWManagement
0x2A
rxBWSignalingTA
rxChBWInNonHT[0]
rxChBWInNonHT[1]
rxDynBW
txDynBW
txBWSignaling
bwProtTx[0]
bwProtTx[1]
bwTx[0]
bwTx[1]
availableBW[0]
availableBW[1]
rxChBW[0]
rxChBW[1]
txChBW[0]
txChBW[1]

Backoff2
0x2B
backoffCntEnable2
backoffCntLoad2
backoffDone2
backOffDone_p
tickSlot_p
tickDMAEarlySlot_p
aifsFlag2
backoffCnt2[0]
backoffCnt2[1]
backoffCnt2[2]
backoffCtrl2Cs[0]
backoffCtrl2Cs[1]
backoffCtrl2Cs[2]
statussetac2HasData
(txAC2State!=4'b0010)
backoffEnable

Backoff3
0x2C
backoffCntEnable3
backoffCntLoad3
backoffDone3
backOffDone_p
tickSlot_p
tickDMAEarlySlot_p
aifsFlag3
backoffCnt3[0]
backoffCnt3[1]
backoffCnt3[2]
backoffCtrl3Cs[0]
backoffCtrl3Cs[1]
backoffCtrl3Cs[2]
statussetac3HasData
(txAC3State!=4'b0010)
backoffEnable

Rxm1
0x2D
debugRxm[0]
debugRxm[1]
debugRxm[2]
debugRxm[3]
debugRxm[4]
debugRxm[5]
debugRxm[6]
debugRxm[7]
debugRxm[8]
debugRxm[9]
debugRxm[10]
debugRxm[11]
debugRxm[12]
debugRxm[13]
debugRxm[14]
debugRxm[15]

Rxm2
0x2E
debugRxm[16]
debugRxm[17]
debugRxm[18]
debugRxm[19]
debugRxm[20]
debugRxm[21]
debugRxm[22]
debugRxm[23]
debugRxm[24]
debugRxm[25]
debugRxm[26]
debugRxm[27]
debugRxm[28]
debugRxm[29]
debugRxm[30]
debugRxm[31]

Txm1
0x2F
debugTxm[0]
debugTxm[1]
debugTxm[2]
debugTxm[3]
debugTxm[4]
debugTxm[5]
debugTxm[6]
debugTxm[7]
debugTxm[8]
debugTxm[9]
debugTxm[10]
debugTxm[11]
debugTxm[12]
debugTxm[13]
debugTxm[14]
debugTxm[15]

Txm2
0x30
debugTxm[16]
debugTxm[17]
debugTxm[18]
debugTxm[19]
debugTxm[20]
debugTxm[21]
debugTxm[22]
debugTxm[23]
debugTxm[24]
debugTxm[25]
debugTxm[26]
debugTxm[27]
debugTxm[28]
debugTxm[29]
debugTxm[30]
debugTxm[31]

ListProcW
0x31
rxTrigger
rxTrig_p_pre
trigHdrPassive_p_pre
trigHdrHalt_p_pre
trigHdrActive_p_pre
trigHdrDead_p_pre
updHdrStaPtr_p_pre
trigPldPassive_p_pre
trigPldHalt_p_pre
trigPldActive_p_pre
trigPldDead_p_pre
updPldStaPtr_p_pre
rxHeaderNewTail_mux
rxPayloadNewTail_mux
rxFlowCntrlEn_mux
rxLl2FrameDma

AggrClosing
0x32
startTx_p
startRx
txVector2_synced
macPHYIFUnderRun
txListProcCs[0]
txListProcCs[1]
txListProcCs[2]
txListProcCs[3]
txListProcCs[4]
BWdecision
txDataDelayCnt[0]
txDataDelayCnt[1]
txDataDelayCnt[2]
txChBW[0]
txChBW[1]
backOffDone_p

RxmTxmIf
0x33
rxm_rhd_valid_int[0]
rxm_rhd_valid_int[1]
rxm_rhd_valid_int[2]
rxm_rhd_valid_int[3]
rxm_rhd_valid_int[4]
rxm_rhd_valid_int[5]
rxm_rhd_valid_int[6]
rxm_rhd_valid_int[7]
txm_int_txTrigger[0]
txm_int_txTrigger[1]
txm_int_txTrigger[2]
txm_int_txTrigger[3]
txm_int_txTrigger[4]
txm_int_txTrigger[5]
txm_int_txTrigger[6]
txm_int_txTrigger[7]

TxListB
0x34
nextMPDUdma
ampduTxStart_p
ntt_done
SecondATHD
txDataDelay_TC
contAfterNatt
nattStartInt
waitForNattInt
partOfAMPDU
hdr_desc_unique_pat_err
txDone_p
nxtMpduDescValid
mac_txVec2start
dma_discard_fcs_p
statusUpdated_p
BARPointerMatch

TxListC
0x35
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCVal1
debugPortTxListCCnt[0]
debugPortTxListCCnt[1]
debugPortTxListCCnt[2]

Backoff4
0x36
backoffCntEnable0
backoffCntLoad0
backoffDone0
backOffDone_p
tickSlot_p
tickDMAEarlySlot_p
aifsFlag0
backoffCnt0[0]
backoffCnt0[1]
backoffCnt0[2]
backoffCtrl0Cs[0]
backoffCtrl0Cs[1]
backoffCtrl0Cs[2]
statussetac0HasData
(txAC0State!=4'b0010)
backoffEnable

Backoff5
0x37
backoffCntEnable1
backoffCntLoad1
backoffDone1
backOffDone_p
tickSlot_p
tickDMAEarlySlot_p
aifsFlag1
backoffCnt1[0]
backoffCnt1[1]
backoffCnt1[2]
backoffCtrl1Cs[0]
backoffCtrl1Cs[1]
backoffCtrl1Cs[2]
statussetac1HasData
(txAC1State!=4'b0010)
backoffEnable

CommonMpif
0x38
CCAPrimary20
CCASecondary20
CCASecondary40
CCASecondary80
txEnd_p
rxEndForTiming_p
rxErr_p
rxEnd_p
phyErr_p
rxReqAck
rxReq
txReq
macDataValid
phyRdy
txVector2
null

MACControllerRx1
0x39
timeOnAirValidMC
discardFrm
respBWFail
rxNDPAn
NDPAtimoutError_t
macPhyIfRxFlush
macPhyIfRxErr_p
incorrectRcved
correctRcved
expectedResp[0]
expectedResp[1]
expectedResp[2]
expectedResp[3]
brpRcved_p
bfrRequired
rxNDP

StopRx
0x3A
startRx
stopRx_p
macPhyIfRxStart_p
macPhyIfRxCca
macPhyIfRxCcaSec20
macPhyIfRxEndForTiming_p
macPhyIfRxEnd_p
macPhyIfRxErr_p
macPhyIfRxFifoEmpty
macPhyIfRxFifoReadEn
rxDataError_p
macPhyIfRxFlush
incorrectRcved
correctRcved
rxNDP
macPhyIfRxFlush_p

BmuIf
0x3B
buf_consumed[0]
buf_consumed[1]
buf_consumed[2]
buf_consumed[3]
buf_consumed[4]
buf_consumed[5]
buf_consumed[6]
buf_consumed_valid
buf_consumed_list_id[0]
buf_consumed_list_id[1]
null
null
new_tail_list_id[0]
new_tail_list_id[1]
null
new_tail_valid

TxListD
0x3C
null
null
txFifoFull
txFifoAlmostFull
txFifoEmpty
bufferInterruptTx
interruptEnTx
patternError
txCtrlRegWr
updStatusPtr_p
storeAMPDUParameters_p
ptError
discardPrevHD_p
trigTxListProc
lengthMismatchSW
lengthMismatch

TxListE
0x3D
txTagFifoWrData[0]
txTagFifoWrData[1]
txTagFifoWrData[2]
txTagFifoWrData[3]
txTagFifoWrData[4]
txTagFifoWrData[5]
txFifoWrData[23]
txFifoWrData[24]
txFifoWrData[25]
txFifoWrData[26]
txFifoWrData[27]
txFifoWrData[28]
txFifoWrData[29]
txFifoWrData[30]
txFifoWrData[31]
txFifoWr

AutoResponse
0x3E
arsnReset_p
needResponse
staDCMsupported
staPEduration[0]
staPEduration[1]
ksrUplink
txStaDistance[0]
txStaDistance[1]
preferHeSuEr
preferNonHT
triggerFcsOK
htpRespRequired_p
responseRequired
keyStorageValid
null
null

RxTriggerFrame
0x3F
myAidMatch
bqrPollRcved
bsrPollRcved
muBarRcved
bfrPollTrigRcved
validTriggerForAck
myMuBarRcved_p
basicTrigRcved
muRtsRcved
heTrigRcved
triggerFcsOK
htpRespRequired_p
triggerType[0]
triggerType[1]
triggerType[2]
triggerType[3]

MacControllerTx6
0x40
abortTx_p
retryFrame
TxCtxHtpRespDisabled
TxCtxHtpRxNotIdle
TxCtxHtpTriggerFcsFail
htpRxFailed_p
htpTxFailedB_p
htpTxFailed_p
triggerType[0]
triggerType[1]
triggerType[2]
triggerType[3]
triggerFrame
correctRcvedMuOred_p
macContRxInTxRespHtp
null

MacControllerTx7
0x41
blockRxFlag
blockRx
txStateData
rateUpdateTxC_p
longRespTimeout
expectedResp
swRTS_p
rxEndOfFrame_p
rxVector1Start_p
failedChBWCaseB
failedChBWCaseA
haltRetryLimitReached_p
haltCondition
haltWhenRetryLimitReached
pendingKSRSearchReq
null

RxListB
0x42
dma_wr_pld_strt_ptr_upd
rxHdrNextPointerErr
implicitBF
rxListTransComplete
rxListReadDataValid
rxListNextData
rxListError
rxListWrite
rxListRead
rxTagFifoRdData[0]
rxTagFifoRdData[1]
rxTagFifoRdData[2]
rxTagFifoRdData[3]
rxFifoAlmEmpty
rxFifoEmpty
rxFifoRd

RxListC
0x43
frameRxed_p
rxLl2FrameDma
rxFrmDiscard
saveFrm_p
rxHeaderNewTail
rxPayloadNewTail
trigHdrActive_p
rxHdrUPatternErr
trigHdrPassive_p
trigHdrHalt_p
trigHdrDead_p
trigPldActive_p
trigPldPassive_p
trigPldDead_p
updHdrStaPtr_p
updPldStaPtr_p

DMATxStatus1
0x44
storeParameters_p
mediumUpdWrite
noFrm2Update
staUpdError
staUpdNextData
staUpdTransComplete
updateStatus
ac3TrigTxListProcStored
ac2TrigTxListProcStored
ac1TrigTxListProcStored
ac0TrigTxListProcStored
bcnTrigTxListProcStored
staUpdWrite
txStatusUpdaterCs[0]
txStatusUpdaterCs[1]
txStatusUpdaterCs[2]

MACController2
0x45
currentState[0]
currentState[1]
currentState[2]
currentState[3]
trigTxBackoff
stopRxTxC_p
stopRxRxC_p
stopRxMaster_p
startRxTxC_p
startRxRxC_p
startRxMaster_p
stopRx_p
startRx_fall
startRx
mpifKeepRFonRx
mpifKeepRFon

MACControllerRx2
0x46
respTxPreType
NDPAtimoutError
rxNDP
txChBWInt[0]
txChBWInt[1]
txErr
txDynBWRxC
txBWSignalingRxC
send_BFR_p
rxNDPAn
rxEndOfFrame_p
rxRIFSCancelled_p
rxVector1Valid_p
rxFormatMod[0]
rxFormatMod[1]
rxFormatMod[2]

MACControllerTx1
0x47
txNDP
txSuccessful
txAMPDU
respTO_p
muMode
durationComputationFSMCs[0]
durationComputationFSMCs[1]
durationComputationFSMCs[2]
protType[0]
protType[1]
protType[2]
macControllerTxFSMCs[0]
macControllerTxFSMCs[1]
macControllerTxFSMCs[2]
macControllerTxFSMCs[3]
macControllerTxFSMCs[4]

MACControllerTx2
0x48
lengthMismatch
underBASetup
lengthMismatchSW
uniquePatErrorSW
unique_pat_error
noMpduValid
txDataDelay_TC
barSkipMode
failedBWSignalingDis
backOffDone_p
waitForNatt
nattStart
BWdecision
nattCommand
duringWaitForNatt
nextMPDUdma

MACControllerTx3
0x49
respIsHT
timeOutStarte
stopRxTxC_p
startRxTxC_p
forceWriteACK
rxCts
rxBA
rxBFR
rxAck
rateUpdateTxC_p
txRxnTxC
mpifKeepRFonTx
txExchangeCompleted_p
txMediumTimeEn
baRcvedSW
rxVector1Start_p

MACControllerTx4
0x4A
txDisambiguityBitTxC
frmExDurationDone_p
rtsSuccess
rtsFailed
mpduFailed
mpduSuccess
retryFrame
swRTS
ctsRcved
actNoAckRcved
ackRcved
baRcved
correctRcved
incorrectRcved
notMineRcved
timeOnAirDone_p

MACControllerTx5
0x4B
dropBW
whichDescriptor[0]
whichDescriptor[1]
expectedAckCapt[0]
expectedAckCapt[1]
txChBWTxC[0]
txChBWTxC[1]
bwDataTx[0]
bwDataTx[1]
txDmaActive
rxRespOnGoing
respReceived
txParameterPTReadyInt
togglePTSet_p
toggleHDSet_p
txDynBWTxC

rxControllerFsm1
0x4C
quietParameterFound
quietParameterToggle
padding2BytesEn
padding4BytesEn
rxDataValid
decrStatus[0]
decrStatus[1]
decrStatus[2]
stateByteCnt[0]
stateByteCnt[1]
stateByteCnt[2]
stateByteCnt[3]
stateByteCnt[4]
stateByteCnt[5]
stateByteCnt[6]
stateByteCnt[7]

RxControllerFsm2
0x4D
tsfUpdate_p
navTxopUpdateLatched
rxEndOfFrame_p
rxExchangeCompleted_p
legalRU
heTrigBW[0]
heTrigBW[1]
txopAcquired
correctRcvedLatched
heTrigTypeIsSupported
heTrigDetectEn
txopHolderValid
mineMuRtsRcved
myAddrMatch
txopHolderAddrMatch
myHeTrigRcved_p

rxControllerFsm3
0x4E
rxFIFOOverFlowError
fcsOkRcved
phyErrorRcved
fcsErrorRcved
frmSuccessfulRcved
feedbackType
cfpPeriodInValid
dtimPeriodInValid
quietElement2InValid
quietElement1InValid
fcsEnableRx
psBitmapDiscard_p
psBitmapUpdate_p
rxCntrlReady
decrStatusValid_p
acceptProtected

rxControllerFsm4
0x4F
invalidPkt
macHeaderCntDone
rxDataStart_p
matchStaFirstAID
matchStaAID
null
baRxIndication
padding2BytesFIFOEn
padding4BytesWriteEn
padding4BytesFIFOEn
endPayload
frmBody
earlyFcs
undefErrorRcved
statusInfoCheck_p
null

rxFIFOCntrl1
0x50
rxFIFODone_p
quadletWrite
discardFrmHold_p
stopWrite
rxBADly
txInProgressDly
endHeaderDone
endHeader
macHeaderCnt[0]
macHeaderCnt[1]
macHeaderCnt[2]
macHeaderCnt[3]
quadletCnt[0]
quadletCnt[1]
quadletCnt[2]
quadletCnt[3]

rxFIFOCntrl2
0x51
rxDataMux[0]
rxDataMux[1]
rxDataMux[2]
rxDataMux[3]
rxDataMux[4]
rxDataMux[5]
rxDataMux[6]
rxDataMux[7]
rxDataValidMux
rxFIFODone_p
rxFIFOWrite
rxFIFOOverFlow
rxFIFOWrTag[0]
rxFIFOWrTag[1]
rxFIFOWrTag[2]
rxFIFOWrTag[3]

DecryptFsm1
0x52
rxExtIVValid
rxProtHdrValid
encrPadding2BytesFIFOEn
nullKeyFound
encrPadding4BytesEn
cTypeKSR[0]
cTypeKSR[1]
cTypeKSR[2]
ccmpFailed_p
ccmpPassed_p
gcmpFailed_p
gcmpPassed_p
protectedBit
sppKSR[0]
sppKSR[1]
encrRxBufFlush_p

AhbControl
0x53
hSAddr[2]
hSAddr[3]
hSAddr[4]
hSAddr[5]
hSAddr[6]
hSAddr[7]
hSReadyOut
hSReadyIn
hSSel
hSWrite
hSTrans[1]
hMReady
hMWrite
hMTrans[0]
hMTrans[1]
hMAddr[18]

AhbAddress
0x54
hMAddr[2]
hMAddr[3]
hMAddr[4]
hMAddr[5]
hMAddr[6]
hMAddr[7]
hMAddr[8]
hMAddr[9]
hMAddr[10]
hMAddr[11]
hMAddr[12]
hMAddr[13]
hMAddr[14]
hMAddr[15]
hMAddr[16]
hMAddr[17]

AhbWdata0
0x55
hMWData[0]
hMWData[1]
hMWData[2]
hMWData[3]
hMWData[4]
hMWData[5]
hMWData[6]
hMWData[7]
hMWData[8]
hMWData[9]
hMWData[10]
hMWData[11]
hMWData[12]
hMWData[13]
hMWData[14]
hMWData[15]

AhbWdata1
0x56
hMWData[16]
hMWData[17]
hMWData[18]
hMWData[19]
hMWData[20]
hMWData[21]
hMWData[22]
hMWData[23]
hMWData[24]
hMWData[25]
hMWData[26]
hMWData[27]
hMWData[28]
hMWData[29]
hMWData[30]
hMWData[31]

AhbRdata0
0x57
hMRData[0]
hMRData[1]
hMRData[2]
hMRData[3]
hMRData[4]
hMRData[5]
hMRData[6]
hMRData[7]
hMRData[8]
hMRData[9]
hMRData[10]
hMRData[11]
hMRData[12]
hMRData[13]
hMRData[14]
hMRData[15]

AhbRdata1
0x58
hMRData[16]
hMRData[17]
hMRData[18]
hMRData[19]
hMRData[20]
hMRData[21]
hMRData[22]
hMRData[23]
hMRData[24]
hMRData[25]
hMRData[26]
hMRData[27]
hMRData[28]
hMRData[29]
hMRData[30]
hMRData[31]

DeaggregatorDelErr
0x59
crcByteCnt[0]
crcByteCnt[1]
inDelimiter
correctDelimiter
rxAggregation
incDelFound
ampduIncorrectRcved_p
ampduCorrectRcved_p
incorrectDelCnt[0]
incorrectDelCnt[1]
incorrectDelCnt[2]
incorrectDelCnt[3]
incorrectDelCnt[4]
incorrectDelCnt[5]
incorrectDelCnt[6]
incorrectDelCnt[7]

Deaggregator3
0x5A
null
rxDataValid
rxDataValidAfterReady
rxCntrlReadyInt
rxCntrlReady
null
rxFifoReadEnDel1
macPhyIfRxFifoReadEn
crcOk
rxByteCnt_zero
rxFIFONearlyFull
rxFifoReadEnDel1
deaggregatorCs[0]
deaggregatorCs[1]
deaggregatorCs[2]
deaggregatorCs[3]

RxPrimaryControllers
0x5B
rxHeaderState[0]
rxHeaderState[1]
rxHeaderState[2]
rxHeaderState[3]
rxPayloadState[0]
rxPayloadState[1]
rxPayloadState[2]
rxPayloadState[3]
rxHeaderState2[0]
rxHeaderState2[1]
rxHeaderState2[2]
rxHeaderState2[3]
rxPayloadState2[0]
rxPayloadState2[1]
rxPayloadState2[2]
rxPayloadState2[3]

RxHeaderCtl
0x5C
rxHeaderState[0]
rxHeaderState[1]
rxHeaderState[2]
rxHeaderState[3]
rxNewTailHdr
rstNewTailHdr
updHdrStaPtr_p
trigHdrActive_p
trigHdrPassive_p
trigHdrHalt_p
trigHdrDead_p
rxHeaderDMADead
rxHdrNewHeadErr
rstNewHeadHdr
rxNewHeadHdr
null

RxPayloadCtl
0x5D
rxPayloadState[0]
rxPayloadState[1]
rxPayloadState[2]
rxPayloadState[3]
rxNewTailPld
rstNewTailPld
updPldStaPtr_p
trigPldActive_p
trigPldPassive_p
trigPldHalt_p
trigPldDead_p
rxPayloadDMADead
rxPayNewHeadErr
rstNewHeadPld
rxNewHeadPld
null

RxHeader2Ctl
0x5E
rxHeaderState2[0]
rxHeaderState2[1]
rxHeaderState2[2]
rxHeaderState2[3]
rxNewTailHdr2
rstNewTailHdr2
updHdrStaPtr_p2
trigHdrActive_p2
trigHdrPassive_p2
trigHdrHalt_p2
trigHdrDead_p2
rxHeaderDMADead2
rxHdrNewHeadErr2
rstNewHeadHdr2
rxNewHeadHdr2
null

RxPayload2Ctl
0x5F
rxPayloadState2[0]
rxPayloadState2[1]
rxPayloadState2[2]
rxPayloadState2[3]
rxNewTailPld2
rstNewTailPld2
updPldStaPtr_p2
trigPldActive_p2
trigPldPassive_p2
trigPldHalt_p2
trigPldDead_p2
rxPayloadDMADead2
rxPayNewHeadErr2
rstNewHeadPld2
rxNewHeadPld2
null

RxInterrupt
0x60
rxClassRuleInt[0]
rxClassRuleInt[1]
rxClassRuleInt[2]
rxClassRuleInt[3]
rxClassRuleInt[4]
rxClassRuleInt[5]
implicitBFInt
counterRxTrigger
counterRxTrigger2
rxTrigger
rxTrigger2
timerRxTrigger
timerRxTrigger2
baRxTrigger
baRxTrigger2
phyRxStart

TxFSM
0x61
macControlerMasterFSMCs[2]
macControlerMasterFSMCs[3]
macControllerTxFSMCs[0]
macControllerTxFSMCs[1]
macControllerTxFSMCs[2]
macControllerTxFSMCs[3]
macControllerTxFSMCs[4]
txControlCs[0]
txControlCs[1]
txControlCs[2]
txControlCs[3]
txControlCs[4]
txControlCs[5]
txControlCs[6]
txControlCs[7]
txControlCs[8]

RxFSM
0x62
macControllerRxFSMCs[0]
macControllerRxFSMCs[1]
macControllerRxFSMCs[2]
macControllerRxFSMCs[3]
rxControlCs[0]
rxControlCs[1]
rxControlCs[2]
rxControlCs[3]
rxControlCs[4]
rxControlCs[5]
debugPortDeaggregatorFsm[0]
debugPortDeaggregatorFsm[1]
debugPortDeaggregatorFsm[2]
debugPortDeaggregatorFsm[3]
macControlerMasterFSMCs[0]
macControlerMasterFSMCs[1]

RxResp
0x63
rxTid[0]
rxTid[1]
rxTid[2]
rxTid[3]
rxEcba
unassociatedSTA
psBitmapUpdateReq
hwArsn[0]
hwArsn[1]
hwArsn[2]
hwArsn[3]
respType[0]
respType[1]
respType[2]
respType[3]
needResponse

BAControllerRowInfo1
0x64
rowValid[0]
rowValid[1]
rowValid[2]
rowValid[3]
rowValid[4]
rowValid[5]
rowValid[6]
rowValid[7]
rowValid[8]
rowValid[9]
rowValid[10]
rowValid[11]
rowValid[12]
rowValid[13]
rowValid[14]
rowValid[15]

BAControllerRowInfo2
0x65
rowRecent[0]
rowRecent[1]
rowRecent[2]
rowRecent[3]
rowRecent[4]
rowRecent[5]
rowRecent[6]
rowRecent[7]
rowRecent[8]
rowRecent[9]
rowRecent[10]
rowRecent[11]
rowRecent[12]
rowRecent[13]
rowRecent[14]
rowRecent[15]

HTPInfo
0x66
txHtpState[0]
txHtpState[1]
htpTxFailed_p
tickDmaEarlySifs_p
trigMacCtrl
backOffDone_p
mediumIsIdle
EDBasedCCA
virtualCS
txopHolderAddrMatch
htpTxAbortFCS_p
htpTxAbortDMA_p
htpTxAbortCs_p
trigTxHtp
htpFlag
htpRequired

MpifUser
0x67
txReq
tx/rxData[0]
tx/rxData[1]
tx/rxData[2]
tx/rxData[3]
tx/rxData[4]
tx/rxData[5]
tx/rxData[6]
tx/rxData[7]
macDataValid
txVector2
phyRdy
rxReq
rxEnd_p
rxEndForTiming_p
txEnd_p

AvaiableBW
0x68
availableBW[0]
availableBW[1]
availableSec80
availableSec40
availableSec20
availableBWInt[0]
availableBWInt[1]
txOpAcquired
muMode_p
backoffDone_p
muModeStarted
txExchangeEnabled
macPhyIfRxCcaFiltered
macPhyIfRxCcaInt
availablePrimary20
prim20ChannelIdleFlag

BaController1
0x69
rxUnassociatedMgmtInHeTB
ksrMissQoSDataInAmpduHeTB
ksrMissMultiTid
ksrMissQosDataInAmpdu
rxMultiTid
rxUnexpectedFrameTypeInAmpdu
rxUnassociatedSTA
rxAckType[0]
rxAckType[1]
rxEcba
psBitmapUpdateDone
psBitmapUpdateReq
scoreBoardIsEmpty
null
null
null

MacControllerMaster
0x6A
rxVector1Start_p
trigTxHtp
backOffDone_p
txDone_p
triggerType[0]
triggerType[1]
triggerType[2]
triggerType[3]
triggerFrame
txExchangeCompleted_p
rxExchangeCompleted_p
rxExchangeEnabled
txExchangeEnabled
triggerRespTimeOut_p
htpTxExchangeEnabled
htpRxExchangeEnabled

DmaEngineHtp
0x6B
htpTrigger
txHtpLenMismatch
txListProcLongPT
thdHaltAfterTXOP
haltRetryLimitReached_p
htpDmaAbort_p
haltHtpAfterTXOP
txNewHeadHtp
txNewTailHtp
calcNzld
mpifTxUnderrun
htpRxFailed_p
htpTxFailed_p
trigTxHtp
null
null

DualNavClassification
0x6C
interBSScolorMatch
interBSSpartialBSSIDmatch
interBSSpartialBSScolorMatch
interBSSbssIDmatch
interBSSRule6match
intraBSScolorMatch
intraBSSpartialBSSIDmatch
intraBSSpartialBSScolorMatch
intraBSSbssIDmatch
intraBSStxopHolderMatch
intraBssPPDU
inconclusiveMatch
navUpdate_p
navClear_p
intraBSSnavUpdate_p
intraBSSnavClear_p

Deaggregator2
0x6D
rxSingleVHTMPDU
rxAggregation
rxChBW[0]
rxChBW[1]
debugMCS[0]
debugMCS[1]
debugMCS[2]
debugMCS[3]
debugMCS[4]
debugMCS[5]
debugMCS[6]
null
rxFormatMod[0]
rxFormatMod[1]
rxFormatMod[2]
rxFormatMod[3]

Nav2
0x6E
rxEndOfFrame_p
navUpdate_p
navCounterHoldsQuiet
navCounterHoldsProbe
macPhyIfRxStart_p
channelBusy
channelToIdle_p
rtsRcvdSampled
rxEndForTiming_p_l
pendingNavSet
navValueSetValid_p
notMineMuRtsRcved
navTxopUpdate_p
navReachedZero_p
macPhyIfRxEndForTiming_p
null

ClockGating
0x6F
mu_clock_enable[1]
mu_clock_enable[2]
mu_clock_enable[3]
mu_clock_enable[4]
mu_clock_enable[5]
mu_clock_enable[6]
mu_clock_enable[7]
mu_not_idle[1]
mu_not_idle[2]
mu_not_idle[3]
mu_not_idle[4]
mu_not_idle[5]
mu_not_idle[6]
mu_not_idle[7]
null
null

PtaInterface1
0x70
frameBWRxC[0]
frameBWRxC[1]
backoffPtaTxFrameBw[0]
backoffPtaTxFrameBw[1]
txChBWTxC[0]
txChBWTxC[1]
macPtaFrameBW[0]
macPtaFrameBW[1]
backoffPtaTxPriority
macPtaPriority
rxNotAllowed
txNotAllowed
ptaReqForcedLow
ptaTxReqRxC
backoffPtaTxReq
macPtaTxReq

PtaInterface2
0x71
correctRcved_p
txRespStarted
ptaGnt
pendingTxAbort
rxFrameExtensionRequired
rxVector1Start_p
rxReqHoldExpired_p
addr1Match
rxNDP
myNDPAdetected
ptaTxPriorityRxC
rxFrameExtension
rxSoundingProtect
ndpaToNdpProtect
macPhyIfPhyPtaRxReq
macPtaRxReq

################################################################################
# LCU Non Legacy Debug Ports
################################################################################

BAU0
0x100
last_buf_winner[0]
last_buf_winner[1]
last_buf_winner[2]
null
last_mac_winner[0]
last_mac_winner[1]
last_mac_winner[2]
last_mac_winner[3]
rhd_axi_rd_state[0]
rhd_axi_rd_state[1]
rhd_axi_rd_state[2]
rhd_axi_rd_state[3]
rpd_axi_rd_state[0]
rpd_axi_rd_state[1]
rpd_axi_rd_state[2]
rpd_axi_rd_state[3]
rhd_axi_wr_state[0]
rhd_axi_wr_state[1]
rhd_axi_wr_state[2]
rhd_axi_wr_state[3]
rpd_axi_wr_state[0]
rpd_axi_wr_state[1]
rpd_axi_wr_state[2]
rpd_axi_wr_state[3]
rpd_axi_wr_state[4]
arb_window
null
null
null
null
null
null

BAU1
0x101
band0_valid[0]
band0_valid[1]
band0_valid[2]
band0_valid[3]
band0_valid[4]
band0_valid[5]
band0_valid[6]
band0_valid[7]
band0_valid[8]
band0_valid[9]
band0_valid[10]
band0_valid[11]
band0_valid[12]
band0_valid[13]
band0_valid[14]
band0_valid[15]
band0_valid[16]
band0_valid[17]
band0_valid[18]
band0_valid[19]
band0_valid[20]
band0_valid[21]
band0_valid[22]
band0_valid[23]
band0_valid[24]
band0_valid[25]
band0_valid[26]
band0_valid[27]
band0_valid[28]
band0_valid[29]
band0_valid[30]
band0_valid[31]

BAU2
0x102
band1_valid[0]
band1_valid[1]
band1_valid[2]
band1_valid[3]
band1_valid[4]
band1_valid[5]
band1_valid[6]
band1_valid[7]
band1_valid[8]
band1_valid[9]
band1_valid[10]
band1_valid[11]
band1_valid[12]
band1_valid[13]
band1_valid[14]
band1_valid[15]
band1_valid[16]
band1_valid[17]
band1_valid[18]
band1_valid[19]
band1_valid[20]
band1_valid[21]
band1_valid[22]
band1_valid[23]
band1_valid[24]
band1_valid[25]
band1_valid[26]
band1_valid[27]
band1_valid[28]
band1_valid[29]
band1_valid[30]
band1_valid[31]

PCIEW0
0x200
commandFsm[0]
commandFsm[1]
commandFsm[2]
commandFsm[3]
commandFsm[4]
commandFsm[5]
lli_chan[0]
lli_chan[1]
lli_chan[2]
lli_chan[3]
lli_chan[4]
descriptor_in_process
seq_chan[0]
seq_chan[1]
seq_chan[2]
seq_chan[3]
seq_chan_active[0]
seq_chan_active[1]
seq_chan_active[2]
seq_chan_active[3]
seq_chan_active[4]
seq_chan_active[5]
seq_chan_active[6]
seq_chan_active[7]
seq_chan_active[8]
seq_chan_active[9]
seq_chan_active[10]
seq_chan_active[11]
seq_chan_active[12]
seq_chan_active[13]
seq_chan_active[14]
seq_chan_active[15]

PCIEW1
0x201
pending_lli_req[0]
pending_lli_req[1]
pending_lli_req[2]
pending_lli_req[3]
pending_lli_req[4]
pending_lli_req[5]
pending_lli_req[6]
pending_lli_req[7]
pending_lli_req[8]
pending_lli_req[9]
pending_lli_req[10]
pending_lli_req[11]
pending_lli_req[12]
pending_lli_req[13]
pending_lli_req[14]
pending_lli_req[15]
pending_lli_req[16]
pending_lli_req[17]
pending_lli_req[18]
pending_lli_req[19]
pending_lli_req[20]
pending_lli_req[21]
pending_lli_req[22]
pending_lli_req[23]
pending_lli_req[24]
pending_lli_req[25]
pending_lli_req[26]
pending_lli_req[27]
pending_lli_req[28]
pending_lli_req[29]
pending_lli_req[30]
pending_lli_req[31]

PCIEW2
0x202
up_grp0_lli_winner[0]
up_grp0_lli_winner[1]
up_grp0_lli_winner[2]
up_grp0_lli_winner[3]
up_grp1_lli_winner[0]
up_grp1_lli_winner[1]
up_grp1_lli_winner[2]
up_grp1_lli_winner[3]
dw_grp0_lli_winner[0]
dw_grp0_lli_winner[1]
dw_grp0_lli_winner[2]
dw_grp0_lli_winner[3]
dw_grp1_lli_winner[0]
dw_grp1_lli_winner[1]
dw_grp1_lli_winner[2]
dw_grp1_lli_winner[3]
up_lli_winner[0]
up_lli_winner[1]
up_lli_winner[2]
up_lli_winner[3]
dw_lli_winner[0]
dw_lli_winner[1]
dw_lli_winner[2]
dw_lli_winner[3]
null
null

PCIEW3
0x203
lli_winner[0]
lli_winner[1]
lli_winner[2]
lli_winner[3]
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null

PCIEW4
0x204
commandFsm[0]
commandFsm[1]
commandFsm[2]
commandFsm[3]
commandFsm[4]
commandFsm[5]
pciew_release_addr[0]
pciew_release_addr[1]
pciew_release_addr[2]
pciew_release_addr[3]
pciew_release_addr[4]
pciew_release_addr[5]
pciew_release_addr[6]
pciew_release_addr[7]
pciew_release_addr[8]
pciew_release_addr[9]
bmu_pending_req[0]
bmu_pending_req[1]
bmu_pending_req[2]
bmu_pending_req[3]
bmu_pending_req[4]
bmu_pending_req[5]
bmu_pending_req[6]
bmu_pending_req[7]
bmu_pending_req[8]
bmu_pending_req[9]
bmu_pending_req[10]
bmu_pending_req[11]
bmu_pending_req[12]
bmu_pending_req[13]
bmu_pending_req[14]
bmu_pending_req[15]

PCIEW5
0x205
commandFsm[0]
commandFsm[1]
commandFsm[2]
commandFsm[3]
commandFsm[4]
commandFsm[5]
lli_chan[0]
lli_chan[1]
lli_chan[2]
lli_chan[3]
lli_chan[4]
descriptor_in_process
pcie_rxm1_int
pcie_rxm0_int
pcie_smac_int
pcie_lmac_int
done_int[0]
done_int[1]
done_int[2]
done_int[3]
done_int[4]
done_int[5]
done_int[6]
done_int[7]
done_int[8]
done_int[9]
done_int[10]
done_int[11]
done_int[12]
done_int[13]
done_int[14]
done_int[15]

BRU
0x300
fifo_push
fifo_pop
fifo_full
axi_state[0]
axi_state[1]
axi_state[2]
axi_state[3]
ready
free_list_id[0]
free_list_id[1]
free_list_id[2]
release_addr_valid
release_addr[0]
release_addr[1]
release_addr[2]
release_addr[3]
release_addr[4]
release_addr[5]
release_addr[6]
release_addr[7]
release_addr[8]
release_addr[9]
release_addr[10]
release_addr[11]
release_addr[12]
release_addr[13]
release_addr[14]
release_addr[15]
release_addr[16]
release_addr[17]
release_addr[18]
release_addr[19]

BAP
0x400
last_user_winner[0]
last_user_winner[1]
last_user_winner[2]
arb_window
axi_rd_state[0]
axi_rd_state[1]
axi_rd_state[2]
axi_rd_state[3]
axi_wr_state[0]
axi_wr_state[1]
axi_wr_state[2]
axi_wr_state[3]

RFICW0
0x500
bt_rfic_mod_sel[2:0]
bt_rfic_tx_power[7:0]
bt_rfic_channel[6:0]
bt_rfic_tx_en
bt_rfic_pa_en
bt_rfic_tr_sw_ctrl
bt_afe_dac_en
sx0_frac_freq_sel
sx1_frac_freq_sel
bt_rfic_cal_en

RFICW1
0x501
bt_afe_adc_en
bt_afe_adc_cal_n
bt_afe_adc_data_en_s
bt_afe_adc_reset
bt_rfic_mod_sel[2:0]
bt_rfic_rx_en
bt_rfic_lna_gain[1:0]
bt_rfic_lpf1_gain[1:0]
bt_rfic_lpf2_gain[3:0]
bt_rfic_lna_sat
bt_rfic_channel[6:0]
bt_rfic_cal_en
bt_rfic_rssi[1:0]
bt_rfic_rssi_valid
bt_rfic_rssi_gain[1:0]

RFICW2
0x502
bt_rfic_rx_dcoc_ip[4:0]
bt_rfic_rx_dcoc_in[4:0]
bt_rfic_rx_dcoc_qp[4:0]
bt_rfic_rx_dcoc_qn[4:0]

RFICW3
0x503
bt_rfic_rssi_thres0[7:0]
bt_rfic_rssi_thres1[7:0]
bt_rfic_rssi_thres2[7:0]
bt_rfic_rssi_thres3[7:0]

RFICW4
0x504
bt_syncbuff_dac_sb_wr_pipe[1:0]
bt_syncbuff_dac_sb_wr_dly_sync
bt_syncbuff_dac_sb_rd_pipe[1:0]
null
null
null
bt_syncbuff_phy_dac_data_in_i[7:0]
bt_syncbuff_afe_dac_data_out_q[7:0]

RFICW5
0x505
bt_syncbuff_phy_adc_en_sync
bt_syncbuff_afe_adc_valid
bt_syncbuff_adc_sb_wr_req
bt_syncbuff_adc_sb_rd_req
bt_syncbuff_afe_clk_rise_p
bt_syncbuff_phy_afe_clk_rise_p
bt_syncbuff_fifo_data_wr_req
bt_syncbuff_fifo_data_wr_grant
bt_syncbuff_fifo_data_rd_req
bt_syncbuff_common_phase
bt_syncbuff_afe_adc_data_in_i[6:0]
bt_syncbuff_fifo_data_in[6:0]
bt_syncbuff_phy_adc_data_out_i[6:0]
bt_syncbuff_phy_adc_data_out_valid

RFICW6
0x506
wifi_syncbuff_dac_sb_wr_pipe[1:0]
wifi_syncbuff_dac_sb_wr_dly_sync
wifi_syncbuff_dac_sb_rd_pipe[1:0]
null
null
null
wifi_syncbuff_phy_dac_data_in_i_0[11:0]
wifi_syncbuff_afe_dac_data_out_i_0[11:0]

RFICW7
0x507
wifi_syncbuff_afe_adc_valid
wifi_syncbuff_adc_sb_wr_pipe[1:0]
null
wifi_syncbuff_dac_sb_wr_dly_sync
wifi_syncbuff_adc_sb_rd_pipe[1:0]
wifi_syncbuff_phy_adc_data_out_valid
wifi_syncbuff_afe_adc_data_in_i_0[11:0]
wifi_syncbuff_phy_adc_data_out_i_0[11:0]

RFICW8
0x508
wifi_afe_dac0_standbynq
wifi_afe_dac0_standbyni
wifi_afe_dac0_pdn
wifi_rfic_rf0_tx_en
wifi_rfic_rf0_pa_en
wifi_rfic_rf0_tr_sw_ctrl
wifi_rfic_rf10_tx_gain[7:0]
wifi_afe_dac1_standbynq
wifi_afe_dac1_standbyni
wifi_afe_dac1_pdn
wifi_rfic_rf1_tx_en
wifi_rfic_rf1_pa_en
wifi_rfic_rf1_tr_sw_ctrl
wifi_rfic_rf1_tx_gain[7:0]

RFICW9
0x509
wifi_afe_adc0_en[1:0]
wifi_rfic_rf0_rx_en
wifi_rfic_rf0_rx_gain[8:0]
wifi_rfic_rf0_rx_dcoc_ip[3:0]
wifi_rfic_rf0_rx_dcoc_in[3:0]
wifi_rfic_rf0_rx_dcoc_qp[3:0]
wifi_rfic_rf0_rx_dcoc_qn[3:0]
wifi_rf0_rssi[1:0]
wifi_rf0_rssi_valid
wifi_rfic_rf0_lna_sat

RFICW10
0x50A
wifi_afe_adc1_en[1:0]
wifi_rfic_rf1_rx_en
wifi_rfic_rf1_rx_gain[8:0]
wifi_rfic_rf1_rx_dcoc_ip[3:0]
wifi_rfic_rf1_rx_dcoc_in[3:0]
wifi_rfic_rf1_rx_dcoc_qp[3:0]
wifi_rfic_rf1_rx_dcoc_qn[3:0]
wifi_rf1_rssi[1:0]
wifi_rf1_rssi_valid
wifi_rfic_rf1_lna_sat

RFICW11
0x50B
wifi_rfic_rf0_rssi_thres0[7:0]
wifi_rfic_rf0_rssi_thres1[7:0]
wifi_rfic_rf0_rssi_thres2[7:0]

RFICW12
0x50C
wifi_rfic_rf1_rssi_thres0[7:0]
wifi_rfic_rf1_rssi_thres1[7:0]
wifi_rfic_rf1_rssi_thres2[7:0]
wifi_rfic_rf1_rssi_thres3[7:0]

RFICW13
0x50D
afe_auxadc_afe_auxadc_clk
afe_auxadc_EN_GPADC
afe_auxadc_auxadc_data_valid
afe_auxadc_auxadcb[11:0]
afe_auxadc_auxadc_state
afe_auxadc_AUXADCDataEn
afe_auxadc_auxadc_ptr[2:0]
afe_auxadc_auxadc_data0[11:0]

RFICW14
0x50E
bt_spi_slave_clk
bt_spi_slave_state[2:0]
bt_spi_slave_bit_cnt[5:0]
bt_spi_slave_spi_seln
bt_spi_slave_spi_mosi
bt_spi_slave_spi_miso
bt_spi_slave_reg_wr
bt_spi_slave_reg_rd
bt_spi_slave_shift_reg[16:0]

RFICW15
0x50F
psel
penable
pwrite
paddr[11:0]
pready
pwdata[7:0]
prdata[7:0]

RFICW16
0x510
spi_reg_wr
spi_reg_wr_p
psel
penable
pwrite
pready
reg_wr
reg_rd
reg_addr[7:0]
reg_wdata[7:0]
reg_rdata[7:0]

# sm_debug[32]
RXM0
0x600
arb_dbg[0]
arb_dbg[1]
arb_dbg[2]
cls_dbg[0]
cls_dbg[1]
cls_dbg[2]
cls_dbg[3]
mpx_sm[0]
mpx_sm[1]
mpx_sm[2]
mpx_sm[3]
mpx_sm[4]
rd_sm[0]
rd_sm[1]
rd_sm[2]
rd_sm[3]
rd_sm[4]
wr_sm[0]
wr_sm[1]
wr_sm[2]
wr_sm[3]
sb_sm[0]
sb_sm[1]
sb_sm[2]
sb_sm[3]
st_sm[0]
st_sm[1]
st_sm[2]
st_sm[3]
arb_valid
cls_valid
mpx_done

# info_debug[32]
RXM1
0x601
arb_valid
arb_user[0]
arb_user[1]
arb_user[2]
arb_user[3]
arb_axi_rd_mpx_sel
arb_axi_wr_mpx_sel
axi_arb_wr_ctl_ready
axi_arb_wr_data_ready
arb_axi_wr_req;
cls_valid
cls_rhd_valid
cls_rhd_done;
cls_rule_bin[0]
cls_rule_bin[1]
cls_rule_bin[2]
cls_rule_bin[3]
cls_rule_bin[4]
cls_action[0]
cls_action[1]
cls_rv2index[0]
cls_rv2index[1]
cls_rv2index[2]
cls_rv2index[3]
cls_axi_rd_req
axi_cls_rd_ready
mpx_done
mpx_axi_wr_req
axi_mpx_rd_ready
axi_mpx_wr_ctl_ready
axi_mpx_wr_data_ready
mpx_axi_rd_req

# axi_rd_ctl_debug[32]
RXM2
0x602
axi_araddr[0]
axi_araddr[1]
axi_araddr[2]
axi_araddr[3]
axi_araddr[4]
axi_araddr[5]
axi_araddr[6]
axi_araddr[7]
axi_araddr[8]
axi_araddr[9]
axi_araddr[10]
axi_araddr[11]
axi_araddr[12]
axi_araddr[13]
axi_araddr[14]
axi_araddr[15]
axi_araddr[16]
axi_araddr[17]
axi_araddr[18]
axi_araddr[19]
axi_araddr[20]
axi_araddr[21]
axi_araddr[22]
axi_araddr[23]
axi_arready
axi_arvalid
axi_arlen[0]
axi_arlen[1]
axi_arlen[2]
axi_rvalid
axi_rd_sm_dbg[0]
axi_rd_sm_dbg[1]

# rxm_axi_rdata[32]
RXM3
0x603
rxm_axi_rdata[0]
rxm_axi_rdata[1]
rxm_axi_rdata[2]
rxm_axi_rdata[3]
rxm_axi_rdata[4]
rxm_axi_rdata[5]
rxm_axi_rdata[6]
rxm_axi_rdata[7]
rxm_axi_rdata[8]
rxm_axi_rdata[9]
rxm_axi_rdata[10]
rxm_axi_rdata[11]
rxm_axi_rdata[12]
rxm_axi_rdata[13]
rxm_axi_rdata[14]
rxm_axi_rdata[15]
rxm_axi_rdata[16]
rxm_axi_rdata[17]
rxm_axi_rdata[18]
rxm_axi_rdata[19]
rxm_axi_rdata[20]
rxm_axi_rdata[21]
rxm_axi_rdata[22]
rxm_axi_rdata[23]
rxm_axi_rdata[24]
rxm_axi_rdata[25]
rxm_axi_rdata[26]
rxm_axi_rdata[27]
rxm_axi_rdata[28]
rxm_axi_rdata[29]
rxm_axi_rdata[30]
rxm_axi_rdata[31]

# axi_wr_ctl_debug[32]
RXM4
0x604
axi_awaddr[0]
axi_awaddr[1]
axi_awaddr[2]
axi_awaddr[3]
axi_awaddr[4]
axi_awaddr[5]
axi_awaddr[6]
axi_awaddr[7]
axi_awaddr[8]
axi_awaddr[9]
axi_awaddr[10]
axi_awaddr[11]
axi_awaddr[12]
axi_awaddr[13]
axi_awaddr[14]
axi_awaddr[15]
axi_awaddr[16]
axi_awaddr[17]
axi_awaddr[18]
axi_awaddr[19]
axi_awvalid
axi_awlen[0]
axi_awlen[1]
axi_awlen[2]
axi_wvalid
axi_wlast
axi_awready
axi_wready
axi_wr_sm_dbg[0]
axi_wr_sm_dbg[1]
axi_wr_sm_dbg[2]
axi_wr_sm_dbg[3]

# rxm_axi_wdata[32]
RXM5
0x605
rxm_axi_wdata[0]
rxm_axi_wdata[1]
rxm_axi_wdata[2]
rxm_axi_wdata[3]
rxm_axi_wdata[4]
rxm_axi_wdata[5]
rxm_axi_wdata[6]
rxm_axi_wdata[7]
rxm_axi_wdata[8]
rxm_axi_wdata[9]
rxm_axi_wdata[10]
rxm_axi_wdata[11]
rxm_axi_wdata[12]
rxm_axi_wdata[13]
rxm_axi_wdata[14]
rxm_axi_wdata[15]
rxm_axi_wdata[16]
rxm_axi_wdata[17]
rxm_axi_wdata[18]
rxm_axi_wdata[19]
rxm_axi_wdata[20]
rxm_axi_wdata[21]
rxm_axi_wdata[22]
rxm_axi_wdata[23]
rxm_axi_wdata[24]
rxm_axi_wdata[25]
rxm_axi_wdata[26]
rxm_axi_wdata[27]
rxm_axi_wdata[28]
rxm_axi_wdata[29]
rxm_axi_wdata[30]
rxm_axi_wdata[31]

# 64bit modes are actually two 32b RXM modes combined
# avoid using this mode directly - use RXM1 + RXM0 modes instead
#RXM6
#0x606

# 64bit modes are actually two 32b RXM modes combined
# avoid using this mode directly - use RXM2 + RXM0 modes instead
#RXM7
#0x607

# 64bit modes are actually two 32b RXM modes combined
# avoid using this mode directly - use RXM4 + RXM0 modes instead
#RXM8
#0x608

# 64bit modes are actually two 32b RXM modes combined
# avoid using this mode directly - use RXM3 + RXM2 modes instead
#RXM9
#0x609

# 64bit modes are actually two 32b RXM modes combined
# avoid using this mode directly - use RXM5 + RXM4 modes instead
#RXM10
#0x60A

# dra_debug[32]
RXM11
0x60B
rxm0_rx_oveload
machw0_active_tx
rxm1_rx_oveload
machw1_active_tx
dra_state[0]
dra_state[1]
dra_state[2]
dra_state[3]
ext_lli_consume_level[0]
ext_lli_consume_level[1]
ext_lli_consume_level[2]
ext_lli_consume_level[3]
ext_lli_consume_level[4]
ext_lli_consume_level[5]
ext_lli_consume_level[6]
ext_lli_consume_level[7]
ext_lli_consume_level[8]
ext_lli_consume_level[9]
ext_lli_consume_level[10]
ext_lli_consume_level[11]
ext_lli_consume_level[12]
ext_lli_consume_level[13]
ext_lli_consume_level[14]
ext_lli_consume_level[15]
null
null
null
null
null
null
null
null

# w2e_debug[32]
RXM12
0x60C
w2e_curr_state[0]
w2e_curr_state[1]
w2e_curr_state[2]
w2e_curr_state[3]
w2e_curr_state[4]
w2e_strip
w2e_rd_trans_size_dw[0]
w2e_rd_trans_size_dw[1]
w2e_rd_trans_size_dw[2]
w2e_rd_trans_size_dw[3]
w2e_gen_lli
w2e_llc_snap_rd_split
w2e_llc_snap_rd_next
w2e_da_sa_rd_split
w2e_wr_split
w2e_wr_next
w2e_metadata_msdu_wr_size_dw[0]
w2e_metadata_msdu_wr_size_dw[1]
w2e_metadata_msdu_wr_size_dw[2]
w2e_metadata_msdu_wr_size_dw[3]
w2e_metadata_msdu_wr_size_dw[4]
w2e_metadata_msdu_wr_size_dw[5]
w2e_pad
w2e_msdu_pad
w2e_lli_length_sub[0]
w2e_lli_length_sub[1]
w2e_lli_length_sub[2]
w2e_lli_length_sub[3]
w2e_lli_length_sub[4]
w2e_lli_length_sub[5]
w2e_lli_sar_next
w2e_lli_dar_add[2]

# STR0-STR10 - 11 state machines. Specified in register TXM_STR<N>_STATE
TXM0
0x700
str_sm[0]
str_sm[1]
spx_sm[0]
spx_sm[1]
spx_sm[2]
spx_sm[3]
spx_sm[4]
rd_sm[0]
rd_sm[1]
rd_sm[2]
rd_sm[3]
wr_sm[0]
wr_sm[1]
wr_sm[2]
wr_sm[3]
wr_sm[4]
fr_sm[0]
fr_sm[1]
fr_sm[2]
fr_sm[3]
regs_str_cmd_wr
regs_str_cmd[0]
regs_str_cmd[1]
regs_str_cmd[2]
active_buff_level[0]
active_buff_level[1]
active_buff_level[2]
active_buff_level[3]
active_buff_level[4]
lli_AMSDU_present[0]
lli_AMSDU_present[1]
lli_done_int_en

# axi_sm[32] - AXI state machines. Specified in register TXM_AXI_DBG
TXM16
0x710
axi_sm[0]
axi_sm[1]
axi_sm[2]
axi_sm[3]
axi_sm[4]
axi_sm[5]
axi_sm[6]
axi_sm[7]
axi_sm[8]
axi_sm[9]
axi_sm[10]
axi_sm[11]
axi_sm[12]
axi_sm[13]
axi_sm[14]
axi_sm[15]
axi_sm[16]
axi_sm[17]
axi_sm[18]
axi_sm[19]
axi_sm[20]
axi_sm[21]
axi_sm[22]
axi_sm[23]
axi_sm[24]
axi_sm[25]
axi_sm[26]
axi_sm[27]
axi_sm[28]
axi_sm[29]
axi_sm[30]
axi_sm[31]

# axi_rd_ctl_debug
TXM17
0x711
axi_araddr[0]
axi_araddr[1]
axi_araddr[2]
axi_araddr[3]
axi_araddr[4]
axi_araddr[5]
axi_araddr[6]
axi_araddr[7]
axi_araddr[8]
axi_araddr[9]
axi_araddr[10]
axi_araddr[11]
axi_araddr[12]
axi_araddr[13]
axi_araddr[14]
axi_araddr[15]
axi_araddr[16]
axi_araddr[17]
axi_araddr[18]
axi_araddr[19]
axi_araddr[20]
axi_araddr[21]
axi_araddr[22]
axi_araddr[23]
axi_arready
axi_arvalid
axi_arlen[0]
axi_arlen[1]
axi_arlen[2]
axi_rvalid
axi_rd_sm_dbg[0]
axi_rd_sm_dbg[1]

# txm_axi_rdata[32]
TXM18
0x712
txm_axi_rdata[0]
txm_axi_rdata[1]
txm_axi_rdata[2]
txm_axi_rdata[3]
txm_axi_rdata[4]
txm_axi_rdata[5]
txm_axi_rdata[6]
txm_axi_rdata[7]
txm_axi_rdata[8]
txm_axi_rdata[9]
txm_axi_rdata[10]
txm_axi_rdata[11]
txm_axi_rdata[12]
txm_axi_rdata[13]
txm_axi_rdata[14]
txm_axi_rdata[15]
txm_axi_rdata[16]
txm_axi_rdata[17]
txm_axi_rdata[18]
txm_axi_rdata[19]
txm_axi_rdata[20]
txm_axi_rdata[21]
txm_axi_rdata[22]
txm_axi_rdata[23]
txm_axi_rdata[24]
txm_axi_rdata[25]
txm_axi_rdata[26]
txm_axi_rdata[27]
txm_axi_rdata[28]
txm_axi_rdata[29]
txm_axi_rdata[30]
txm_axi_rdata[31]

# axi_wr_ctl_debug
TXM19
0x713
axi_awaddr[0]
axi_awaddr[1]
axi_awaddr[2]
axi_awaddr[3]
axi_awaddr[4]
axi_awaddr[5]
axi_awaddr[6]
axi_awaddr[7]
axi_awaddr[8]
axi_awaddr[9]
axi_awaddr[10]
axi_awaddr[11]
axi_awaddr[12]
axi_awaddr[13]
axi_awaddr[14]
axi_awaddr[15]
axi_awaddr[16]
axi_awaddr[17]
axi_awaddr[18]
axi_awaddr[19]
axi_awvalid
axi_awlen[0]
axi_awlen[1]
axi_awlen[2]
axi_wvalid
axi_wlast
axi_awready
axi_wready
axi_wr_sm_dbg[0]
axi_wr_sm_dbg[1]
axi_wr_sm_dbg[2]
axi_wr_sm_dbg[3]

# txm_axi_wdata[32]
TXM20
0x714
txm_axi_wdata[0]
txm_axi_wdata[1]
txm_axi_wdata[2]
txm_axi_wdata[3]
txm_axi_wdata[4]
txm_axi_wdata[5]
txm_axi_wdata[6]
txm_axi_wdata[7]
txm_axi_wdata[8]
txm_axi_wdata[9]
txm_axi_wdata[10]
txm_axi_wdata[11]
txm_axi_wdata[12]
txm_axi_wdata[13]
txm_axi_wdata[14]
txm_axi_wdata[15]
txm_axi_wdata[16]
txm_axi_wdata[17]
txm_axi_wdata[18]
txm_axi_wdata[19]
txm_axi_wdata[20]
txm_axi_wdata[21]
txm_axi_wdata[22]
txm_axi_wdata[23]
txm_axi_wdata[24]
txm_axi_wdata[25]
txm_axi_wdata[26]
txm_axi_wdata[27]
txm_axi_wdata[28]
txm_axi_wdata[29]
txm_axi_wdata[30]
txm_axi_wdata[31]

# cpx_debug[32]
TXM21
0x715
cpx_sm[0]
cpx_sm[1]
null
null
str_sel[0]
str_sel[1]
str_sel[2]
str_sel[3]
ch_first_bmap[0]
ch_first_bmap[1]
ch_first_bmap[2]
ch_first_bmap[3]
ch_first_bmap[4]
ch_first_bmap[5]
ch_first_bmap[6]
ch_first_bmap[7]
ch_first_bmap[8]
ch_first_bmap[9]
ch_first_bmap[10]
ch_first_bmap[11]
spx_chain_req[0]
spx_chain_req[1]
spx_chain_req[2]
spx_chain_req[3]
spx_chain_req[4]
spx_chain_req[5]
spx_chain_req[6]
spx_chain_req[7]
spx_chain_req[8]
spx_chain_req[9]
spx_chain_req[10]
spx_chain_req[11]

# top_debug[32]
TXM22
0x716
str0_sm[0]
str0_sm[1]
str1_sm[0]
str1_sm[1]
str2_sm[0]
str2_sm[1]
str3_sm[0]
str3_sm[1]
str4_sm[0]
str4_sm[1]
str5_sm[0]
str5_sm[1]
str6_sm[0]
str6_sm[1]
str7_sm[0]
str7_sm[1]
str8_sm[0]
str8_sm[1]
str9_sm[0]
str9_sm[1]
str10_sm[0]
str10_sm[1]
machw_txm_int[0]
machw_txm_int[1]
machw_txm_int[2]
machw_txm_int[3]
machw_txm_int[4]
machw_txm_int[5]
machw_txm_int[6]
machw_txm_int[7]
txm_axi_arvalid
txm_axi_awvalid

# running ones[32]
TXM23
0x717
runningOne_0
runningOne_1
runningOne_2
runningOne_3
runningOne_4
runningOne_5
runningOne_6
runningOne_7
runningOne_8
runningOne_9
runningOne_10
runningOne_11
runningOne_12
runningOne_13
runningOne_14
runningOne_15
runningOne_16
runningOne_17
runningOne_18
runningOne_19
runningOne_20
runningOne_21
runningOne_22
runningOne_23
runningOne_24
runningOne_25
runningOne_26
runningOne_27
runningOne_28
runningOne_29
runningOne_30
runningOne_31

# debug_int_LMAC - interrupt line from the platform side (int_mux)
LMAC_int
0x800
lmac_int0
lmac_int1
lmac_int2
lmac_int3
lmac_int4
lmac_int5
lmac_int6
lmac_int7
lmac_int8
lmac_int9
lmac_int10
lmac_int11
lmac_int12
lmac_int13
lmac_int14
lmac_int15
lmac_int16
lmac_int17
lmac_int18
lmac_int19
lmac_int20
lmac_int21
lmac_int22
lmac_int23
lmac_int24
lmac_int25
lmac_int26
lmac_int27
lmac_int28
lmac_int29
lmac_int30
lmac_int31

# debug_int_SMAC - interrupt line from the platform side (int_mux)
SMAC_int
0x801
smac_int0
smac_int1
smac_int2
smac_int3
smac_int4
smac_int5
smac_int6
smac_int7
smac_int8
smac_int9
smac_int10
smac_int11
smac_int12
smac_int13
smac_int14
smac_int15
smac_int16
smac_int17
smac_int18
smac_int19
smac_int20
smac_int21
smac_int22
smac_int23
smac_int24
smac_int25
smac_int26
smac_int27
smac_int28
smac_int29
smac_int30
smac_int31

# debug_int_UMAC - interrupt line from the platform side (int_mux)
UMAC_int
0x802
umac_int0
umac_int1
umac_int2
umac_int3
umac_int4
umac_int5
umac_int6
umac_int7
umac_int8
umac_int9
umac_int10
umac_int11
umac_int12
umac_int13
umac_int14
umac_int15
umac_int16
umac_int17
umac_int18
umac_int19
umac_int20
umac_int21
umac_int22
umac_int23
umac_int24
umac_int25
umac_int26
umac_int27
umac_int28
umac_int29
umac_int30
umac_int31

BasicDebug
0x803
PDebugInst7_0[7:0]
PDebugInst27_20[7:0]
PDebugStatus[7:0]
PDebugData[23:0]
PDebugPC[31:0]
PDebugOutPIF[7:0]
PDebugInbPIF[7:0]

ExtendedDebug
0x804
PDebugInst7_0[7:0]
PDebugInst27_20[7:0]
PDebugStatus[7:0]
PDebugOutPIF[7:0]
PDebugData[31:0]
PDebugPC[31:0]

# eth2wlan_diag - E2W debug lines
E2W
0x900
curr_eth2wlan_state[0]
curr_eth2wlan_state[1]
curr_eth2wlan_state[2]
curr_eth2wlan_state[3]
cycle_counter[0]
cycle_counter[1]
cycle_counter[2]
cycle_counter[3]
cycle_counter[4]
tx_trig
amsdu[0]
amsdu[1]
null
null
null
null
wlan_hdr_size[0]
wlan_hdr_size[1]
wlan_hdr_size[2]
wlan_hdr_size[3]
wlan_hdr_size[4]
wlan_hdr_size[5]
wlan_hdr_size[6]
wlan_hdr_size[7]
null
null
null
null
null
null
null
null

APB
0x910
pwdata[0]
pwdata[1]
pwdata[2]
pwdata[3]
pwdata[4]
pwdata[5]
pwdata[6]
pwdata[7]
pwdata[8]
pwdata[9]
pwdata[10]
pwdata[11]
pwdata[12]
pwdata[13]
pwdata[14]
pwdata[15]
pwrite
penable
paddr[0]
paddr[1]
paddr[2]
paddr[3]
paddr[4]
paddr[5]
paddr[6]
paddr[7]
paddr[8]
paddr[9]
psel_enc[0]
psel_enc[1]
psel_enc[2]
psel_enc[3]

NTT
0x920
iterative_mode
skip_txd_write
start
cur_state[0]
cur_state[1]
cur_state[2]
cur_state[3]
done_int_enc[0]
done_int_enc[1]
done_int_enc[2]
mu_cmd[0]
mu_cmd[1]
mu_cmd[2]
mu_cmd[3]
mac_ntt_done_enc[0]
mac_ntt_done_enc[1]
mac_ntt_done_enc[2]
sub_stage[0]
sub_stage[1]
sub_stage[2]
sub_stage[3]
stage_number[0]
stage_number[1]
stage_number[2]
haddr[0]
haddr[1]
haddr[2]
haddr[3]
haddr[4]
haddr[5]
haddr[6]
haddr[7]

PTA0
0xA00
wifi_rx_req
wifi_tx_req
wifi_priority
wifi_frame_bw[0]
wifi_frame_bw[1]
pta_wifi_gnt
pta_wifi_tx_abort
pta_wifi_cca
null
null
null
timeout_ored
btc_rx_req
btc_tx_req
btc_source
btc_priority
btc_channel_index[0]
btc_channel_index[1]
btc_channel_index[2]
btc_channel_index[3]
btc_channel_index[4]
btc_channel_index[5]
btc_channel_index[7]
pta_btc_gnt
ext1_req
ext1_priority
pta_ext1_gnt
pta_ext1_priority_out
ext2_req
ext2_priority
pta_ext2_gnt
pta_ext2_priority_out

PTA1
0xA01
img_tx_req
img_priority
img_frame_bw[0]
img_frame_bw[1]
pta_img_gnt
pta_img_abort
pta_img_cca[0]
pta_img_cca[1]
pta_img_cca[2]
pta_img_cca[3]
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null

PTA2
0xA02
prc_2g_sm[0]
prc_2g_sm[1]
prc_2g_sm[2]
prc_2g_sm[3]
null
null
null
null
null
null
null
null
null
null
null
null
prc_5g_sm[0]
prc_5g_sm[1]
prc_5g_sm[2]
prc_5g_sm[3]
null
null
null
null
null
null
null
null
null
null
null
null

PTA3
0xA03
map_prc_2g_wifi_rx_req
map_prc_2g_wifi_tx_req
map_prc_2or5g_wifi_priority
prc_2g_wifi_gnt
prc_2g_wifi_abort
map_prc_2g_btc_rx_req
map_prc_2g_btc_tx_req
map_prc_2g_btc_source
map_prc_2g_btc_priority
prc_2g_btc_gnt
map_prc_2g_ext1_req
map_prc_2g_ext1_priority
prc_2g_ext1_gnt
map_prc_2g_ext2_req
map_prc_2g_ext2_priority
prc_2g_ext2_gnt
prc_curr_state[0]
prc_curr_state[1]
prc_curr_state[2]
proc_req
proc_ack
prc_arb2g_req_valid
arb2g_result_valid
arb2g_device_id[0]
arb2g_device_id[1]
arb_dev_gnt
conc_dev_gnt
conc_dev_rx_req
conc_dev_tx_req
is_channel_overlap
conc_tx_update
dev_conc_tx_en

PTA4
0xA04
arb_curr_state[0]
arb_curr_state[1]
prc_dev0_req
prc_dev0_pri
prc_dev1_req
prc_dev1_pri
prc_dev2_req
prc_dev2_pri
prc_dev3_req
prc_dev3_pri
prc_req_valid
null
devices_rr[0]
devices_rr[1]
devices_rr[2]
devices_rr[3]
devices_sp[0]
devices_sp[1]
devices_sp[2]
devices_sp[3]
devices_bmap[0]
devices_bmap[1]
devices_bmap[2]
devices_bmap[3]
arb_devices[0]
arb_devices[1]
arb_devices[2]
arb_devices[3]
one_detect[0]
one_detect[1]
one_detect[2]
one_detect[3]

PTA5
0xA05
prc_curr_state[0]
prc_curr_state[1]
prc_curr_state[2]
map_prc_2g_wifi_rx_req
map_prc_2g_wifi_tx_req
map_prc_2or5g_wifi_frame_bw[0]
map_prc_2or5g_wifi_frame_bw[1]
prc_2g_wifi_gnt
map_prc_2g_btc_rx_req
map_prc_2g_btc_tx_req
map_prc_2g_btc_source
map_prc_2g_btc_channel_index[0]
map_prc_2g_btc_channel_index[1]
map_prc_2g_btc_channel_index[2]
map_prc_2g_btc_channel_index[3]
map_prc_2g_btc_channel_index[4]
map_prc_2g_btc_channel_index[5]
map_prc_2g_btc_channel_index[6]
prc_2g_btc_gnt
map_prc_2g_ext1_req
prc_2g_ext1_gnt
map_prc_2g_ext2_req
prc_2g_ext2_gnt
channel_overlap_chk
is_channel_overlap
conc_dev_gnt
conc_dev_rx_req
conc_dev_tx_req
conc_tx_en
dev_conc_tx_en
conc_tx_update
null

PTA6
0xA06
map_prc_2g_wifi_rx_req
map_prc_2g_wifi_tx_req
map_prc_2or5g_wifi_priority
prc_2g_wifi_gnt
prc_2g_wifi_abort
map_prc_2g_btc_rx_req
map_prc_2g_btc_tx_req
map_prc_2g_btc_source
map_prc_2g_btc_priority
prc_2g_btc_gnt
map_prc_2g_ext1_req
map_prc_2g_ext1_priority
prc_2g_ext1_gnt
map_prc_2g_ext2_req
map_prc_2g_ext2_priority
prc_2g_ext2_gnt
btc_rx_wifi_abort_en
btc_tx_wifi_abort_en
ext1_wifi_abort_en
ext2_wifi_abort_en
prc_curr_state[0]
prc_curr_state[1]
prc_curr_state[2]
null
null
null
null
null
null
null
null
null

PTA7
0xA07
cnt_10us_event
map_prc_2g_wifi_rx_req
map_prc_2g_wifi_tx_req
prc_2g_wifi_gnt
prc_2g_wifi_req_timeout_int
prc_2g_wifi_gnt_timeout_int
regs_int_clr_wifi_req_to
regs_int_clr_wifi_gnt_to
map_prc_2g_btc_rx_req
map_prc_2g_btc_tx_req
prc_2g_btc_gnt
prc_2g_btc_req_timeout_int
prc_2g_btc_gnt_timeout_int
regs_int_clr_btc_req_to
regs_int_clr_btc_gnt_to
map_prc_2g_ext1_req
prc_2g_ext1_gnt
prc_2g_ext1_req_timeout_int
prc_2g_ext1_gnt_timeout_int
regs_int_clr_ext1_req_to
regs_int_clr_ext1_gnt_to
map_prc_2g_ext2_req
prc_2g_ext2_gnt
prc_2g_ext2_req_timeout_int
prc_2g_ext2_gnt_timeout_int
regs_int_clr_ext2_req_to
regs_int_clr_ext2_gnt_to
null
null
null
null
null

################################################################################
# TOP Level Debug Ports
################################################################################

mac0u
0xB00
macControllerRxFSMCs[0]
macControllerRxFSMCs[1]
macControllerRxFSMCs[2]
macControllerRxFSMCs[3]
rxControlCs[0]
rxControlCs[1]
rxControlCs[2]
rxControlCs[3]
rxControlCs[4]
rxControlCs[5]
deaggregatorFSMCs[0]
deaggregatorFSMCs[1]
deaggregatorFSMCs[2]
deaggregatorFSMCs[3]

mac0u
0xB01
macControlerMasterFSMCs[0]
macControlerMasterFSMCs[1]
macControlerMasterFSMCs[2]
macControlerMasterFSMCs[3]
macControllerTxFSMCs[0]
macControllerTxFSMCs[1]
macControllerTxFSMCs[2]
macControllerTxFSMCs[3]
macControllerTxFSMCs[4]
txControlCs[0]
txControlCs[1]
txControlCs[2]
txControlCs[3]
txControlCs[4]
txControlCs[5]
txControlCs[6]
txControlCs[7]
txControlCs[8]

mac0
0xB02
macControllerRxFSMCs[0]
macControllerRxFSMCs[1]
macControllerRxFSMCs[2]
macControllerRxFSMCs[3]
rxControlCs[0]
rxControlCs[1]
rxControlCs[2]
rxControlCs[3]
rxControlCs[4]
rxControlCs[5]
deaggregatorFSMCs[0]
deaggregatorFSMCs[1]
deaggregatorFSMCs[2]
deaggregatorFSMCs[3]
macControlerMasterFSMCs[0]
macControlerMasterFSMCs[1]
macControlerMasterFSMCs[2]
macControlerMasterFSMCs[3]
macControllerTxFSMCs[0]
macControllerTxFSMCs[1]
macControllerTxFSMCs[2]
macControllerTxFSMCs[3]
macControllerTxFSMCs[4]
txControlCs[0]
txControlCs[1]
txControlCs[2]
txControlCs[3]
txControlCs[4]
txControlCs[5]
txControlCs[6]
txControlCs[7]
txControlCs[8]

mpif0
0xB03
CCAPrimary20
CCASecondary20
CCASecondary40
CCASecondary80
txEnd_p
rxEndForTiming_p
rxErr_p
rxEnd_p
phyErr_p
rxReqAck
rxReq

mpif0u
0xB04
txReq
data[0]
data[1]
data[2]
data[3]
data[4]
data[5]
data[6]
data[7]
macDataValid
txVector2
phyRdy

ReducedMpifUser
0xB05
txReq
macDataValid
txVector2
phyRdy

#################################################################

USBW0
0xC00
MainFSM[0]
MainFSM[1]
MainFSM[2]
MainFSM[3]
MainFSM[4]
lli_chan[0]
lli_chan[1]
lli_chan[2]
lli_chan[3]
lli_chan[4]
descriptor_in_process
pdma_index[0]
pdma_index[1]
pdma_index[2]
pdma_index[3]
pdma_index[4]
done_bitmap[0]
done_bitmap[1]
done_bitmap[2]
done_bitmap[3]
done_bitmap[4]
done_bitmap[5]
done_bitmap[6]
done_bitmap[7]
done_bitmap[8]
done_bitmap[9]
done_bitmap[10]
done_bitmap[11]
done_bitmap[12]
done_bitmap[13]
done_bitmap[14]
done_bitmap[15]

USBW1
0xC01
pending_lli_req[0]
pending_lli_req[1]
pending_lli_req[2]
pending_lli_req[3]
pending_lli_req[4]
pending_lli_req[5]
pending_lli_req[6]
pending_lli_req[7]
pending_lli_req[8]
pending_lli_req[9]
pending_lli_req[10]
pending_lli_req[11]
pending_lli_req[12]
pending_lli_req[13]
pending_lli_req[14]
pending_lli_req[15]
pending_lli_req[16]
pending_lli_req[17]
pending_lli_req[18]
pending_lli_req[19]
pending_lli_req[20]
pending_lli_req[21]
pending_lli_req[22]
pending_lli_req[23]
pending_lli_req[24]
pending_lli_req[25]
pending_lli_req[26]
pending_lli_req[27]
pending_lli_req[28]
pending_lli_req[29]
pending_lli_req[30]
pending_lli_req[31]

USBW2
0xC02
up_grp0_lli_winner[0]
up_grp0_lli_winner[1]
up_grp0_lli_winner[2]
up_grp0_lli_winner[3]
up_grp0_lli_winner[4]
up_grp1_lli_winner[0]
up_grp1_lli_winner[1]
up_grp1_lli_winner[2]
up_grp1_lli_winner[3]
up_grp1_lli_winner[4]
dw_grp0_lli_winner[0]
dw_grp0_lli_winner[1]
dw_grp0_lli_winner[2]
dw_grp0_lli_winner[3]
dw_grp0_lli_winner[4]
dw_grp1_lli_winner[0]
dw_grp1_lli_winner[1]
dw_grp1_lli_winner[2]
dw_grp1_lli_winner[3]
dw_grp1_lli_winner[4]
up_lli_winner[0]
up_lli_winner[1]
up_lli_winner[2]
up_lli_winner[3]
up_lli_winner[4]
dw_lli_winner[0]
dw_lli_winner[1]
dw_lli_winner[2]
dw_lli_winner[3]
dw_lli_winner[4]
null
null

USBW3
0xC03
lli_winner[0]
lli_winner[1]
lli_winner[2]
lli_winner[3]
lli_winner[4]
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null
null

USBW4
0xC04
bmuFSM
bmu_ready
usbw_release_valid
usbw_release_addr[0]
usbw_release_addr[1]
usbw_release_addr[2]
usbw_release_addr[3]
usbw_release_addr[4]
usbw_release_addr[5]
usbw_release_addr[6]
usbw_release_addr[7]
usbw_release_addr[8]
usbw_release_addr[9]
usbw_release_addr[10]
usbw_release_addr[11]
usbw_release_addr[12]
bmu_pending_req[0]
bmu_pending_req[1]
bmu_pending_req[2]
bmu_pending_req[3]
bmu_pending_req[4]
bmu_pending_req[5]
bmu_pending_req[6]
bmu_pending_req[7]
bmu_pending_req[8]
bmu_pending_req[9]
bmu_pending_req[10]
bmu_pending_req[11]
bmu_pending_req[12]
bmu_pending_req[13]
bmu_pending_req[14]
bmu_pending_req[15]

USBW5
0xC05
mainFSM[0]
mainFSM[1]
mainFSM[2]
mainFSM[3]
mainFSM[4]
null
lli_chan[0]
lli_chan[1]
lli_chan[2]
lli_chan[3]
lli_chan[4]
descriptor_in_process
usbw_rxm1_int
usbw_rxm0_int
usbw_smac_int
usbw_lmac_int
done_bitmap[0]
done_bitmap[1]
done_bitmap[2]
done_bitmap[3]
done_bitmap[4]
done_bitmap[5]
done_bitmap[6]
done_bitmap[7]
done_bitmap[8]
done_bitmap[9]
done_bitmap[10]
done_bitmap[11]
done_bitmap[12]
done_bitmap[13]
done_bitmap[14]
done_bitmap[15]

USBW6
0xC06
pdma_active_31_0[0]
pdma_active_31_0[1]
pdma_active_31_0[2]
pdma_active_31_0[3]
pdma_active_31_0[4]
pdma_active_31_0[5]
pdma_active_31_0[6]
pdma_active_31_0[7]
pdma_active_31_0[8]
pdma_active_31_0[9]
pdma_active_31_0[10]
pdma_active_31_0[11]
pdma_active_31_0[12]
pdma_active_31_0[13]
pdma_active_31_0[14]
pdma_active_31_0[15]
pdma_active_31_0[16]
pdma_active_31_0[17]
pdma_active_31_0[18]
pdma_active_31_0[19]
pdma_active_31_0[20]
pdma_active_31_0[21]
pdma_active_31_0[22]
pdma_active_31_0[23]
pdma_active_31_0[24]
pdma_active_31_0[25]
pdma_active_31_0[26]
pdma_active_31_0[27]
pdma_active_31_0[28]
pdma_active_31_0[29]
pdma_active_31_0[30]
pdma_active_31_0[31]

USBW7
0xC07
pdma_active_63_32[0]
pdma_active_63_32[1]
pdma_active_63_32[2]
pdma_active_63_32[3]
pdma_active_63_32[4]
pdma_active_63_32[5]
pdma_active_63_32[6]
pdma_active_63_32[7]
pdma_active_63_32[8]
pdma_active_63_32[9]
pdma_active_63_32[10]
pdma_active_63_32[11]
pdma_active_63_32[12]
pdma_active_63_32[13]
pdma_active_63_32[14]
pdma_active_63_32[15]
pdma_active_63_32[16]
pdma_active_63_32[17]
pdma_active_63_32[18]
pdma_active_63_32[19]
pdma_active_63_32[20]
pdma_active_63_32[21]
pdma_active_63_32[22]
pdma_active_63_32[23]
pdma_active_63_32[24]
pdma_active_63_32[25]
pdma_active_63_32[26]
pdma_active_63_32[27]
pdma_active_63_32[28]
pdma_active_63_32[29]
pdma_active_63_32[30]
pdma_active_63_32[31]

USBW8
0xC08
usbw_new_commands_per_lli[0]
usbw_new_commands_per_lli[1]
usbw_new_commands_per_lli[2]
usbw_new_commands_per_lli[3]
usbw_new_commands_per_lli[4]
usbw_new_commands_per_lli[5]
usbw_new_commands_per_lli[6]
usbw_new_commands_per_lli[7]
usbw_new_commands_per_lli[8]
usbw_new_commands_per_lli[9]
usbw_new_commands_per_lli[10]
usbw_new_commands_per_lli[11]
usbw_new_commands_per_lli[12]
usbw_new_commands_per_lli[13]
usbw_new_commands_per_lli[14]
usbw_new_commands_per_lli[15]
usbw_new_commands_per_lli[16]
usbw_new_commands_per_lli[17]
usbw_new_commands_per_lli[18]
usbw_new_commands_per_lli[19]
usbw_new_commands_per_lli[20]
usbw_new_commands_per_lli[21]
usbw_new_commands_per_lli[22]
usbw_new_commands_per_lli[23]
usbw_new_commands_per_lli[24]
usbw_new_commands_per_lli[25]
usbw_new_commands_per_lli[26]
usbw_new_commands_per_lli[27]
usbw_new_commands_per_lli[28]
usbw_new_commands_per_lli[29]
usbw_new_commands_per_lli[30]
usbw_new_commands_per_lli[31]

USBW9
0xC09
usbw_new_commands_ul[0]
usbw_new_commands_ul[1]
usbw_new_commands_ul[2]
usbw_new_commands_ul[3]
usbw_new_commands_ul[4]
usbw_new_commands_ul[5]
usbw_new_commands_ul[6]
usbw_new_commands_ul[7]
usbw_new_commands_ul[8]
usbw_new_commands_ul[9]
usbw_new_commands_ul[10]
usbw_new_commands_ul[11]
usbw_new_commands_ul[12]
usbw_new_commands_ul[13]
usbw_new_commands_ul[14]
usbw_new_commands_ul[15]
usbw_new_commands_ul[16]
usbw_new_commands_ul[17]
usbw_new_commands_ul[18]
usbw_new_commands_ul[19]
usbw_new_commands_ul[20]
usbw_new_commands_ul[21]
usbw_new_commands_ul[22]
usbw_new_commands_ul[23]
usbw_new_commands_ul[24]
usbw_new_commands_ul[25]
usbw_new_commands_ul[26]
usbw_new_commands_ul[27]
usbw_new_commands_ul[28]
usbw_new_commands_ul[29]
usbw_new_commands_ul[30]
usbw_new_commands_ul[31]

USBW10
0xC0A
usbw_new_commands_dl[0]
usbw_new_commands_dl[1]
usbw_new_commands_dl[2]
usbw_new_commands_dl[3]
usbw_new_commands_dl[4]
usbw_new_commands_dl[5]
usbw_new_commands_dl[6]
usbw_new_commands_dl[7]
usbw_new_commands_dl[8]
usbw_new_commands_dl[9]
usbw_new_commands_dl[10]
usbw_new_commands_dl[11]
usbw_new_commands_dl[12]
usbw_new_commands_dl[13]
usbw_new_commands_dl[14]
usbw_new_commands_dl[15]
usbw_new_commands_dl[16]
usbw_new_commands_dl[17]
usbw_new_commands_dl[18]
usbw_new_commands_dl[19]
usbw_new_commands_dl[20]
usbw_new_commands_dl[21]
usbw_new_commands_dl[22]
usbw_new_commands_dl[23]
usbw_new_commands_dl[24]
usbw_new_commands_dl[25]
usbw_new_commands_dl[26]
usbw_new_commands_dl[27]
usbw_new_commands_dl[28]
usbw_new_commands_dl[29]
usbw_new_commands_dl[30]
usbw_new_commands_dl[31]

USBW11
0xC0B
pdma_tail_0[0]
pdma_tail_0[1]
pdma_tail_0[2]
pdma_tail_0[3]
pdma_tail_0[4]
pdma_new_0[0]
pdma_new_0[1]
pdma_new_0[2]
pdma_new_0[3]
pdma_new_0[4]
pdma_old_0[0]
pdma_old_0[1]
pdma_old_0[2]
pdma_old_0[3]
pdma_old_0[4]
pdma_tail_1[0]
pdma_tail_1[1]
pdma_tail_1[2]
pdma_tail_1[3]
pdma_tail_1[4]
pdma_new_1[0]
pdma_new_1[1]
pdma_new_1[2]
pdma_new_1[3]
pdma_new_1[4]
pdma_old_1[0]
pdma_old_1[1]
pdma_old_1[2]
pdma_old_1[3]
pdma_old_1[4]
null
null

USBW12
0xC0C
pdma_tail_2[0]
pdma_tail_2[1]
pdma_tail_2[2]
pdma_tail_2[3]
pdma_tail_2[4]
pdma_new_2[0]
pdma_new_2[1]
pdma_new_2[2]
pdma_new_2[3]
pdma_new_2[4]
pdma_old_2[0]
pdma_old_2[1]
pdma_old_2[2]
pdma_old_2[3]
pdma_old_2[4]
pdma_tail_3[0]
pdma_tail_3[1]
pdma_tail_3[2]
pdma_tail_3[3]
pdma_tail_3[4]
pdma_new_3[0]
pdma_new_3[1]
pdma_new_3[2]
pdma_new_3[3]
pdma_new_3[4]
pdma_old_3[0]
pdma_old_3[1]
pdma_old_3[2]
pdma_old_3[3]
pdma_old_3[4]
null
null

USBW13
0xC0D
pdma_tail_4[0]
pdma_tail_4[1]
pdma_tail_4[2]
pdma_tail_4[3]
pdma_tail_4[4]
pdma_new_4[0]
pdma_new_4[1]
pdma_new_4[2]
pdma_new_4[3]
pdma_new_4[4]
pdma_old_4[0]
pdma_old_4[1]
pdma_old_4[2]
pdma_old_4[3]
pdma_old_4[4]
pdma_tail_5[0]
pdma_tail_5[1]
pdma_tail_5[2]
pdma_tail_5[3]
pdma_tail_5[4]
pdma_new_5[0]
pdma_new_5[1]
pdma_new_5[2]
pdma_new_5[3]
pdma_new_5[4]
pdma_old_5[0]
pdma_old_5[1]
pdma_old_5[2]
pdma_old_5[3]
pdma_old_5[4]
null
null

USBW14
0xC0E
pdma_tail_6[0]
pdma_tail_6[1]
pdma_tail_6[2]
pdma_tail_6[3]
pdma_tail_6[4]
pdma_new_6[0]
pdma_new_6[1]
pdma_new_6[2]
pdma_new_6[3]
pdma_new_6[4]
pdma_old_6[0]
pdma_old_6[1]
pdma_old_6[2]
pdma_old_6[3]
pdma_old_6[4]
pdma_tail_7[0]
pdma_tail_7[1]
pdma_tail_7[2]
pdma_tail_7[3]
pdma_tail_7[4]
pdma_new_7[0]
pdma_new_7[1]
pdma_new_7[2]
pdma_new_7[3]
pdma_new_7[4]
pdma_old_7[0]
pdma_old_7[1]
pdma_old_7[2]
pdma_old_7[3]
pdma_old_7[4]
null
null

USBW15
0xC0F
pdma_tail_8[0]
pdma_tail_8[1]
pdma_tail_8[2]
pdma_tail_8[3]
pdma_tail_8[4]
pdma_new_8[0]
pdma_new_8[1]
pdma_new_8[2]
pdma_new_8[3]
pdma_new_8[4]
pdma_old_8[0]
pdma_old_8[1]
pdma_old_8[2]
pdma_old_8[3]
pdma_old_8[4]
pdma_tail_9[0]
pdma_tail_9[1]
pdma_tail_9[2]
pdma_tail_9[3]
pdma_tail_9[4]
pdma_new_9[0]
pdma_new_9[1]
pdma_new_9[2]
pdma_new_9[3]
pdma_new_9[4]
pdma_old_9[0]
pdma_old_9[1]
pdma_old_9[2]
pdma_old_9[3]
pdma_old_9[4]
null
null

USBW16
0xC10
pdma_tail_10[0]
pdma_tail_10[1]
pdma_tail_10[2]
pdma_tail_10[3]
pdma_tail_10[4]
pdma_new_10[0]
pdma_new_10[1]
pdma_new_10[2]
pdma_new_10[3]
pdma_new_10[4]
pdma_old_10[0]
pdma_old_10[1]
pdma_old_10[2]
pdma_old_10[3]
pdma_old_10[4]
pdma_tail_11[0]
pdma_tail_11[1]
pdma_tail_11[2]
pdma_tail_11[3]
pdma_tail_11[4]
pdma_new_11[0]
pdma_new_11[1]
pdma_new_11[2]
pdma_new_11[3]
pdma_new_11[4]
pdma_old_11[0]
pdma_old_11[1]
pdma_old_11[2]
pdma_old_11[3]
pdma_old_11[4]
null
null

USBW17
0xC11
pdma_tail_12[0]
pdma_tail_12[1]
pdma_tail_12[2]
pdma_tail_12[3]
pdma_tail_12[4]
pdma_new_12[0]
pdma_new_12[1]
pdma_new_12[2]
pdma_new_12[3]
pdma_new_12[4]
pdma_old_12[0]
pdma_old_12[1]
pdma_old_12[2]
pdma_old_12[3]
pdma_old_12[4]
pdma_tail_13[0]
pdma_tail_13[1]
pdma_tail_13[2]
pdma_tail_13[3]
pdma_tail_13[4]
pdma_new_13[0]
pdma_new_13[1]
pdma_new_13[2]
pdma_new_13[3]
pdma_new_13[4]
pdma_old_13[0]
pdma_old_13[1]
pdma_old_13[2]
pdma_old_13[3]
pdma_old_13[4]
null
null

USBW18
0xC12
pdma_tail_14[0]
pdma_tail_14[1]
pdma_tail_14[2]
pdma_tail_14[3]
pdma_tail_14[4]
pdma_new_14[0]
pdma_new_14[1]
pdma_new_14[2]
pdma_new_14[3]
pdma_new_14[4]
pdma_old_14[0]
pdma_old_14[1]
pdma_old_14[2]
pdma_old_14[3]
pdma_old_14[4]
pdma_tail_15[0]
pdma_tail_15[1]
pdma_tail_15[2]
pdma_tail_15[3]
pdma_tail_15[4]
pdma_new_15[0]
pdma_new_15[1]
pdma_new_15[2]
pdma_new_15[3]
pdma_new_15[4]
pdma_old_15[0]
pdma_old_15[1]
pdma_old_15[2]
pdma_old_15[3]
pdma_old_15[4]
null
null

USBW19
0xC13
pdma_tail_16[0]
pdma_tail_16[1]
pdma_tail_16[2]
pdma_tail_16[3]
pdma_tail_16[4]
pdma_new_16[0]
pdma_new_16[1]
pdma_new_16[2]
pdma_new_16[3]
pdma_new_16[4]
pdma_old_16[0]
pdma_old_16[1]
pdma_old_16[2]
pdma_old_16[3]
pdma_old_16[4]
pdma_tail_17[0]
pdma_tail_17[1]
pdma_tail_17[2]
pdma_tail_17[3]
pdma_tail_17[4]
pdma_new_17[0]
pdma_new_17[1]
pdma_new_17[2]
pdma_new_17[3]
pdma_new_17[4]
pdma_old_17[0]
pdma_old_17[1]
pdma_old_17[2]
pdma_old_17[3]
pdma_old_17[4]
null
null

USBW20
0xC14
pdma_tail_18[0]
pdma_tail_18[1]
pdma_tail_18[2]
pdma_tail_18[3]
pdma_tail_18[4]
pdma_new_18[0]
pdma_new_18[1]
pdma_new_18[2]
pdma_new_18[3]
pdma_new_18[4]
pdma_old_18[0]
pdma_old_18[1]
pdma_old_18[2]
pdma_old_18[3]
pdma_old_18[4]
pdma_tail_19[0]
pdma_tail_19[1]
pdma_tail_19[2]
pdma_tail_19[3]
pdma_tail_19[4]
pdma_new_19[0]
pdma_new_19[1]
pdma_new_19[2]
pdma_new_19[3]
pdma_new_19[4]
pdma_old_19[0]
pdma_old_19[1]
pdma_old_19[2]
pdma_old_19[3]
pdma_old_19[4]
null
null

USBW21
0xC15
pdma_tail_20[0]
pdma_tail_20[1]
pdma_tail_20[2]
pdma_tail_20[3]
pdma_tail_20[4]
pdma_new_20[0]
pdma_new_20[1]
pdma_new_20[2]
pdma_new_20[3]
pdma_new_20[4]
pdma_old_20[0]
pdma_old_20[1]
pdma_old_20[2]
pdma_old_20[3]
pdma_old_20[4]
pdma_tail_21[0]
pdma_tail_21[1]
pdma_tail_21[2]
pdma_tail_21[3]
pdma_tail_21[4]
pdma_new_21[0]
pdma_new_21[1]
pdma_new_21[2]
pdma_new_21[3]
pdma_new_21[4]
pdma_old_21[0]
pdma_old_21[1]
pdma_old_21[2]
pdma_old_21[3]
pdma_old_21[4]
null
null

USBW22
0xC16
pdma_tail_22[0]
pdma_tail_22[1]
pdma_tail_22[2]
pdma_tail_22[3]
pdma_tail_22[4]
pdma_new_22[0]
pdma_new_22[1]
pdma_new_22[2]
pdma_new_22[3]
pdma_new_22[4]
pdma_old_22[0]
pdma_old_22[1]
pdma_old_22[2]
pdma_old_22[3]
pdma_old_22[4]
pdma_tail_23[0]
pdma_tail_23[1]
pdma_tail_23[2]
pdma_tail_23[3]
pdma_tail_23[4]
pdma_new_23[0]
pdma_new_23[1]
pdma_new_23[2]
pdma_new_23[3]
pdma_new_23[4]
pdma_old_23[0]
pdma_old_23[1]
pdma_old_23[2]
pdma_old_23[3]
pdma_old_23[4]
null
null

USBW23
0xC17
pdma_tail_24[0]
pdma_tail_24[1]
pdma_tail_24[2]
pdma_tail_24[3]
pdma_tail_24[4]
pdma_new_24[0]
pdma_new_24[1]
pdma_new_24[2]
pdma_new_24[3]
pdma_new_24[4]
pdma_old_24[0]
pdma_old_24[1]
pdma_old_24[2]
pdma_old_24[3]
pdma_old_24[4]
pdma_tail_25[0]
pdma_tail_25[1]
pdma_tail_25[2]
pdma_tail_25[3]
pdma_tail_25[4]
pdma_new_25[0]
pdma_new_25[1]
pdma_new_25[2]
pdma_new_25[3]
pdma_new_25[4]
pdma_old_25[0]
pdma_old_25[1]
pdma_old_25[2]
pdma_old_25[3]
pdma_old_25[4]
null
null

USBW24
0xC18
pdma_tail_26[0]
pdma_tail_26[1]
pdma_tail_26[2]
pdma_tail_26[3]
pdma_tail_26[4]
pdma_new_26[0]
pdma_new_26[1]
pdma_new_26[2]
pdma_new_26[3]
pdma_new_26[4]
pdma_old_26[0]
pdma_old_26[1]
pdma_old_26[2]
pdma_old_26[3]
pdma_old_26[4]
pdma_tail_27[0]
pdma_tail_27[1]
pdma_tail_27[2]
pdma_tail_27[3]
pdma_tail_27[4]
pdma_new_27[0]
pdma_new_27[1]
pdma_new_27[2]
pdma_new_27[3]
pdma_new_27[4]
pdma_old_27[0]
pdma_old_27[1]
pdma_old_27[2]
pdma_old_27[3]
pdma_old_27[4]
null
null

USBW25
0xC19
pdma_tail_28[0]
pdma_tail_28[1]
pdma_tail_28[2]
pdma_tail_28[3]
pdma_tail_28[4]
pdma_new_28[0]
pdma_new_28[1]
pdma_new_28[2]
pdma_new_28[3]
pdma_new_28[4]
pdma_old_28[0]
pdma_old_28[1]
pdma_old_28[2]
pdma_old_28[3]
pdma_old_28[4]
pdma_tail_29[0]
pdma_tail_29[1]
pdma_tail_29[2]
pdma_tail_29[3]
pdma_tail_29[4]
pdma_new_29[0]
pdma_new_29[1]
pdma_new_29[2]
pdma_new_29[3]
pdma_new_29[4]
pdma_old_29[0]
pdma_old_29[1]
pdma_old_29[2]
pdma_old_29[3]
pdma_old_29[4]
null
null

USBW26
0xC1A
pdma_tail_30[0]
pdma_tail_30[1]
pdma_tail_30[2]
pdma_tail_30[3]
pdma_tail_30[4]
pdma_new_30[0]
pdma_new_30[1]
pdma_new_30[2]
pdma_new_30[3]
pdma_new_30[4]
pdma_old_30[0]
pdma_old_30[1]
pdma_old_30[2]
pdma_old_30[3]
pdma_old_30[4]
pdma_tail_31[0]
pdma_tail_31[1]
pdma_tail_31[2]
pdma_tail_31[3]
pdma_tail_31[4]
pdma_new_31[0]
pdma_new_31[1]
pdma_new_31[2]
pdma_new_31[3]
pdma_new_31[4]
pdma_old_31[0]
pdma_old_31[1]
pdma_old_31[2]
pdma_old_31[3]
pdma_old_31[4]
null
null

IDMA0
0xD00
prc_dbg_int[0]
prc_dbg_int[1]
prc_dbg_int[2]
prc_dbg_int[3]
prc_dbg_int[4]
prc_dbg_int[5]
prc_dbg_int[6]
prc_dbg_int[7]
prc_dbg_int[8]
prc_dbg_int[9]
prc_dbg_int[10]
prc_dbg_int[11]
prc_dbg_int[12]
prc_dbg_int[13]
prc_dbg_int[14]
prc_dbg_int[15]
prc_dbg_int[16]
prc_dbg_int[17]
prc_dbg_int[18]
prc_dbg_int[19]
prc_dbg_int[20]
prc_dbg_int[21]
prc_dbg_int[22]
prc_dbg_int[23]
prc_dbg_int[24]
prc_dbg_int[25]
prc_dbg_int[26]
prc_dbg_int[27]
prc_dbg_int[28]
dbg_umac_int_s
dbg_lmac_int_s
dbg_smac_int_s

IDMA1
0xD01
idma_axi_araddr[0]
idma_axi_araddr[1]
idma_axi_araddr[2]
idma_axi_araddr[3]
idma_axi_araddr[4]
idma_axi_araddr[5]
idma_axi_araddr[6]
idma_axi_araddr[7]
idma_axi_araddr[8]
idma_axi_araddr[9]
idma_axi_araddr[10]
idma_axi_araddr[11]
idma_axi_araddr[12]
idma_axi_araddr[13]
idma_axi_araddr[14]
idma_axi_araddr[15]
idma_axi_araddr[16]
idma_axi_araddr[17]
idma_axi_araddr[18]
idma_axi_araddr[19]
idma_axi_araddr[20]
idma_axi_araddr[21]
idma_axi_araddr[22]
idma_axi_araddr[23]
idma_axi_arready
idma_axi_arvalid
idma_axi_arlen[0]
idma_axi_arlen[1]
idma_axi_arlen[2]
idma_axi_rvalid
axi_rd_sm_dbg[0]
axi_rd_sm_dbg[1]

IDMA2
0xD02
idma_axi_rdata[0]
idma_axi_rdata[1]
idma_axi_rdata[2]
idma_axi_rdata[3]
idma_axi_rdata[4]
idma_axi_rdata[5]
idma_axi_rdata[6]
idma_axi_rdata[7]
idma_axi_rdata[8]
idma_axi_rdata[9]
idma_axi_rdata[10]
idma_axi_rdata[11]
idma_axi_rdata[12]
idma_axi_rdata[13]
idma_axi_rdata[14]
idma_axi_rdata[15]
idma_axi_rdata[16]
idma_axi_rdata[17]
idma_axi_rdata[18]
idma_axi_rdata[19]
idma_axi_rdata[20]
idma_axi_rdata[21]
idma_axi_rdata[22]
idma_axi_rdata[23]
idma_axi_rdata[24]
idma_axi_rdata[25]
idma_axi_rdata[26]
idma_axi_rdata[27]
idma_axi_rdata[28]
idma_axi_rdata[29]
idma_axi_rdata[30]
idma_axi_rdata[31]

IDMA3
0xD03
idma_axi_awaddr[0]
idma_axi_awaddr[1]
idma_axi_awaddr[2]
idma_axi_awaddr[3]
idma_axi_awaddr[4]
idma_axi_awaddr[5]
idma_axi_awaddr[6]
idma_axi_awaddr[7]
idma_axi_awaddr[8]
idma_axi_awaddr[9]
idma_axi_awaddr[10]
idma_axi_awaddr[11]
idma_axi_awaddr[12]
idma_axi_awaddr[13]
idma_axi_awaddr[14]
idma_axi_awaddr[15]
idma_axi_awaddr[16]
idma_axi_awaddr[17]
idma_axi_awaddr[18]
idma_axi_awaddr[19]
idma_axi_awvalid
idma_axi_awlen[0]
idma_axi_awlen[1]
idma_axi_awlen[2]
idma_axi_wvalid
idma_axi_wlast
idma_axi_awready
idma_axi_wready
axi_wr_sm_dbg[0]
axi_wr_sm_dbg[1]
axi_wr_sm_dbg[2]
axi_wr_sm_dbg[3]

IDMA4
0xD04
idma_axi_wdata[0]
idma_axi_wdata[1]
idma_axi_wdata[2]
idma_axi_wdata[3]
idma_axi_wdata[4]
idma_axi_wdata[5]
idma_axi_wdata[6]
idma_axi_wdata[7]
idma_axi_wdata[8]
idma_axi_wdata[9]
idma_axi_wdata[10]
idma_axi_wdata[11]
idma_axi_wdata[12]
idma_axi_wdata[13]
idma_axi_wdata[14]
idma_axi_wdata[15]
idma_axi_wdata[16]
idma_axi_wdata[17]
idma_axi_wdata[18]
idma_axi_wdata[19]
idma_axi_wdata[20]
idma_axi_wdata[21]
idma_axi_wdata[22]
idma_axi_wdata[23]
idma_axi_wdata[24]
idma_axi_wdata[25]
idma_axi_wdata[26]
idma_axi_wdata[27]
idma_axi_wdata[28]
idma_axi_wdata[29]
idma_axi_wdata[30]
idma_axi_wdata[31]

# see DWC_usb3.v
USBC0
0xE00
la_bus_clk_early
core_i_ulpi_clk[0]
core_i_utmi_clk[0]
core_i_pipe3_rx_pclk[0]
la_suspend_clk
la_ram_clk
la_mac_clk
la_mac3_clk
debug_bus_gs[3:0]
gm_idle
ltdb_sub_state[3:0]
ltdb_link_state[3:0]
u2_prt_state[4:0]
u2mac_txrx_state[4:0]
u2_dssr_state[3:0]
usb2_enumspeed[1:0]
core_o_utmi_l1_suspend_com_n
core_o_utmi_suspend_com_n
core_o_utmi_suspend_n[0]
b2rl_cur_mode
gsts_buserraddvld
la_pmgt_gate_bus_clk
debug_mclk_usof_number[18:0]
la_mac2_clk

USBC1
0xE01
ulpi_clk_ext[3:0]
ulpi_stp_ext[3:0]
ulpi_dir_ext[3:0]
u2_dssr_state_ext[15:0]
ulpi_data_ext[31:0]
b2rl_cur_mode
usb2_enumspeed[1:0]

USBC2
0xE02
ulpi_clk_ext[3:0]
ulpi_stp_ext[3:0]
ulpi_dir_ext[3:0]
u2_dssr_state_ext[15:0]
u2mac_txrx_state_ext[19:0]
b2rl_cur_mode
usb2_enumspeed[1:0]
core_o_utmi_l1_suspend_com_n
core_o_utmi_suspend_com_n
utmi_suspend_n_ext[3:0]
utmi_sleep_n_ext[3:0]

USBC3
0xE03
ltdb_sub_state_ext[15:0]
ltdb_link_state_ext[15:0]
pipe3_RxValid_ext[3:0]
pipe3_RxStatus_ext[7:0]
pipe3_RxElecIdle_ext[3:0]
pipe3_PhyStatus_ext[3:0]
pipe3_compliance_ext[3:0]
pipe3_PowerPresent_ext[3:0]
pipe3_compliance_ext[3:0]

# TODO: ADD the rest of USBC modes (DWC_usb3.v)

TCI0
0xF00
tci0[31:0]
