rule_1: ExGntd = true -> ExGntd = true
rule_2: ExGntd = true -> ExGntd = true
rule_3: CurCmd = ReqS -> CurCmd != ReqE
rule_4: CurCmd = ReqE -> CurCmd != ReqS
rule_5: CurCmd = Empty -> CurCmd != ReqE
rule_6: CurCmd = Empty -> CurCmd != ReqS
rule_7: ExGntd = false -> ExGntd = false
rule_8: ExGntd = false -> ExGntd = false
rule_9: CurCmd = ReqE -> CurCmd != Empty
rule_10: CurCmd = ReqS -> CurCmd != Empty
rule_11: ExGntd = false -> MemData = AuxData
rule_12: ExGntd = false -> MemData = AuxData
rule_13: MemData != AuxData -> ExGntd = true
rule_14: MemData != AuxData -> ExGntd = true
rule_15: Cache[NODE_1].State = E -> ExGntd = true
rule_16: Cache[NODE_1].State = E -> ExGntd = true
rule_17: Cache[NODE_2].State = E -> ExGntd = true
rule_18: Cache[NODE_2].State = E -> ExGntd = true
rule_19: Cache[NODE_1].State = S -> ExGntd = false
rule_20: Cache[NODE_2].State = S -> ExGntd = false
rule_21: Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_22: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_23: ExGntd = true -> Cache[NODE_1].State != S
rule_24: ExGntd = true -> Cache[NODE_2].State != S
rule_25: Cache[NODE_1].State = S -> ExGntd = false
rule_26: Cache[NODE_2].State = S -> ExGntd = false
rule_27: ExGntd = true -> Cache[NODE_1].State != S
rule_28: ExGntd = true -> Cache[NODE_2].State != S
rule_29: Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_30: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_31: ExGntd = true -> Cache[NODE_2].State != S
rule_32: ExGntd = true -> Cache[NODE_1].State != S
rule_33: Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_34: ExGntd = false -> Cache[NODE_2].State != E
rule_35: CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_36: CurCmd = Empty -> Cache[NODE_1].State != E
rule_37: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_38: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_39: Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_40: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_41: Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_42: Cache[NODE_1].State = E -> CurCmd != Empty
rule_43: ExGntd = false -> Cache[NODE_1].State != E
rule_44: ExGntd = false -> Cache[NODE_2].State != E
rule_45: ExGntd = false -> Cache[NODE_1].State != E
rule_46: CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_47: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_48: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_49: Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_50: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_51: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_52: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_53: ExGntd = false -> Cache[NODE_1].State != E
rule_54: ExGntd = false -> Cache[NODE_2].State != E
rule_55: Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_56: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_57: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_58: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_59: CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_60: CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_61: CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_62: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_63: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_64: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_65: Cache[NODE_1].State = S -> MemData = AuxData
rule_66: Cache[NODE_2].State = S -> MemData = AuxData
rule_67: CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_68: Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_69: CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_70: Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_71: Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_72: Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_73: Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_74: Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_75: Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_76: Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_77: Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_78: Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_79: Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_80: Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_81: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_82: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_83: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_84: InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_85: InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_86: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_87: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_88: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_89: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_90: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_91: MemData != AuxData -> Cache[NODE_1].State != S
rule_92: ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_93: ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_94: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_95: MemData != AuxData -> Cache[NODE_2].State != S
rule_96: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_97: InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_98: InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_99: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_100: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_101: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_102: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_103: MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_104: MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_105: Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_106: MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_107: MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_108: Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_109: Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_110: Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_111: Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_112: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_113: Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_114: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_115: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_116: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_117: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_118: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_119: Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_120: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_121: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_122: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_123: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_124: Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_125: Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_126: Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_127: Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_128: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_129: Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_130: Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_131: Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_132: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_133: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_134: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_135: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_136: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_137: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_138: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_139: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_140: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_141: Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_142: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_143: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_144: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_145: Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_146: Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_147: Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_148: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_149: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_150: Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_151: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_152: Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_153: Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_154: Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_155: Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_156: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_157: Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_158: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_159: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_160: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_161: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_162: Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_163: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_164: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_165: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_166: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_167: Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_168: Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_169: Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_170: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_171: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_172: Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_173: Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_174: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_175: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_176: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_177: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_178: Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_179: Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_180: Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_181: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_182: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_183: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_184: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_185: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_186: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_187: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_188: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_189: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_190: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_191: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_192: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_193: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_194: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_195: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_196: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_197: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_198: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_199: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_200: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_201: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_202: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_203: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_204: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_205: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_206: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_207: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_208: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_209: Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_210: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_211: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_212: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_213: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_214: Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_215: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_216: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_217: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_218: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_219: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_220: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_221: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_222: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_223: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_224: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_225: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_226: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_227: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_228: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_229: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_230: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_231: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_232: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_233: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_234: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_235: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_236: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_237: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_238: Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_239: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_240: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_241: Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_242: Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_243: Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_244: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_245: Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_246: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_247: Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_248: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_249: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_250: Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_251: Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_252: Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_253: Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_254: Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_255: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_256: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_257: Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_258: Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_259: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_260: Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_261: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_262: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_263: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_264: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_265: Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_266: Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_267: Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_268: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_269: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_270: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_271: Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_272: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_273: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_274: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_275: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_276: Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_277: Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_278: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_279: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_280: Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_281: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_282: Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_283: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_284: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_285: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_286: Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_287: Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_288: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_289: Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_290: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_291: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_292: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_293: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_294: Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_295: Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_296: Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_297: Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_298: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_299: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_300: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_301: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_302: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_303: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_304: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_305: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_306: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_307: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_308: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_309: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_310: Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_311: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_312: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_313: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_314: Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_315: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_316: Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_317: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_318: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_319: Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_320: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_321: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_322: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_323: Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_324: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_325: Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_326: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_327: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_328: Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_329: Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_330: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_331: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_332: Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_333: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_334: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_335: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_336: Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_337: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_338: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_339: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_340: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_341: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_342: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_343: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_344: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_345: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_346: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_347: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_348: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_349: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_350: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_351: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_352: Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_353: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_354: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_355: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_356: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_357: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_358: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_359: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_360: Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_361: Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_362: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_363: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_364: Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_365: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_366: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_367: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_368: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_369: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_370: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_371: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_372: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_373: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_374: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_375: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_376: Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_377: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_378: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_379: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_380: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_381: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_382: Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_383: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_384: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_385: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_386: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_387: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_388: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_389: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_390: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_391: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_392: Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_393: Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_394: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_395: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_396: Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_397: Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_398: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_399: Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_400: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_401: Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_402: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_403: Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_404: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_405: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_406: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_407: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_408: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_409: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_410: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_411: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_412: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_413: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_414: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_415: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_416: Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_417: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_418: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_419: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_420: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_421: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_422: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_423: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_424: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_425: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_426: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_427: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_428: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_429: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_430: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_431: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_432: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_433: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_434: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_435: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_436: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_437: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_438: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_439: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_440: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_441: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_442: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_443: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_444: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_445: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_446: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_447: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_448: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_449: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_450: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_451: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_452: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_453: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_454: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_455: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_456: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_457: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_458: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_459: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_460: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_461: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_462: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_463: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_464: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_465: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_466: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_467: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_468: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_469: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_470: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_471: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_472: Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_473: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_474: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_475: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_476: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_477: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_478: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_479: ExGntd = true & InvSet[NODE_2] = true -> ExGntd = true
rule_480: ExGntd = true & InvSet[NODE_2] = true -> ExGntd = true
rule_481: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_482: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_483: ExGntd = true & InvSet[NODE_2] = true -> ExGntd = true
rule_484: ExGntd = true & InvSet[NODE_2] = true -> ExGntd = true
rule_485: ExGntd = true & ShrSet[NODE_1] = true -> ExGntd = true
rule_486: ExGntd = true & ShrSet[NODE_1] = true -> ExGntd = true
rule_487: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_488: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_489: ExGntd = true & ShrSet[NODE_1] = true -> ExGntd = true
rule_490: ExGntd = true & ShrSet[NODE_1] = true -> ExGntd = true
rule_491: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_492: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_493: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_494: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_495: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_496: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_497: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_498: Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_499: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_500: Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_501: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_502: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_503: Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_504: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_505: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_506: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_507: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_508: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_509: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_510: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_511: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_512: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_513: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_514: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_515: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_516: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_517: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_518: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_519: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_520: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_521: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_522: Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_523: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_524: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_525: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_526: Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_527: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_528: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_529: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_530: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_531: ExGntd = true & InvSet[NODE_2] = false -> ExGntd = true
rule_532: ExGntd = true & InvSet[NODE_2] = false -> ExGntd = true
rule_533: CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_534: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_535: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_536: CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != ReqE
rule_537: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_538: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_539: ExGntd = true & InvSet[NODE_2] = false -> ExGntd = true
rule_540: ExGntd = true & InvSet[NODE_2] = false -> ExGntd = true
rule_541: CurCmd = ReqS & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_542: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_543: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_544: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_545: CurCmd = ReqS & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_546: ExGntd = true & InvSet[NODE_1] = false -> ExGntd = true
rule_547: ExGntd = true & InvSet[NODE_1] = false -> ExGntd = true
rule_548: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_549: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_550: ExGntd = true & InvSet[NODE_1] = false -> ExGntd = true
rule_551: ExGntd = true & InvSet[NODE_1] = false -> ExGntd = true
rule_552: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_553: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_554: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_555: CurCmd = ReqE & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_556: CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != ReqE
rule_557: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_558: ExGntd = true & ShrSet[NODE_1] = false -> ExGntd = true
rule_559: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_560: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_561: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_562: CurCmd = ReqE & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_563: CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_564: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_565: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_566: Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_567: Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_568: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_569: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_570: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_571: Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_572: Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_573: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_574: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_575: Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_576: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_577: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_578: Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_579: Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_580: Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_581: Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_582: Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_583: Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_584: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_585: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_586: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_587: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_588: Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_589: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_590: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_591: Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_592: Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_593: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_594: Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_595: Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_596: InvSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_597: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_598: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_599: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_600: ExGntd = true & CurCmd = Empty -> InvSet[NODE_1] = false
rule_601: ExGntd = true & CurCmd = Empty -> InvSet[NODE_2] = false
rule_602: Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
rule_603: Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
rule_604: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_605: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_606: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ExGntd = true
rule_607: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ExGntd = true
rule_608: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_609: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_610: CurCmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_611: CurCmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_612: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_613: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_614: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_615: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_616: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_617: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_618: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_619: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_620: CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != Empty
rule_621: ExGntd = true & InvSet[NODE_2] = true -> CurCmd != Empty
rule_622: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_623: ExGntd = true & CurCmd = Empty -> InvSet[NODE_2] = false
rule_624: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_625: CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_626: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_627: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_628: ExGntd = true & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_629: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != Empty
rule_630: InvSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_631: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_632: ExGntd = false & InvSet[NODE_1] = true -> ExGntd = false
rule_633: ExGntd = false & InvSet[NODE_1] = true -> ExGntd = false
rule_634: InvSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_635: InvSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_636: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_637: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_638: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_639: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_640: ExGntd = true & Cache[NODE_1].State = E -> ExGntd = true
rule_641: ExGntd = true & Cache[NODE_1].State = E -> ExGntd = true
rule_642: InvSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_643: ExGntd = true & Cache[NODE_1].State = I -> ExGntd = true
rule_644: ExGntd = true & Cache[NODE_1].State = I -> ExGntd = true
rule_645: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_646: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_647: ExGntd = true & CurCmd = Empty -> InvSet[NODE_2] = false
rule_648: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_649: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_650: CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != Empty
rule_651: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_652: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_653: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_654: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_655: InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_656: ShrSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_657: CurCmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_658: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_659: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_660: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_661: CurCmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_662: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_663: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_664: ExGntd = true & InvSet[NODE_2] = true -> CurCmd != Empty
rule_665: ExGntd = true & CurCmd = Empty -> InvSet[NODE_1] = false
rule_666: CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_667: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_668: InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_669: InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_670: CurCmd = ReqE & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_671: CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != Empty
rule_672: CurCmd = ReqS & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_673: CurCmd = ReqE & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_674: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_675: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_676: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_677: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_678: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_679: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_680: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_681: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != Empty
rule_682: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_683: InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_684: ExGntd = true & InvSet[NODE_2] = true -> CurCmd != Empty
rule_685: ExGntd = true & CurCmd = Empty -> InvSet[NODE_2] = false
rule_686: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_687: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_688: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ExGntd = true
rule_689: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ExGntd = true
rule_690: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_691: ExGntd = true & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_692: CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_693: ExGntd = true & CurCmd = Empty -> InvSet[NODE_1] = false
rule_694: ExGntd = true & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_695: ExGntd = true & InvSet[NODE_2] = true -> CurCmd != Empty
rule_696: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_697: CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != Empty
rule_698: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_699: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_700: ShrSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_701: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_702: CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_703: ExGntd = true & CurCmd = Empty -> InvSet[NODE_1] = false
rule_704: ExGntd = true & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_705: ExGntd = true & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_706: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_707: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_708: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_709: ExGntd = true & Cache[NODE_2].State = E -> ExGntd = true
rule_710: ExGntd = true & Cache[NODE_2].State = E -> ExGntd = true
rule_711: CurCmd = ReqS & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_712: InvSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_713: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_714: ExGntd = false & ShrSet[NODE_1] = true -> ExGntd = false
rule_715: ExGntd = false & ShrSet[NODE_1] = true -> ExGntd = false
rule_716: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_717: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_718: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_719: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_720: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_721: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_722: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_723: Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_724: Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_725: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_726: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_727: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_728: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_729: Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_730: Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_731: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_732: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_733: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_734: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_735: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_736: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_737: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_738: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_739: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_740: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_741: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_742: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_743: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_744: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_745: ExGntd = true & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_746: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_747: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_748: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_749: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_750: CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_751: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_752: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_753: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_754: CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_755: ExGntd = true & Cache[NODE_2].State != I -> ExGntd = true
rule_756: ExGntd = true & Cache[NODE_2].State != I -> ExGntd = true
rule_757: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_758: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_759: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_760: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_761: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_762: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> ExGntd = true
rule_763: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> ExGntd = true
rule_764: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_765: CurCmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_766: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_767: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_768: CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_769: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_770: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_771: CurCmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_772: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_773: InvSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_774: CurCmd = ReqS & Cache[NODE_2].State = S -> CurCmd != ReqE
rule_775: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_776: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_777: CurCmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_778: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_779: CurCmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_780: CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != ReqE
rule_781: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_782: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_783: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_784: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_785: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State = I
rule_786: CurCmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_787: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_788: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_789: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_790: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_791: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_792: ExGntd = true & Cache[NODE_2].State != S -> ExGntd = true
rule_793: ExGntd = true & Cache[NODE_2].State != S -> ExGntd = true
rule_794: CurCmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_795: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_796: CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_797: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != ReqE
rule_798: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd = ReqS
rule_799: CurCmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_800: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_801: ExGntd = true & Cache[NODE_1].State != I -> ExGntd = true
rule_802: ExGntd = true & Cache[NODE_1].State != I -> ExGntd = true
rule_803: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> CurCmd != ReqE
rule_804: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd = ReqS
rule_805: ExGntd = true & Cache[NODE_1].State != S -> ExGntd = true
rule_806: ExGntd = true & Cache[NODE_1].State != S -> ExGntd = true
rule_807: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_808: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_809: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_810: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_811: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_812: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
rule_813: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_814: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_815: CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_816: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != Empty
rule_817: CurCmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_818: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_819: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_820: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != Empty
rule_821: ExGntd = true & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_822: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_823: ShrSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != Empty
rule_824: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> CurCmd = ReqE
rule_825: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_826: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_827: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_828: CurCmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_829: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_830: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_831: CurCmd = ReqE & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_832: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_833: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_834: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_835: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_836: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd = ReqE
rule_837: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != ReqS
rule_838: CurCmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_839: CurCmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_840: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_841: CurCmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_842: ExGntd = true & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_843: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqE
rule_844: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqS
rule_845: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_846: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_847: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_848: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_849: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_850: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_851: CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_852: ExGntd = true & Cache[NODE_1].State != E -> ExGntd = true
rule_853: ExGntd = true & Cache[NODE_1].State != E -> ExGntd = true
rule_854: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_855: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_856: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != Empty
rule_857: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_858: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_859: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_860: CurCmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_861: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_862: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_863: CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_864: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_865: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
rule_866: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_867: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_868: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_869: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_870: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_871: CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_872: CurCmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_873: ExGntd = true & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_874: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_875: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_876: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_877: ShrSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != Empty
rule_878: CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_879: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_880: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_881: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_882: CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != ReqS
rule_883: CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_884: CurCmd = ReqS & Cache[NODE_2].State = E -> CurCmd != ReqE
rule_885: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_886: Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != ReqE
rule_887: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_888: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_889: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_890: ExGntd = true & Cache[NODE_2].State != E -> ExGntd = true
rule_891: ExGntd = true & Cache[NODE_2].State != E -> ExGntd = true
rule_892: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != Empty
rule_893: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State = I
rule_894: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_895: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_896: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_897: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_898: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_899: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_900: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_901: ExGntd = true & CurCmd = Empty -> Cache[NODE_2].State != S
rule_902: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_903: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_904: ExGntd = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_905: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_906: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_907: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_908: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_909: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_910: Cache[NODE_1].State = I & CurCmd = Empty -> CurCmd != ReqE
rule_911: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> CurCmd != Empty
rule_912: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_913: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_914: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd = ReqS
rule_915: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State != S
rule_916: ExGntd = true & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_917: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_918: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_919: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_920: CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_921: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_922: CurCmd = Empty & Cache[NODE_2].State = E -> CurCmd != ReqS
rule_923: CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != Empty
rule_924: CurCmd = Empty & Cache[NODE_2].State = E -> CurCmd != ReqE
rule_925: CurCmd = ReqE & Cache[NODE_1].State = S -> CurCmd != Empty
rule_926: CurCmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_927: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> CurCmd != Empty
rule_928: CurCmd = ReqE & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqS
rule_929: CurCmd = ReqS & Cache[NODE_2].State = S -> CurCmd != Empty
rule_930: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_931: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_932: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_933: ExGntd = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_934: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_935: CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_936: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_937: CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != Empty
rule_938: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_939: Cache[NODE_2].State = S & CurCmd = Empty -> ExGntd = false
rule_940: CurCmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_941: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_942: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_943: CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != ReqE
rule_944: ExGntd = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_945: ExGntd = true & CurCmd = Empty -> Cache[NODE_2].State != S
rule_946: CurCmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_947: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != ReqE
rule_948: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_949: CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_950: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_951: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_952: CurCmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_953: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_954: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_955: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_956: Cache[NODE_2].State = S & ExGntd = false -> ExGntd = false
rule_957: Cache[NODE_2].State = S & ExGntd = false -> ExGntd = false
rule_958: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_959: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_960: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_961: CurCmd = ReqE & Cache[NODE_2].State != E -> CurCmd != ReqS
rule_962: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_963: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_964: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_965: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_966: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_967: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_968: CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_969: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_970: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_971: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != Empty
rule_972: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_973: Cache[NODE_1].State = S & CurCmd = Empty -> CurCmd != ReqE
rule_974: Cache[NODE_1].State = I & CurCmd = Empty -> CurCmd != ReqS
rule_975: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_976: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_977: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> CurCmd = ReqE
rule_978: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_979: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_980: Cache[NODE_1].State = S & CurCmd = Empty -> ExGntd = false
rule_981: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_982: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_983: Cache[NODE_1].State = S & CurCmd = Empty -> CurCmd != ReqS
rule_984: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_985: Cache[NODE_2].State = I & CurCmd = Empty -> CurCmd != ReqS
rule_986: Cache[NODE_2].State = S & CurCmd = Empty -> CurCmd != ReqS
rule_987: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_988: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_989: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_990: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_991: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_992: CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != ReqE
rule_993: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ExGntd = false
rule_994: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ExGntd = false
rule_995: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_996: CurCmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_997: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_998: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ExGntd = true
rule_999: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1000: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_1001: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_1002: Cache[NODE_1].State = I & ExGntd = false -> ExGntd = false
rule_1003: Cache[NODE_1].State = I & ExGntd = false -> ExGntd = false
rule_1004: CurCmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_1005: CurCmd = ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_1006: Cache[NODE_1].State = S & ExGntd = false -> ExGntd = false
rule_1007: Cache[NODE_1].State = S & ExGntd = false -> ExGntd = false
rule_1008: CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != ReqE
rule_1009: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_1010: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_1011: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1012: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1013: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ExGntd = true
rule_1014: CurCmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_1015: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1016: CurCmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_1017: ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1018: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1019: CurCmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_1020: Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != Empty
rule_1021: ExGntd = true & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_1022: Cache[NODE_2].State = S & CurCmd = Empty -> CurCmd != ReqE
rule_1023: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1024: ExGntd = true & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_1025: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> CurCmd != ReqE
rule_1026: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_1027: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_1028: CurCmd = ReqE & Cache[NODE_1].State != E -> CurCmd != ReqS
rule_1029: CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1030: Cache[NODE_2].State != I & CurCmd = ReqS -> CurCmd != ReqE
rule_1031: Cache[NODE_2].State = I & CurCmd = Empty -> CurCmd != ReqE
rule_1032: CurCmd = ReqE & Cache[NODE_1].State != S -> CurCmd != ReqS
rule_1033: Cache[NODE_1].State = S & CurCmd = Empty -> ExGntd = false
rule_1034: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
rule_1035: ExGntd = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1036: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_1037: CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_1038: CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1039: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_1040: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_1041: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_1042: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1043: ExGntd = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_1044: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1045: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> CurCmd != Empty
rule_1046: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1047: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1048: CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1049: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_1050: CurCmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_1051: ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1052: Cache[NODE_2].State = I & ExGntd = false -> ExGntd = false
rule_1053: Cache[NODE_2].State = I & ExGntd = false -> ExGntd = false
rule_1054: Cache[NODE_2].State = S & CurCmd = Empty -> ExGntd = false
rule_1055: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_1056: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_1057: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ExGntd = true
rule_1058: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1059: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_1060: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_1061: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_1062: CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != Empty
rule_1063: CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_1064: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_1065: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_1066: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
rule_1067: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_1068: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1069: ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State != S
rule_1070: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_1071: ExGntd = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1072: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1073: CurCmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_1074: CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1075: ExGntd = true & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_1076: CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_1077: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_1078: CurCmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_1079: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ExGntd = true
rule_1080: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1081: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1082: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1083: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1084: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1085: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1086: InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1087: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1088: InvSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_1089: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1090: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1091: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1092: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_1093: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1094: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1095: CurCmd = ReqE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_1096: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != Empty
rule_1097: ExGntd = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_1098: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1099: CurCmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1100: Cache[NODE_2].State != I & CurCmd = Empty -> CurCmd != ReqS
rule_1101: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1102: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1103: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_1104: CurCmd = Empty & Cache[NODE_2].State != E -> CurCmd != ReqS
rule_1105: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1106: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1107: CurCmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1108: CurCmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_1109: CurCmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1110: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1111: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != Empty
rule_1112: CurCmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1113: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_1114: Cache[NODE_1].State != I & CurCmd = Empty -> ExGntd = false
rule_1115: CurCmd = ReqE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_1116: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1117: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
rule_1118: CurCmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1119: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1120: ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1121: Cache[NODE_2].State != S & CurCmd = Empty -> CurCmd != ReqS
rule_1122: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_1123: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1124: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1125: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ExGntd = true
rule_1126: ExGntd = false & ShrSet[NODE_1] = true -> MemData = AuxData
rule_1127: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1128: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1129: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
rule_1130: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1131: ExGntd = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1132: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1133: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1134: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1135: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_1136: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1137: ExGntd = false & Cache[NODE_1].State != I -> ExGntd = false
rule_1138: Cache[NODE_1].State != I & ExGntd = false -> ExGntd = false
rule_1139: ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1140: CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != Empty
rule_1141: ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1142: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_1143: Cache[NODE_1].State != I & CurCmd = Empty -> ExGntd = false
rule_1144: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_1145: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_1146: Cache[NODE_2].State = S & CurCmd != Empty -> ExGntd = false
rule_1147: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
rule_1148: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1149: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_1150: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1151: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_1152: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_1153: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1154: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1155: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_1156: ExGntd = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1157: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1158: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_1159: CurCmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1160: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1161: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != Empty
rule_1162: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1163: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1164: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1165: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_1166: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_1167: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_1168: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_1169: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_1170: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> CurCmd != Empty
rule_1171: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1172: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1173: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd != Empty
rule_1174: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1175: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1176: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
rule_1177: ShrSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_1178: CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != Empty
rule_1179: Cache[NODE_2].State = S & CurCmd != Empty -> ExGntd = false
rule_1180: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
rule_1181: ExGntd = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1182: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_1183: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1184: InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1185: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_1186: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1187: Cache[NODE_2].State != S & CurCmd = Empty -> CurCmd != ReqE
rule_1188: ExGntd = false & InvSet[NODE_1] = true -> MemData = AuxData
rule_1189: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1190: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_1191: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != Empty
rule_1192: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1193: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1194: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1195: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_1196: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqS
rule_1197: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_1198: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_1199: ExGntd = false & Cache[NODE_1].State != S -> ExGntd = false
rule_1200: Cache[NODE_1].State != S & ExGntd = false -> ExGntd = false
rule_1201: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_1202: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
rule_1203: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_1204: Cache[NODE_2].State != I & ExGntd = false -> ExGntd = false
rule_1205: Cache[NODE_2].State != I & ExGntd = false -> ExGntd = false
rule_1206: ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_1207: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> CurCmd != Empty
rule_1208: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1209: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
rule_1210: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1211: CurCmd = ReqE & Cache[NODE_2].State != E -> CurCmd != Empty
rule_1212: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1213: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1214: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
rule_1215: Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqE
rule_1216: CurCmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1217: ExGntd = true & CurCmd != Empty -> Cache[NODE_2].State != S
rule_1218: ExGntd = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1219: ExGntd = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1220: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1221: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1222: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqE
rule_1223: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1224: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1225: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1226: CurCmd = Empty & Cache[NODE_2].State != E -> CurCmd != ReqE
rule_1227: ExGntd = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1228: Cache[NODE_2].State != S & ExGntd = false -> ExGntd = false
rule_1229: Cache[NODE_2].State != S & ExGntd = false -> ExGntd = false
rule_1230: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1231: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ExGntd = true
rule_1232: InvSet[NODE_2] = true & CurCmd = Empty -> MemData = AuxData
rule_1233: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1234: CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != Empty
rule_1235: CurCmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_1236: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_1237: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1238: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1239: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1240: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1241: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1242: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1243: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> ExGntd = false
rule_1244: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> ExGntd = false
rule_1245: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_1246: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1247: Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqE
rule_1248: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1249: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1250: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1251: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqS
rule_1252: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_1253: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
rule_1254: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_1255: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_1256: ExGntd = false & Cache[NODE_2].State != E -> ExGntd = false
rule_1257: ExGntd = false & Cache[NODE_2].State != E -> ExGntd = false
rule_1258: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_1259: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> CurCmd != ReqS
rule_1260: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1261: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1262: ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1263: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_1264: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_1265: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1266: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> CurCmd != ReqE
rule_1267: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1268: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1269: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1270: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqE
rule_1271: ExGntd = true & Cache[NODE_1].State != I -> CurCmd != Empty
rule_1272: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_1273: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_1274: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_1275: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_1276: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_1277: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1278: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqS
rule_1279: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1280: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_1281: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_1282: ExGntd = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_1283: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1284: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
rule_1285: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_1286: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_1287: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1288: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1289: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_1290: CurCmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1291: Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqS
rule_1292: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_1293: ExGntd = true & CurCmd != Empty -> Cache[NODE_2].State != S
rule_1294: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
rule_1295: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1296: Cache[NODE_2].State != I & CurCmd = Empty -> CurCmd != ReqE
rule_1297: Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqS
rule_1298: Cache[NODE_1].State != I & CurCmd = Empty -> CurCmd != ReqE
rule_1299: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_1300: ShrSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_1301: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1302: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1303: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_1304: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1305: CurCmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_1306: ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_1307: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1308: ExGntd = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1309: CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != Empty
rule_1310: InvSet[NODE_2] = true & CurCmd = Empty -> MemData = AuxData
rule_1311: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1312: CurCmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_1313: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
rule_1314: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1315: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1316: ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_1317: ExGntd = true & Cache[NODE_1].State != I -> CurCmd != Empty
rule_1318: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_1319: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_1320: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1321: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1322: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1323: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1324: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1325: Cache[NODE_2].State != I & CurCmd = ReqS -> CurCmd != Empty
rule_1326: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
rule_1327: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1328: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1329: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
rule_1330: InvSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_1331: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_1332: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1333: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1334: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_1335: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1336: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
rule_1337: CurCmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1338: CurCmd = ReqE & Cache[NODE_1].State != E -> CurCmd != Empty
rule_1339: Cache[NODE_1].State != I & CurCmd = Empty -> CurCmd != ReqS
rule_1340: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
rule_1341: CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != Empty
rule_1342: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1343: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1344: ExGntd = true & CurCmd != Empty -> Cache[NODE_1].State != S
rule_1345: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1346: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_1347: ExGntd = true & CurCmd != Empty -> Cache[NODE_1].State != S
rule_1348: ExGntd = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1349: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1350: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1351: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1352: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_1353: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1354: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ExGntd = true
rule_1355: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_1356: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1357: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1358: ExGntd = false & InvSet[NODE_1] = true -> MemData = AuxData
rule_1359: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_1360: ExGntd = false & ShrSet[NODE_1] = true -> MemData = AuxData
rule_1361: CurCmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1362: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_1363: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> CurCmd != Empty
rule_1364: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1365: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1366: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1367: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1368: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1369: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd != Empty
rule_1370: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_1371: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_1372: CurCmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_1373: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1374: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1375: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1376: ExGntd = false & InvSet[NODE_1] = false -> MemData = AuxData
rule_1377: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1378: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1379: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_1380: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_1381: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1382: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1383: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1384: CurCmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1385: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1386: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqS
rule_1387: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1388: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1389: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1390: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1391: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_1392: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1393: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> CurCmd != Empty
rule_1394: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_1395: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1396: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_1397: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_1398: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1399: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1400: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_1401: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1402: CurCmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1403: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_1404: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> CurCmd = ReqS
rule_1405: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> CurCmd = ReqE
rule_1406: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1407: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1408: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1409: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1410: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_1411: ExGntd = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1412: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1413: ExGntd = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_1414: InvSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1415: ExGntd = false & InvSet[NODE_1] = false -> MemData = AuxData
rule_1416: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1417: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1418: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1419: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_1420: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1421: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1422: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1423: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1424: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1425: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1426: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1427: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1428: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1429: CurCmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1430: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_1431: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> CurCmd = ReqS
rule_1432: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1433: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1434: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_1435: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1436: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1437: ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1438: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1439: CurCmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1440: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
rule_1441: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqE
rule_1442: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_1443: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
rule_1444: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1445: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1446: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1447: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_1448: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1449: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1450: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1451: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1452: ShrSet[NODE_2] = false & CurCmd = Empty -> MemData = AuxData
rule_1453: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1454: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_1455: Cache[NODE_2].State = E & MemData = AuxData -> ExGntd = true
rule_1456: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1457: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1458: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_1459: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_1460: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1461: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1462: ExGntd = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1463: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_1464: CurCmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1465: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1466: Cache[NODE_2].State = E & MemData = AuxData -> ExGntd = true
rule_1467: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_1468: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
rule_1469: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_1470: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1471: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1472: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1473: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1474: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1475: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> CurCmd != Empty
rule_1476: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqS
rule_1477: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1478: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_1479: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_1480: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1481: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1482: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1483: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1484: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1485: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1486: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1487: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ExGntd = true
rule_1488: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_1489: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1490: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1491: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1492: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_1493: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> CurCmd = ReqE
rule_1494: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_1495: ShrSet[NODE_2] = false & CurCmd = Empty -> MemData = AuxData
rule_1496: ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1497: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1498: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1499: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_1500: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1501: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1502: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1503: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1504: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_1505: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_1506: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1507: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1508: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqE
rule_1509: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1510: ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1511: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1512: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_1513: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_1514: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1515: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1516: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1517: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1518: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1519: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1520: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1521: CurCmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_1522: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1523: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1524: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_1525: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1526: ExGntd = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_1527: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ExGntd = true
rule_1528: ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1529: ExGntd = false & InvSet[NODE_1] = false -> MemData = AuxData
rule_1530: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_1531: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_1532: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1533: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1534: CurCmd = ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_1535: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1536: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
rule_1537: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ExGntd = true
rule_1538: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqS
rule_1539: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1540: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1541: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1542: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1543: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1544: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1545: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1546: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1547: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1548: CurCmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1549: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1550: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1551: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1552: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1553: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1554: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1555: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ExGntd = true
rule_1556: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1557: CurCmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1558: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_1559: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1560: ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1561: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1562: CurCmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1563: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_1564: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1565: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1566: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1567: MemData = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1568: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_1569: ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1570: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1571: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
rule_1572: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_1573: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_1574: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1575: MemData = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1576: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_1577: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_1578: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_1579: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_1580: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1581: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1582: ExGntd = true & MemData = AuxData -> Cache[NODE_1].State != S
rule_1583: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1584: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1585: InvSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
rule_1586: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> MemData = AuxData
rule_1587: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1588: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1589: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1590: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1591: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1592: CurCmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1593: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ExGntd = false
rule_1594: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ExGntd = false
rule_1595: CurCmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1596: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_1597: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_1598: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_1599: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1600: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1601: Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
rule_1602: Cache[NODE_2].State = S & MemData = AuxData -> ExGntd = false
rule_1603: Cache[NODE_2].State = S & ExGntd = false -> MemData = AuxData
rule_1604: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_1605: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_1606: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1607: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1608: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1609: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1610: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> MemData = AuxData
rule_1611: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1612: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_1613: Cache[NODE_1].State = S & CurCmd = Empty -> MemData = AuxData
rule_1614: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ExGntd = false
rule_1615: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1616: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1617: Cache[NODE_1].State = S & MemData = AuxData -> ExGntd = false
rule_1618: Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
rule_1619: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1620: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_1621: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1622: Cache[NODE_2].State = S & MemData = AuxData -> ExGntd = false
rule_1623: Cache[NODE_2].State = S & ExGntd = false -> MemData = AuxData
rule_1624: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1625: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1626: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1627: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_1628: MemData != AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_1629: ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1630: ExGntd = true & MemData = AuxData -> Cache[NODE_2].State != S
rule_1631: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1632: InvSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
rule_1633: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1634: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1635: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
rule_1636: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1637: CurCmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_1638: ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1639: ExGntd = true & MemData = AuxData -> Cache[NODE_2].State != S
rule_1640: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1641: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1642: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1643: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1644: ExGntd = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1645: Cache[NODE_2].State = I & CurCmd = Empty -> MemData = AuxData
rule_1646: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1647: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqS
rule_1648: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1649: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1650: Cache[NODE_1].State = S & MemData = AuxData -> ExGntd = false
rule_1651: Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
rule_1652: ExGntd = true & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_1653: ExGntd = true & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_1654: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1655: ExGntd = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1656: MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1657: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_1658: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1659: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1660: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1661: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_1662: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1663: CurCmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_1664: Cache[NODE_1].State = I & ExGntd = false -> MemData = AuxData
rule_1665: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1666: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_1667: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
rule_1668: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1669: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1670: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_1671: InvSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1672: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1673: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1674: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1675: CurCmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1676: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_1677: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_1678: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1679: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1680: MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1681: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_1682: CurCmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1683: ExGntd = true & MemData = AuxData -> Cache[NODE_1].State != S
rule_1684: ExGntd = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1685: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1686: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1687: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1688: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> MemData = AuxData
rule_1689: ExGntd = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1690: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1691: Cache[NODE_1].State = I & ExGntd = false -> MemData = AuxData
rule_1692: Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
rule_1693: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1694: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ExGntd = false
rule_1695: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
rule_1696: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1697: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1698: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1699: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1700: ExGntd = true & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_1701: ExGntd = true & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_1702: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_1703: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_1704: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1705: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_1706: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> CurCmd != Empty
rule_1707: Cache[NODE_1].State = I & MemData != AuxData -> ExGntd = true
rule_1708: CurCmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_1709: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_1710: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_1711: Cache[NODE_2].State = S & CurCmd = Empty -> MemData = AuxData
rule_1712: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1713: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1714: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> MemData = AuxData
rule_1715: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_1716: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1717: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1718: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_1719: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_1720: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_1721: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1722: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1723: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1724: CurCmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1725: MemData != AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_1726: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_1727: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_1728: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1729: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ExGntd = false
rule_1730: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ExGntd = false
rule_1731: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1732: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1733: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1734: Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
rule_1735: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1736: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1737: InvSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1738: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1739: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1740: Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
rule_1741: Cache[NODE_1].State = I & MemData != AuxData -> ExGntd = true
rule_1742: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1743: CurCmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_1744: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1745: ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1746: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1747: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1748: ExGntd = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1749: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1750: Cache[NODE_1].State != I & MemData != AuxData -> ExGntd = true
rule_1751: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1752: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1753: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1754: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1755: CurCmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1756: CurCmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1757: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> MemData = AuxData
rule_1758: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1759: CurCmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1760: Cache[NODE_2].State != I & MemData != AuxData -> ExGntd = true
rule_1761: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_1762: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1763: Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
rule_1764: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1765: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1766: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1767: ExGntd = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1768: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1769: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1770: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1771: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
rule_1772: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1773: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> CurCmd != Empty
rule_1774: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_1775: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1776: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
rule_1777: CurCmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1778: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1779: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
rule_1780: Cache[NODE_2].State != S & MemData != AuxData -> ExGntd = true
rule_1781: ExGntd = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_1782: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
rule_1783: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
rule_1784: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1785: ExGntd = false & Cache[NODE_1].State != I -> MemData = AuxData
rule_1786: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
rule_1787: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_1788: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1789: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_1790: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1791: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
rule_1792: CurCmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1793: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1794: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1795: ShrSet[NODE_2] = false & MemData != AuxData -> CurCmd != Empty
rule_1796: CurCmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1797: CurCmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1798: CurCmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1799: CurCmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1800: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1801: Cache[NODE_1].State != S & MemData != AuxData -> ExGntd = true
rule_1802: ExGntd = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_1803: CurCmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1804: CurCmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1805: CurCmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1806: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1807: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_1808: Cache[NODE_2].State != S & ExGntd = false -> MemData = AuxData
rule_1809: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1810: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1811: CurCmd = ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1812: CurCmd = ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1813: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_1814: Cache[NODE_2].State != I & ExGntd = false -> MemData = AuxData
rule_1815: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1816: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1817: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1818: CurCmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1819: CurCmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1820: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1821: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> CurCmd != Empty
rule_1822: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1823: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1824: ShrSet[NODE_2] = false & MemData != AuxData -> CurCmd != Empty
rule_1825: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_1826: CurCmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1827: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1828: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1829: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_1830: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1831: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1832: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1833: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_1834: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqS
rule_1835: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_1836: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_1837: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1838: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1839: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> CurCmd != Empty
rule_1840: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1841: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1842: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_1843: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1844: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_1845: Cache[NODE_1].State != I & CurCmd = Empty -> MemData = AuxData
rule_1846: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1847: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1848: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1849: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqS
rule_1850: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
rule_1851: Cache[NODE_1].State != S & MemData != AuxData -> ExGntd = true
rule_1852: ExGntd = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_1853: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1854: Cache[NODE_1].State != I & ExGntd = false -> MemData = AuxData
rule_1855: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1856: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1857: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_1858: CurCmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1859: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1860: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_1861: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> MemData = AuxData
rule_1862: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_1863: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1864: CurCmd = Empty & Cache[NODE_2].State != E -> MemData = AuxData
rule_1865: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1866: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1867: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1868: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1869: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1870: CurCmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1871: CurCmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1872: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
rule_1873: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1874: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1875: Cache[NODE_2].State != I & MemData != AuxData -> ExGntd = true
rule_1876: ExGntd = false & Cache[NODE_2].State != E -> MemData = AuxData
rule_1877: ExGntd = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_1878: ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1879: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1880: Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
rule_1881: CurCmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_1882: Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
rule_1883: ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1884: ShrSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1885: ShrSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1886: ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1887: ExGntd = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_1888: Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
rule_1889: CurCmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_1890: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1891: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1892: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
rule_1893: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1894: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> MemData = AuxData
rule_1895: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1896: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
rule_1897: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_1898: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1899: ShrSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1900: ShrSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1901: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1902: CurCmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1903: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1904: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_1905: ExGntd = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1906: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1907: Cache[NODE_2].State != I & ExGntd = false -> MemData = AuxData
rule_1908: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1909: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> CurCmd != Empty
rule_1910: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1911: CurCmd = Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_1912: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1913: MemData != AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_1914: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1915: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1916: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1917: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_1918: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_1919: CurCmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1920: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1921: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1922: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1923: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1924: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_1925: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1926: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1927: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1928: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1929: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1930: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1931: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1932: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_1933: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1934: Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
rule_1935: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_1936: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_1937: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_1938: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1939: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1940: ExGntd = false & Cache[NODE_2].State != E -> MemData = AuxData
rule_1941: ExGntd = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_1942: MemData != AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_1943: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1944: ExGntd = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1945: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_1946: Cache[NODE_2].State != S & ExGntd = false -> MemData = AuxData
rule_1947: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1948: Cache[NODE_2].State = S & CurCmd != Empty -> MemData = AuxData
rule_1949: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1950: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1951: Cache[NODE_2].State != S & MemData != AuxData -> ExGntd = true
rule_1952: ExGntd = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_1953: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1954: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1955: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1956: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1957: Cache[NODE_1].State != I & MemData != AuxData -> ExGntd = true
rule_1958: ExGntd = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_1959: Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
rule_1960: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1961: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1962: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1963: MemData = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1964: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1965: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1966: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1967: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1968: CurCmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_1969: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_1970: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_1971: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_1972: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1973: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_1974: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_1975: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1976: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_1977: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_1978: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_1979: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_1980: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_1981: InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_1] = true
rule_1982: InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_1] = true
rule_1983: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_1984: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_1985: ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_1986: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_1987: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_1988: CurCmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1989: CurCmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1990: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_1991: ExGntd = true & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1992: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_1993: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_1994: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_1995: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_1996: InvSet[NODE_1] = true & ExGntd = false -> InvSet[NODE_1] = true
rule_1997: ExGntd = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1998: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_1999: ExGntd = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2000: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2001: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2002: CurCmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2003: CurCmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2004: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2005: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2006: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2007: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2008: ExGntd = false & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_2009: ExGntd = false & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_2010: ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2011: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_2012: ExGntd = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2013: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2014: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqS
rule_2015: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2016: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2017: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_2018: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_2019: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2020: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2021: CurCmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_2022: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2023: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2024: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_2025: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2026: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2027: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2028: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2029: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2030: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2031: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_2032: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ExGntd = false
rule_2033: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2034: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2035: CurCmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2036: CurCmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2037: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_2038: ExGntd = true & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2039: CurCmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2040: CurCmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2041: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2042: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2043: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2044: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2045: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2046: CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2047: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2048: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqE
rule_2049: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_2050: ExGntd = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2051: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2052: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_2053: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2054: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2055: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2056: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2057: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2058: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2059: CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2060: CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2061: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2062: ExGntd = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2063: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2064: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2065: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2066: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2067: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_2068: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2069: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2070: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2071: ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2072: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2073: CurCmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2074: CurCmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2075: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_2076: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_2077: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2078: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2079: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2080: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_2081: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2082: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2083: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ExGntd = false
rule_2084: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2085: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2086: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2087: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_2088: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2089: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqS
rule_2090: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2091: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2092: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_2093: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2094: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2095: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2096: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_2097: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_2098: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2099: InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2100: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2101: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2102: ShrSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2103: ShrSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2104: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2105: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2106: CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2107: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2108: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2109: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2110: ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2111: CurCmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2112: CurCmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2113: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2114: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_2115: Cache[NODE_2].State = I & MemData != AuxData -> CurCmd != Empty
rule_2116: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ExGntd = true
rule_2117: ExGntd = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2118: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2119: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_2120: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2121: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2122: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2123: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2124: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2125: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2126: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2127: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2128: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_2129: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2130: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2131: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2132: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2133: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2134: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2135: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2136: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2137: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2138: CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2139: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2140: ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2141: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2142: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_2143: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2144: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2145: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2146: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2147: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2148: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2149: CurCmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_2150: ExGntd = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2151: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ExGntd = true
rule_2152: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2153: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ExGntd = false
rule_2154: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_2155: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2156: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2157: CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2158: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2159: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2160: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2161: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2162: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2163: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2164: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2165: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2166: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2167: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_2168: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2169: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2170: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2171: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2172: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2173: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2174: ExGntd = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2175: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2176: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2177: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2178: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_2179: InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2180: CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2181: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2182: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2183: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2184: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2185: ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2186: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2187: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2188: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2189: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2190: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2191: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2192: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2193: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2194: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2195: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2196: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2197: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2198: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2199: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2200: InvSet[NODE_2] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2201: InvSet[NODE_2] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2202: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2203: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2204: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2205: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_2206: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2207: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqE
rule_2208: CurCmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_2209: ShrSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2210: ShrSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2211: CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2212: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2213: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2214: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2215: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2216: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2217: ShrSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2218: ShrSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2219: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_2220: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_2221: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2222: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2223: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2224: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2225: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2226: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2227: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2228: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2229: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2230: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2231: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> CurCmd != Empty
rule_2232: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2233: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_2234: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2235: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2236: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2237: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2238: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_2239: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2240: ExGntd = true & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2241: ExGntd = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2242: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2243: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2244: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ExGntd = false
rule_2245: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2246: ExGntd = false & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_2247: Cache[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2248: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2249: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2250: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2251: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2252: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2253: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2254: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_2255: MemData != AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2256: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2257: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2258: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2259: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2260: ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2261: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2262: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2263: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2264: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2265: InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2266: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2267: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_2268: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2269: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2270: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2271: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_2272: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2273: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2274: InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2275: ExGntd = true & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2276: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2277: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2278: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2279: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2280: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2281: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2282: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_2283: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2284: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2285: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2286: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2287: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2288: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_2289: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2290: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_2291: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_2292: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2293: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> MemData = AuxData
rule_2294: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> CurCmd != Empty
rule_2295: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2296: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2297: ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2298: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_2299: InvSet[NODE_1] = true & ExGntd = false -> InvSet[NODE_1] = true
rule_2300: ExGntd = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2301: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2302: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2303: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2304: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2305: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2306: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2307: ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2308: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2309: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2310: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2311: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_2312: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2313: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_2314: CurCmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2315: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2316: ExGntd = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2317: ExGntd = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2318: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2319: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2320: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2321: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2322: ShrSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_2323: CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2324: CurCmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2325: CurCmd = ReqS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_2326: CurCmd = ReqS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_2327: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2328: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2329: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2330: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2331: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2332: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2333: ExGntd = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2334: ExGntd = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2335: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2336: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2337: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2338: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2339: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_2340: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2341: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2342: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2343: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2344: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2345: CurCmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2346: CurCmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2347: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2348: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2349: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_2350: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2351: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2352: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2353: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2354: CurCmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2355: CurCmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2356: CurCmd = ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2357: CurCmd = ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2358: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2359: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_2360: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd = ReqE
rule_2361: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2362: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2363: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2364: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2365: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2366: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2367: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2368: CurCmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2369: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2370: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2371: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2372: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2373: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2374: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2375: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2376: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2377: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2378: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2379: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2380: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2381: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2382: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2383: CurCmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2384: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2385: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_2386: CurCmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2387: CurCmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2388: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2389: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2390: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2391: CurCmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2392: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2393: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2394: ShrSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_2395: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2396: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2397: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2398: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2399: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2400: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2401: CurCmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_2402: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2403: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_2404: ShrSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_2405: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2406: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2407: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2408: CurCmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2409: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2410: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2411: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2412: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2413: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2414: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2415: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_2416: CurCmd = ReqS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_2417: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2418: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2419: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2420: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2421: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2422: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2423: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2424: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2425: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2426: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2427: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2428: ExGntd = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2429: ExGntd = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2430: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> MemData = AuxData
rule_2431: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_2432: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2433: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2434: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2435: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2436: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2437: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2438: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2439: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2440: CurCmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2441: CurCmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2442: CurCmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2443: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2444: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2445: ShrSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2446: ShrSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2447: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2448: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2449: CurCmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2450: CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2451: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2452: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2453: CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2454: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2455: ShrSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_2456: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_2457: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_2458: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2459: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2460: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2461: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2462: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2463: CurCmd = ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2464: CurCmd = ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2465: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2466: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2467: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> MemData = AuxData
rule_2468: MemData != AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
rule_2469: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2470: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2471: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2472: Cache[NODE_1].State != I & MemData != AuxData -> CurCmd != Empty
rule_2473: CurCmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2474: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2475: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2476: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_2477: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_2478: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd = ReqE
rule_2479: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2480: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2481: ExGntd = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2482: ExGntd = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2483: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2484: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2485: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_2486: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2487: CurCmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2488: CurCmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2489: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2490: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2491: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2492: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2493: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2494: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2495: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2496: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2497: CurCmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2498: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2499: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2500: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2501: CurCmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2502: CurCmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2503: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2504: CurCmd = ReqS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_2505: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2506: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2507: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_2508: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_2509: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_2510: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_2511: CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2512: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2513: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2514: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2515: CurCmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_2516: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2517: CurCmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2518: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_2519: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2520: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2521: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2522: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2523: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2524: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2525: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_2526: ShrSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_2527: ShrSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_2528: CurCmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2529: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2530: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2531: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2532: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2533: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2534: CurCmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2535: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2536: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2537: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_2538: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2539: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2540: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_2541: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2542: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2543: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_2544: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_2545: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2546: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2547: CurCmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2548: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2549: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2550: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2551: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2552: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2553: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_2554: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2555: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2556: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2557: CurCmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2558: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2559: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2560: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2561: CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2562: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2563: CurCmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2564: CurCmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2565: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2566: Cache[NODE_2].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2567: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2568: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2569: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2570: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_2571: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2572: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2573: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2574: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2575: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2576: CurCmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2577: CurCmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2578: CurCmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2579: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_2580: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_2581: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2582: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2583: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2584: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2585: CurCmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2586: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2587: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2588: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2589: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2590: CurCmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2591: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2592: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2593: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2594: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2595: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2596: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2597: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2598: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2599: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2600: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2601: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2602: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2603: CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2604: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2605: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2606: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2607: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_2608: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2609: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2610: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2611: CurCmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2612: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2613: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2614: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2615: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2616: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2617: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_2618: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_2619: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2620: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2621: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2622: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2623: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_2624: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2625: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2626: CurCmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2627: CurCmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2628: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2629: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2630: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2631: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2632: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2633: CurCmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2634: InvSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2635: InvSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2636: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2637: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2638: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2639: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2640: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_2641: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2642: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2643: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2644: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2645: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2646: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2647: CurCmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2648: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2649: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2650: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2651: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2652: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2653: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ExGntd = false
rule_2654: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2655: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2656: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_2657: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2658: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2659: CurCmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2660: CurCmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2661: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2662: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_2663: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2664: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2665: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2666: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> CurCmd != Empty
rule_2667: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2668: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2669: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2670: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_2671: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2672: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2673: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2674: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2675: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2676: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2677: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2678: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2679: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2680: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2681: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_2682: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2683: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2684: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2685: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2686: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_2687: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_2688: ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_2689: ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_2690: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2691: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2692: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_2693: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2694: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ExGntd = true
rule_2695: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_2696: CurCmd = ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2697: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2698: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2699: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2700: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2701: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2702: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2703: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2704: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2705: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2706: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_2707: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2708: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2709: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2710: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2711: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2712: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2713: CurCmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2714: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2715: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2716: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2717: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2718: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2719: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2720: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2721: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2722: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2723: CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2724: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
rule_2725: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2726: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2727: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_2728: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2729: CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2730: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2731: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2732: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2733: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2734: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_2735: CurCmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2736: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2737: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_2738: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2739: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2740: ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2741: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2742: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2743: ExGntd = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2744: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2745: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2746: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2747: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2748: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> CurCmd != Empty
rule_2749: CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2750: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_2751: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_2752: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2753: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2754: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_2755: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2756: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2757: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2758: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2759: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2760: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2761: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2762: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2763: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_2764: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2765: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2766: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2767: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2768: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2769: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2770: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2771: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2772: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2773: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2774: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2775: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2776: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2777: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2778: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2779: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2780: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_2781: Cache[NODE_2].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2782: ShrSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2783: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2784: ShrSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2785: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2786: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_2787: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_2788: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2789: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2790: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2791: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2792: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2793: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2794: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2795: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2796: ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2797: CurCmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2798: Cache[NODE_1].State = S & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2799: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ExGntd = true
rule_2800: Cache[NODE_2].State != I & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2801: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2802: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2803: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ExGntd = true
rule_2804: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2805: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2806: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2807: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2808: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_2809: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_2810: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2811: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_2812: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2813: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_2814: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2815: CurCmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2816: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2817: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_2818: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_2819: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2820: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2821: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2822: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2823: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
rule_2824: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> MemData = AuxData
rule_2825: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2826: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2827: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2828: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2829: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2830: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2831: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2832: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2833: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_2834: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2835: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2836: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2837: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2838: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_2839: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2840: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2841: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2842: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_2843: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2844: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2845: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2846: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_2847: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ExGntd = false
rule_2848: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2849: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ExGntd = false
rule_2850: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2851: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2852: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2853: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2854: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2855: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2856: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_2857: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2858: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2859: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_2860: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2861: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2862: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2863: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2864: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2865: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2866: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2867: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2868: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_2869: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2870: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2871: CurCmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2872: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2873: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2874: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2875: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2876: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2877: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2878: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2879: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2880: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2881: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_2882: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2883: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_2884: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2885: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2886: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2887: Cache[NODE_1].State = S & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2888: CurCmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2889: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2890: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2891: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2892: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2893: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2894: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2895: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2896: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2897: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2898: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2899: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2900: CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2901: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_2902: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_2903: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2904: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2905: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_2906: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2907: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2908: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2909: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_2910: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2911: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2912: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2913: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2914: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2915: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2916: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2917: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_2918: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2919: CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2920: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2921: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2922: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2923: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2924: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2925: CurCmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2926: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2927: CurCmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2928: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2929: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2930: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2931: CurCmd = ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2932: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2933: CurCmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2934: CurCmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2935: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2936: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_2937: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2938: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_2939: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_2940: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_2941: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2942: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2943: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2944: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2945: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2946: CurCmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2947: CurCmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2948: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2949: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2950: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2951: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
rule_2952: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2953: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2954: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2955: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2956: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2957: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_2958: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_2959: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2960: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_2961: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2962: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2963: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_2964: CurCmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2965: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2966: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2967: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2968: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2969: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2970: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2971: CurCmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2972: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2973: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2974: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2975: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2976: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2977: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2978: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2979: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2980: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2981: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2982: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_2983: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_2984: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2985: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2986: InvSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2987: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2988: ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_2989: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2990: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2991: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2992: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_2993: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2994: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2995: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ExGntd = true
rule_2996: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2997: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2998: CurCmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2999: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3000: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3001: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3002: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3003: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_3004: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3005: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3006: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_3007: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_3008: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_3009: Cache[NODE_2].State != I & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_3010: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3011: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_3012: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_3013: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3014: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3015: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_3016: CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3017: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3018: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3019: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3020: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3021: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_3022: ExGntd = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3023: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3024: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_3025: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3026: CurCmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3027: CurCmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3028: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3029: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_3030: CurCmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3031: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3032: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_3033: CurCmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3034: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3035: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3036: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_3037: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3038: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_3039: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3040: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
rule_3041: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3042: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3043: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_3044: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3045: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3046: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3047: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_3048: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3049: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3050: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3051: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_3052: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3053: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_3054: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_3055: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3056: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3057: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3058: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_3059: CurCmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_3060: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3061: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3062: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_3063: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_3064: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3065: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3066: CurCmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3067: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3068: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3069: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3070: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3071: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_3072: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3073: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3074: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3075: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ExGntd = false
rule_3076: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_3077: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3078: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3079: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_3080: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3081: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3082: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3083: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3084: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3085: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3086: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3087: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> CurCmd != Empty
rule_3088: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3089: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3090: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3091: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3092: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3093: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3094: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3095: CurCmd = ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3096: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3097: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3098: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3099: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3100: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3101: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3102: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3103: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3104: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3105: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3106: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3107: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3108: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ExGntd = true
rule_3109: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3110: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3111: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3112: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3113: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3114: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3115: CurCmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3116: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_3117: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3118: ShrSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3119: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3120: Cache[NODE_2].State != I & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3121: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_3122: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3123: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_3124: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_1] = true
rule_3125: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3126: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3127: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_3128: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3129: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State = E
rule_3130: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3131: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3132: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_1] = true
rule_3133: CurCmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3134: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3135: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3136: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3137: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3138: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3139: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3140: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3141: CurCmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3142: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3143: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3144: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3145: ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3146: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3147: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3148: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3149: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3150: CurCmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3151: CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3152: ExGntd = false & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_3153: CurCmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3154: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3155: Cache[NODE_1].State != I & CurCmd = Empty -> InvSet[NODE_2] = true
rule_3156: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3157: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3158: Chan2[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3159: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3160: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3161: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3162: CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3163: CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3164: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3165: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3166: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3167: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3168: CurCmd = ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3169: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3170: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_3171: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_3172: Cache[NODE_1].State != I & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3173: CurCmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3174: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3175: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3176: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3177: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3178: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3179: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3180: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3181: Cache[NODE_2].State != I & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_3182: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_3183: InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3184: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3185: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_3186: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3187: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3188: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3189: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3190: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3191: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3192: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3193: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3194: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3195: ShrSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3196: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3197: Cache[NODE_2].State != I & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3198: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3199: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3200: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3201: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3202: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3203: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3204: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_3205: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3206: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3207: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3208: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3209: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3210: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_3211: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_3212: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3213: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_3214: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3215: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3216: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3217: Cache[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3218: Cache[NODE_2].State = S & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3219: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3220: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3221: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3222: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3223: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ExGntd = true
rule_3224: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3225: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3226: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3227: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3228: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3229: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
rule_3230: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3231: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3232: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3233: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3234: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3235: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_3236: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3237: InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3238: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_3239: CurCmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3240: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3241: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3242: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3243: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3244: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3245: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3246: ExGntd = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_3247: Cache[NODE_1].State != I & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3248: ShrSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3249: Cache[NODE_2].State != I & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_3250: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3251: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_3252: ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3253: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3254: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3255: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3256: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3257: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3258: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3259: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_3260: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3261: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3262: CurCmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3263: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3264: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3265: ShrSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3266: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3267: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3268: InvSet[NODE_1] = true & MemData = AuxData -> InvSet[NODE_1] = true
rule_3269: InvSet[NODE_1] = true & MemData = AuxData -> InvSet[NODE_1] = true
rule_3270: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_3271: ShrSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3272: ExGntd = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3273: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3274: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_3275: CurCmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3276: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_3277: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3278: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3279: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3280: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3281: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3282: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3283: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> MemData = AuxData
rule_3284: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3285: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3286: CurCmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3287: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3288: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_3289: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3290: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_3291: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3292: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3293: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> MemData = AuxData
rule_3294: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3295: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3296: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ExGntd = false
rule_3297: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3298: InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3299: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3300: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3301: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_3302: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3303: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3304: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3305: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3306: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3307: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3308: CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3309: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_3310: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3311: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3312: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3313: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3314: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3315: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3316: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3317: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_3318: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3319: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3320: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3321: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3322: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3323: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_3324: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> MemData = AuxData
rule_3325: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_3326: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3327: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_3328: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> MemData = AuxData
rule_3329: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_3330: CurCmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3331: ExGntd = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_3332: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_3333: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3334: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_3335: CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3336: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3337: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3338: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3339: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3340: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3341: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_3342: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3343: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3344: ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3345: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3346: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3347: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3348: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3349: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3350: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3351: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_3352: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3353: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3354: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3355: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3356: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3357: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3358: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3359: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_3360: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3361: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_3362: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3363: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3364: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_3365: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3366: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_3367: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = E
rule_3368: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3369: CurCmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3370: CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3371: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3372: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3373: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3374: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3375: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3376: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3377: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3378: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3379: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3380: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3381: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3382: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3383: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3384: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3385: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3386: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3387: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3388: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3389: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3390: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3391: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3392: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3393: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_3394: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3395: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3396: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3397: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3398: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3399: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3400: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_3401: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3402: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3403: ShrSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3404: ShrSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3405: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3406: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3407: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3408: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_3409: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3410: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3411: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3412: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_3413: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3414: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> InvSet[NODE_2] = true
rule_3415: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3416: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3417: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_3418: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_3419: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3420: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3421: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3422: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3423: CurCmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3424: CurCmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3425: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3426: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ExGntd = true
rule_3427: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3428: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_3429: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3430: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3431: ShrSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3432: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3433: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_3434: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3435: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3436: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_3437: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3438: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3439: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3440: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3441: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3442: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3443: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3444: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3445: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3446: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3447: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3448: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3449: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3450: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3451: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3452: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_3453: CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_3454: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3455: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3456: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3457: Chan2[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3458: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3459: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3460: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3461: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3462: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3463: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3464: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_3465: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ExGntd = false
rule_3466: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3467: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3468: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3469: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3470: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3471: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3472: CurCmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3473: ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3474: ExGntd = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_3475: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3476: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3477: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_3478: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3479: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ExGntd = true
rule_3480: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3481: InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3482: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3483: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3484: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3485: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3486: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3487: CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3488: CurCmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3489: CurCmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3490: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3491: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3492: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3493: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3494: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3495: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3496: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3497: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3498: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ExGntd = true
rule_3499: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3500: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_3501: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3502: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3503: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3504: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = true
rule_3505: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_3506: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3507: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_3508: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3509: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3510: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3511: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3512: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3513: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3514: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3515: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3516: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3517: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3518: Cache[NODE_1].State != I & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3519: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3520: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3521: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3522: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3523: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3524: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3525: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3526: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3527: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3528: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_3529: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_3530: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3531: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_3532: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3533: InvSet[NODE_2] = true & MemData = AuxData -> InvSet[NODE_2] = true
rule_3534: InvSet[NODE_2] = true & MemData = AuxData -> InvSet[NODE_2] = true
rule_3535: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3536: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3537: ExGntd = false & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_3538: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3539: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3540: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3541: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3542: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_3543: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_3544: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3545: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3546: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3547: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_3548: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = E
rule_3549: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3550: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3551: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3552: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3553: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3554: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3555: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ExGntd = false
rule_3556: Cache[NODE_1].State != I & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3557: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3558: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3559: ShrSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3560: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3561: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3562: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3563: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3564: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3565: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3566: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_3567: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3568: CurCmd = ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3569: CurCmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3570: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_3571: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3572: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_3573: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3574: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
rule_3575: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3576: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3577: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3578: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3579: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3580: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3581: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_3582: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3583: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3584: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3585: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ExGntd = true
rule_3586: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3587: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_3588: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3589: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3590: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3591: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_3592: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3593: ExGntd = false & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_3594: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3595: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3596: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3597: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3598: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3599: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3600: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_3601: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3602: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_3603: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3604: Cache[NODE_1].State != I & CurCmd = Empty -> InvSet[NODE_2] = true
rule_3605: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3606: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3607: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_3608: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3609: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3610: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3611: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3612: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3613: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_3614: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3615: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3616: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3617: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3618: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3619: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3620: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3621: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_3622: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3623: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3624: CurCmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3625: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3626: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3627: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3628: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_3629: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3630: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3631: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3632: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> CurCmd != Empty
rule_3633: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> InvSet[NODE_2] = true
rule_3634: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_3635: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_3636: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3637: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_3638: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3639: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3640: ShrSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3641: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3642: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3643: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3644: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3645: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3646: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3647: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3648: CurCmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3649: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_3650: CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3651: CurCmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3652: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3653: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3654: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_3655: CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3656: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_3657: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3658: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_3659: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3660: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3661: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3662: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3663: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3664: CurCmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3665: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3666: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3667: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3668: ExGntd = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3669: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3670: ShrSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3671: ShrSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3672: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3673: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3674: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3675: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3676: CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3677: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3678: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3679: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3680: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3681: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_3682: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_3683: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3684: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_3685: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3686: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_3687: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3688: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3689: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3690: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3691: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3692: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3693: CurCmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3694: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_3695: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3696: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3697: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3698: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3699: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3700: CurCmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3701: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_3702: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3703: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ExGntd = false
rule_3704: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3705: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3706: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3707: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_3708: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3709: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3710: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3711: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_3712: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_3713: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3714: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3715: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3716: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3717: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3718: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3719: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3720: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3721: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3722: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_3723: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3724: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3725: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3726: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3727: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3728: ExGntd = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_3729: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3730: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3731: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3732: CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3733: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3734: CurCmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3735: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_3736: CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3737: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_3738: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3739: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3740: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3741: ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_3742: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3743: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3744: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3745: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_3746: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3747: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3748: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3749: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3750: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3751: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3752: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_3753: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3754: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3755: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3756: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3757: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3758: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3759: CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_3760: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3761: Cache[NODE_2].State != I & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3762: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3763: ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3764: Cache[NODE_2].State != I & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3765: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3766: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3767: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3768: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3769: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3770: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3771: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3772: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3773: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3774: ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_3775: ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_3776: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3777: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3778: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3779: CurCmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3780: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_3781: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = true
rule_3782: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3783: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3784: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3785: CurCmd = ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3786: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3787: Cache[NODE_2].State = S & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3788: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3789: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_3790: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3791: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3792: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_3793: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3794: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3795: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3796: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3797: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3798: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_3799: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3800: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3801: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3802: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_3803: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3804: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3805: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3806: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_3807: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3808: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_3809: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_3810: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3811: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3812: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_3813: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3814: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3815: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_3816: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3817: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3818: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_3819: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_3820: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_3821: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3822: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3823: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3824: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3825: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3826: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3827: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_3828: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3829: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_3830: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3831: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3832: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_3833: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_3834: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_3835: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd = ReqE
rule_3836: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_3837: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3838: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_3839: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3840: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_3841: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3842: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3843: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3844: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3845: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3846: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_3847: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3848: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_3849: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3850: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_3851: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3852: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_3853: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3854: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3855: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
rule_3856: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_3857: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_3858: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3859: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3860: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3861: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3862: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State = S
rule_3863: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_3864: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3865: CurCmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3866: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ExGntd = true
rule_3867: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_3868: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_3869: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_3870: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_3871: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_3872: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3873: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3874: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_3875: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3876: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_3877: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3878: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3879: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_3880: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_3881: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3882: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3883: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3884: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_3885: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_3886: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3887: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3888: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3889: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_3890: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3891: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_3892: CurCmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3893: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_3894: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_3895: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3896: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3897: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3898: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3899: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> CurCmd != Empty
rule_3900: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_3901: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_3902: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_3903: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3904: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State = E
rule_3905: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_3906: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_3907: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_3908: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3909: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3910: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3911: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3912: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_3913: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_3914: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3915: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_3916: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3917: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3918: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3919: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = true
rule_3920: CurCmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3921: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_3922: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3923: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_3924: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3925: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_3926: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_3927: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_2] = true
rule_3928: CurCmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3929: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3930: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_3931: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3932: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3933: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3934: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_3935: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3936: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3937: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_3938: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3939: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd = Empty
rule_3940: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3941: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_3942: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_3943: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_3944: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_3945: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3946: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_3947: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_3948: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_3949: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3950: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ExGntd = false
rule_3951: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_3952: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_3953: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3954: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_3955: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3956: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3957: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3958: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3959: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_3960: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_3961: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_3962: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3963: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_3964: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3965: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_3966: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_3967: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_3968: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3969: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3970: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3971: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_3972: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3973: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_3974: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_3975: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ExGntd = false
rule_3976: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ExGntd = true
rule_3977: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_3978: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3979: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3980: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_3981: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3982: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3983: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_3984: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3985: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3986: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_3987: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_3988: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3989: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3990: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> CurCmd != Empty
rule_3991: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3992: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3993: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_3994: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3995: CurCmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3996: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_3997: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_3998: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3999: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4000: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4001: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_4002: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4003: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4004: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4005: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4006: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4007: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4008: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4009: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4010: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4011: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_4012: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4013: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4014: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4015: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_4016: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_4017: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4018: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != I
rule_4019: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_4020: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4021: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4022: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_4023: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4024: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4025: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4026: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4027: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4028: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4029: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4030: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4031: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_4032: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4033: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4034: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4035: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4036: CurCmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4037: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4038: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != I
rule_4039: Cache[NODE_2].State != I & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_4040: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4041: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4042: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4043: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4044: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4045: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4046: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4047: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4048: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4049: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_4050: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_4051: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ExGntd = false
rule_4052: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4053: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_4054: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_4055: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4056: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_4057: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4058: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4059: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ExGntd = true
rule_4060: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4061: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4062: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_4063: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4064: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4065: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4066: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_4067: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4068: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4069: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ExGntd = false
rule_4070: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_4071: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4072: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4073: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd = Empty
rule_4074: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4075: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4076: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_4077: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_4078: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_4079: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_4080: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4081: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4082: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4083: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4084: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4085: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_4086: ShrSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4087: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4088: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4089: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4090: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ExGntd = true
rule_4091: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4092: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4093: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4094: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_4095: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_4096: CurCmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_4097: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_4098: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4099: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_4100: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4101: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4102: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4103: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4104: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_4105: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4106: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4107: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_4108: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4109: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4110: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4111: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4112: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_4113: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4114: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4115: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_4116: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_4117: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4118: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> CurCmd != Empty
rule_4119: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4120: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_4121: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4122: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4123: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4124: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_4125: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4126: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4127: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4128: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4129: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4130: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4131: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_4132: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4133: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4134: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4135: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_4136: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4137: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4138: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4139: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_4140: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4141: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4142: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_4143: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
rule_4144: CurCmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_4145: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4146: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4147: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4148: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4149: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4150: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_4151: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_4152: ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4153: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4154: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_4155: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4156: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4157: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4158: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_4159: CurCmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_4160: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4161: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ExGntd = true
rule_4162: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_4163: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4164: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4165: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4166: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> MemData = AuxData
rule_4167: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4168: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4169: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_4170: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4171: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4172: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4173: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_4174: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4175: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_4176: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4177: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4178: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_4179: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4180: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_4181: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4182: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4183: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_4184: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4185: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4186: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4187: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4188: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_4189: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4190: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4191: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4192: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4193: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_4194: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4195: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_2] = true
rule_4196: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4197: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4198: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_4199: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> CurCmd != Empty
rule_4200: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4201: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4202: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4203: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4204: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> CurCmd != Empty
rule_4205: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4206: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4207: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4208: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4209: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4210: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4211: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4212: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4213: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4214: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4215: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4216: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_4217: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd = Empty
rule_4218: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> InvSet[NODE_2] = false
rule_4219: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_4220: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4221: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4222: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_4223: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_4224: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4225: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_4226: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4227: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4228: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_4229: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4230: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4231: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4232: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_4233: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4234: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4235: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4236: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4237: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4238: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4239: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4240: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4241: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4242: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4243: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4244: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_4245: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4246: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4247: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4248: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4249: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4250: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ExGntd = true
rule_4251: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4252: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4253: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4254: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4255: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4256: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4257: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_4258: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4259: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_4260: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4261: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_4262: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4263: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4264: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_4265: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4266: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4267: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_4268: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_4269: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_4270: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4271: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4272: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4273: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4274: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4275: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_4276: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4277: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> InvSet[NODE_1] = false
rule_4278: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4279: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4280: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4281: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4282: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_4283: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_4284: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4285: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = true
rule_4286: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_4287: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_4288: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_4289: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4290: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4291: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_4292: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4293: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4294: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4295: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4296: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_4297: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_4298: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4299: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_4300: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4301: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4302: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4303: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4304: ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4305: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4306: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4307: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4308: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4309: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4310: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4311: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_4312: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4313: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4314: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_4315: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4316: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4317: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4318: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4319: CurCmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4320: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4321: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4322: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4323: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_4324: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4325: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4326: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4327: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4328: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4329: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4330: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4331: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4332: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_4333: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4334: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4335: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4336: CurCmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4337: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4338: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4339: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4340: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_4341: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4342: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_4343: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4344: CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4345: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4346: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4347: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_4348: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4349: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_4350: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_4351: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4352: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_4353: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4354: CurCmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_4355: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_4356: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_4357: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4358: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4359: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4360: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4361: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_4362: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> CurCmd != Empty
rule_4363: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4364: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4365: InvSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4366: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_4367: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_4368: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_4369: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4370: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ExGntd = true
rule_4371: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4372: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd = ReqE
rule_4373: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4374: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4375: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4376: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_4377: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4378: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4379: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_4380: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4381: CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_4382: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4383: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_4384: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4385: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4386: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_4387: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4388: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4389: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4390: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4391: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4392: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4393: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4394: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4395: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_1] = true
rule_4396: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_1] = true
rule_4397: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4398: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4399: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4400: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd = Empty
rule_4401: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4402: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4403: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4404: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_4405: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4406: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4407: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4408: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4409: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4410: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4411: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4412: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4413: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4414: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_4415: ShrSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4416: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4417: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4418: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_4419: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_4420: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4421: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ExGntd = true
rule_4422: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_4423: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_4424: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4425: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4426: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4427: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_4428: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4429: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4430: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4431: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_4432: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4433: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4434: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4435: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4436: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4437: CurCmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_4438: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4439: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4440: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_4441: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4442: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4443: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4444: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4445: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4446: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4447: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4448: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd = Empty
rule_4449: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> CurCmd != Empty
rule_4450: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4451: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_4452: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4453: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4454: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_4455: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_4456: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4457: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_4458: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4459: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
rule_4460: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4461: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_4462: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4463: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4464: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4465: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4466: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4467: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4468: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_4469: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4470: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4471: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4472: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4473: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4474: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4475: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4476: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4477: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4478: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4479: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4480: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4481: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4482: CurCmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_4483: Cache[NODE_2].State != I & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_4484: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_4485: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4486: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4487: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_4488: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4489: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_4490: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4491: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4492: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_4493: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_4494: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_2] = true
rule_4495: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_2] = true
rule_4496: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_4497: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4498: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4499: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4500: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4501: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4502: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4503: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4504: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4505: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd = ReqE
rule_4506: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4507: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd = Empty
rule_4508: CurCmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4509: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4510: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4511: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4512: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4513: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4514: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4515: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_4516: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4517: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ExGntd = false
rule_4518: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4519: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4520: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4521: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4522: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd = ReqE
rule_4523: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4524: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4525: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_4526: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State = S
rule_4527: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4528: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4529: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_4530: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
rule_4531: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4532: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4533: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4534: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4535: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4536: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4537: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4538: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_4539: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_4540: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4541: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4542: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4543: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4544: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_4545: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4546: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_4547: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4548: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ExGntd = false
rule_4549: CurCmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_4550: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4551: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> CurCmd != Empty
rule_4552: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4553: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_4554: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4555: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4556: CurCmd = ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4557: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4558: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4559: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4560: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4561: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4562: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4563: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4564: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4565: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_4566: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4567: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_4568: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4569: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_4570: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4571: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4572: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4573: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4574: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4575: Cache[NODE_1].State = I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4576: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_4577: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4578: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_4579: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_4580: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_4581: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4582: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4583: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4584: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4585: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_4586: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4587: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_4588: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4589: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_4590: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4591: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4592: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4593: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4594: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4595: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_4596: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4597: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_4598: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State = I
rule_4599: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
rule_4600: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_4601: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != S
rule_4602: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4603: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4604: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_4605: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4606: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4607: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4608: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_4609: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_4610: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_4611: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4612: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4613: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4614: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4615: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_4616: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_4617: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4618: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_4619: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4620: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_4621: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4622: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_4623: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_4624: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_4625: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4626: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4627: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4628: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4629: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4630: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4631: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_4632: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4633: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4634: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_4635: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4636: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_4637: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4638: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_4639: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4640: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4641: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4642: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4643: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4644: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> MemData = AuxData
rule_4645: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4646: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_4647: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_4648: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4649: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4650: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4651: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_4652: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_4653: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4654: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_4655: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_4656: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_4657: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4658: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4659: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4660: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4661: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ExGntd = false
rule_4662: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4663: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4664: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4665: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4666: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4667: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4668: CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4669: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4670: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4671: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_4672: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_4673: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_4674: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4675: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4676: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_4677: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_4678: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != S
rule_4679: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_4680: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
rule_4681: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4682: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4683: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4684: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4685: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_4686: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_4687: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4688: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_4689: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_4690: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_4691: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_4692: CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4693: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4694: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_4695: ExGntd = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_4696: ExGntd = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_4697: CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4698: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_4699: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4700: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4701: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4702: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_4703: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_4704: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_4705: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_4706: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4707: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4708: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_4709: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_4710: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4711: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_4712: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_4713: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_4714: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4715: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4716: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4717: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_4718: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4719: CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_4720: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4721: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4722: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4723: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State = I
rule_4724: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4725: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_4726: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4727: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4728: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4729: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4730: InvSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_4731: InvSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_4732: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4733: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4734: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4735: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4736: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4737: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_4738: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_4739: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4740: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4741: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4742: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_4743: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4744: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4745: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_4746: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4747: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_4748: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_4749: InvSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_4750: InvSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_4751: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_4752: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_4753: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4754: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_1] = true
rule_4755: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_4756: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4757: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4758: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4759: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4760: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4761: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4762: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_4763: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4764: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ExGntd = false
rule_4765: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4766: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_4767: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4768: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4769: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4770: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_4771: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4772: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_4773: CurCmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4774: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> CurCmd != Empty
rule_4775: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4776: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_4777: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_4778: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4779: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_4780: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4781: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4782: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State = S
rule_4783: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> ExGntd = false
rule_4784: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != I
rule_4785: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_4786: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4787: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_4788: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_4789: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4790: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4791: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_4792: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> InvSet[NODE_2] = true
rule_4793: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ExGntd = false
rule_4794: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4795: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_4796: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_4797: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4798: CurCmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4799: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_4800: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4801: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4802: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_4803: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4804: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_4805: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_4806: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4807: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_4808: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_4809: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4810: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4811: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_4812: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4813: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_4814: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4815: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_2] = true
rule_4816: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_4817: CurCmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4818: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4819: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4820: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4821: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4822: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4823: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ExGntd = false
rule_4824: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_4825: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4826: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4827: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> MemData = AuxData
rule_4828: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4829: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4830: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4831: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4832: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_4833: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4834: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_4835: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_4836: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4837: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4838: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4839: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_4840: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4841: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_4842: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_4843: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_4844: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4845: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4846: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4847: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4848: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_4849: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_4850: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_4851: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4852: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4853: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4854: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
rule_4855: CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4856: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ExGntd = false
rule_4857: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4858: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4859: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4860: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4861: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_4862: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4863: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_4864: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4865: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_4866: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4867: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> MemData = AuxData
rule_4868: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_4869: CurCmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4870: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4871: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4872: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_4873: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4874: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_4875: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_4876: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4877: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> MemData = AuxData
rule_4878: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4879: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_4880: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4881: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4882: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_4883: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4884: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_4885: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4886: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4887: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_4888: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4889: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_4890: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_4891: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4892: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_4893: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> MemData = AuxData
rule_4894: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_4895: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4896: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_4897: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4898: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_4899: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_4900: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4901: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4902: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_4903: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4904: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4905: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4906: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4907: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_4908: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_4909: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4910: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != I
rule_4911: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_4912: CurCmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4913: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4914: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4915: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4916: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_4917: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_4918: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4919: ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4920: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4921: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_4922: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4923: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_4924: CurCmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4925: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4926: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4927: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ExGntd = false
rule_4928: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_4929: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4930: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4931: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4932: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_4933: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4934: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_4935: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> MemData = AuxData
rule_4936: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4937: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4938: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_4939: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4940: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_4941: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_4942: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4943: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_4944: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_4945: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4946: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4947: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4948: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_4949: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> MemData = AuxData
rule_4950: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4951: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4952: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4953: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_4954: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4955: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_4956: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4957: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_4958: Cache[NODE_1].State = S & MemData = AuxData -> ShrSet[NODE_1] = true
rule_4959: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> MemData = AuxData
rule_4960: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4961: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_4962: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4963: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_4964: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4965: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_4966: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4967: CurCmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4968: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_4969: Cache[NODE_2].State != I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4970: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4971: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_4972: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4973: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4974: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_4975: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4976: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4977: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4978: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_4979: CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_4980: ShrSet[NODE_2] = false & MemData = AuxData -> ShrSet[NODE_2] = false
rule_4981: ShrSet[NODE_2] = false & MemData = AuxData -> ShrSet[NODE_2] = false
rule_4982: Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4983: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_4984: CurCmd = ReqS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_4985: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4986: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_4987: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4988: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_4989: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4990: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ExGntd = false
rule_4991: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_4992: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_4993: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4994: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_4995: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4996: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_4997: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4998: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_4999: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5000: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5001: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_5002: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5003: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5004: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_5005: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5006: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_5007: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_5008: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5009: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_5010: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5011: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_5012: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5013: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5014: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_5015: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5016: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_5017: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5018: Cache[NODE_2].State != I & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5019: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_5020: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ExGntd = false
rule_5021: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5022: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_5023: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_5024: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_5025: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5026: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> InvSet[NODE_2] = true
rule_5027: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5028: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
rule_5029: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5030: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_5031: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5032: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5033: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5034: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5035: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5036: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_5037: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_5038: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5039: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5040: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_5041: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5042: CurCmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5043: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_5044: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_5045: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5046: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5047: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5048: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5049: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5050: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_5051: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_5052: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_5053: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5054: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_5055: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5056: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5057: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5058: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_5059: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5060: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_5061: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5062: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5063: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5064: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ExGntd = true
rule_5065: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_5066: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5067: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5068: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_5069: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_5070: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_5071: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5072: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_5073: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_5074: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5075: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_5076: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_5077: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5078: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5079: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5080: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_5081: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5082: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5083: CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5084: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5085: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_5086: CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_5087: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State = I
rule_5088: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5089: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5090: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5091: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != I
rule_5092: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_5093: CurCmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5094: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_5095: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_5096: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_5097: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5098: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_5099: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_5100: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_5101: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5102: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5103: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5104: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_5105: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_5106: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ExGntd = false
rule_5107: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_5108: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5109: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5110: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_5111: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5112: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5113: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5114: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5115: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5116: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_5117: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5118: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_5119: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5120: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5121: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5122: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5123: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5124: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5125: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_5126: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5127: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5128: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
rule_5129: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5130: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5131: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_5132: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
rule_5133: CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5134: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5135: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5136: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5137: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5138: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_5139: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5140: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_5141: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5142: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5143: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State = I
rule_5144: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
rule_5145: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_5146: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5147: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5148: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5149: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5150: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5151: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5152: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_5153: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_5154: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5155: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5156: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_5157: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5158: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5159: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5160: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_5161: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_5162: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5163: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5164: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5165: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5166: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5167: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5168: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5169: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].State != I
rule_5170: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5171: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5172: CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_5173: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_5174: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5175: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5176: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != Empty
rule_5177: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_5178: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5179: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5180: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5181: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5182: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5183: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5184: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
rule_5185: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_2].State != I
rule_5186: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5187: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_5188: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5189: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_5190: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5191: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5192: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5193: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_5194: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5195: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5196: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5197: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5198: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5199: Cache[NODE_1].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_5200: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_5201: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5202: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5203: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5204: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5205: Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5206: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_5207: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_5208: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_5209: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5210: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5211: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5212: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5213: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5214: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_5215: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_5216: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_5217: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_5218: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5219: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5220: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5221: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5222: CurCmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5223: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5224: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5225: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5226: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ExGntd = true
rule_5227: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_5228: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5229: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5230: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5231: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_5232: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_5233: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5234: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_5235: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_5236: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5237: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5238: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5239: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5240: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5241: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5242: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5243: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_5244: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_5245: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_5246: ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5247: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> ExGntd = false
rule_5248: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State = S
rule_5249: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != I
rule_5250: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5251: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5252: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5253: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_5254: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5255: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5256: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5257: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5258: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5259: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5260: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5261: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5262: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5263: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5264: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5265: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5266: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5267: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_5268: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5269: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = false
rule_5270: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5271: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5272: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5273: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5274: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5275: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5276: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5277: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5278: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_5279: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_5280: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5281: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5282: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_5283: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_5284: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_5285: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5286: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5287: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5288: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5289: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5290: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_5291: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5292: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> MemData = AuxData
rule_5293: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5294: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
rule_5295: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5296: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5297: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5298: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5299: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_5300: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_5301: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5302: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_5303: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_5304: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_5305: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_5306: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5307: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5308: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_5309: ShrSet[NODE_1] = false & MemData = AuxData -> ShrSet[NODE_1] = false
rule_5310: ShrSet[NODE_1] = false & MemData = AuxData -> ShrSet[NODE_1] = false
rule_5311: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5312: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_5313: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_5314: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5315: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_5316: CurCmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5317: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_5318: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5319: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_5320: ExGntd = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_5321: ExGntd = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_5322: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_5323: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_5324: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5325: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_5326: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ExGntd = false
rule_5327: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5328: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_5329: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5330: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_5331: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_5332: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5333: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_5334: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5335: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_5336: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5337: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_5338: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5339: ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5340: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_5341: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_5342: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5343: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_5344: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5345: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5346: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5347: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5348: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5349: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5350: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_5351: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_5352: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5353: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ExGntd = true
rule_5354: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_5355: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5356: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_5357: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5358: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_5359: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5360: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5361: Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_2].State != S
rule_5362: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_5363: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5364: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5365: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5366: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5367: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_5368: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5369: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_5370: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_5371: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5372: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5373: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ExGntd = false
rule_5374: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_5375: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_5376: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_5377: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_5378: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_5379: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5380: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5381: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5382: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5383: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_5384: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_5385: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5386: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5387: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5388: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5389: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5390: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5391: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5392: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_5393: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5394: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_5395: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5396: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_5397: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5398: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_5399: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_5400: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_5401: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5402: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5403: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_5404: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5405: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5406: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5407: CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5408: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_5409: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5410: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_5411: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_5412: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5413: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_5414: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5415: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5416: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_5417: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5418: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5419: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5420: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_5421: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5422: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5423: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5424: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_5425: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5426: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> MemData = AuxData
rule_5427: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5428: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5429: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5430: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5431: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_5432: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5433: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_5434: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5435: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_5436: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5437: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5438: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5439: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5440: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_5441: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_5442: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5443: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_5444: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
rule_5445: ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_5446: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_5447: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_5448: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5449: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
rule_5450: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_5451: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_5452: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> MemData = AuxData
rule_5453: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_5454: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_5455: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5456: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5457: Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5458: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_5459: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5460: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ExGntd = true
rule_5461: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != S
rule_5462: Cache[NODE_2].State = S & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5463: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5464: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5465: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5466: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5467: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5468: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_5469: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_5470: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5471: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5472: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5473: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5474: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5475: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_5476: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_5477: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_5478: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5479: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_5480: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_5481: CurCmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5482: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5483: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5484: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5485: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5486: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5487: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5488: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5489: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_5490: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = false
rule_5491: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5492: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5493: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ExGntd = false
rule_5494: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_5495: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5496: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5497: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5498: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5499: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5500: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_5501: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_5502: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5503: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_5504: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_5505: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
rule_5506: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State = S
rule_5507: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5508: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5509: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_5510: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_5511: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_5512: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_5513: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5514: CurCmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_5515: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_5516: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5517: Cache[NODE_1].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5518: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_5519: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5520: ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_5521: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5522: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_5523: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_5524: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5525: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != Empty
rule_5526: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_5527: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_5528: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5529: ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5530: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_5531: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5532: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5533: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5534: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_5535: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5536: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_5537: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5538: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_5539: ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5540: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_5541: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5542: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5543: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5544: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5545: Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5546: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5547: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5548: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5549: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5550: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5551: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5552: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5553: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5554: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5555: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_5556: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_5557: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5558: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_5559: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5560: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5561: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_5562: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5563: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_5564: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_5565: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5566: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_5567: Cache[NODE_1].State = I & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5568: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5569: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_5570: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5571: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_5572: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5573: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].State != I
rule_5574: Cache[NODE_1].State != I & CurCmd = Empty -> Cache[NODE_1].State = S
rule_5575: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5576: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5577: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5578: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_5579: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_5580: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ExGntd = true
rule_5581: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5582: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_5583: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5584: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_5585: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5586: Cache[NODE_2].State = S & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5587: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_5588: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5589: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd != ReqS
rule_5590: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_5591: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5592: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5593: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_5594: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_5595: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_5596: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5597: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5598: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_5599: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_5600: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5601: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_5602: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5603: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ExGntd = false
rule_5604: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5605: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_5606: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5607: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5608: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5609: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5610: ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5611: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_5612: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_5613: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State = I
rule_5614: Cache[NODE_1].State = I & CurCmd = Empty -> Cache[NODE_1].State != S
rule_5615: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ExGntd = true
rule_5616: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != S
rule_5617: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5618: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5619: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5620: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_5621: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_5622: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_5623: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5624: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5625: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5626: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_5627: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5628: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5629: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5630: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5631: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5632: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_5633: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5634: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5635: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5636: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_5637: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5638: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5639: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_5640: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5641: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5642: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_5643: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_5644: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5645: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5646: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5647: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
rule_5648: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_5649: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ExGntd = false
rule_5650: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5651: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5652: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5653: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5654: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5655: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5656: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5657: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5658: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> MemData = AuxData
rule_5659: Cache[NODE_1].State = S & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5660: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5661: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_5662: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_5663: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5664: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_5665: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5666: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5667: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5668: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5669: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5670: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5671: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5672: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_5673: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5674: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_5675: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5676: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5677: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5678: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5679: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5680: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5681: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_5682: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_5683: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_5684: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_5685: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_5686: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5687: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5688: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5689: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_5690: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5691: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_5692: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5693: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5694: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_5695: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5696: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5697: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_5698: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != Empty
rule_5699: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5700: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_5701: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_5702: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5703: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5704: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_5705: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_5706: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_5707: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5708: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_5709: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_5710: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_5711: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5712: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5713: Cache[NODE_2].State != I & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5714: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5715: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_5716: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5717: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_5718: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5719: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5720: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_5721: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5722: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5723: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5724: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5725: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_5726: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5727: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_5728: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5729: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5730: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> MemData = AuxData
rule_5731: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5732: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5733: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_5734: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5735: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_5736: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5737: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_5738: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_5739: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_5740: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_5741: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5742: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5743: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5744: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5745: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5746: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5747: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5748: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5749: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_5750: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_5751: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_5752: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_5753: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5754: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_5755: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_5756: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5757: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_5758: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_5759: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5760: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_5761: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_5762: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_5763: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5764: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5765: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_5766: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_5767: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5768: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5769: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
rule_5770: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5771: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5772: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_5773: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_5774: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_5775: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5776: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != Empty
rule_5777: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5778: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].State != I
rule_5779: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_5780: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5781: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5782: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_5783: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5784: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_5785: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5786: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5787: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_5788: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_5789: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5790: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5791: CurCmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5792: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_5793: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5794: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ExGntd = false
rule_5795: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_5796: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5797: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5798: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5799: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_5800: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5801: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_5802: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State = E
rule_5803: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_5804: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5805: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5806: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_5807: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5808: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_5809: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5810: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5811: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5812: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_5813: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_5814: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_5815: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5816: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_5817: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_5818: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_5819: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State = I
rule_5820: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5821: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5822: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5823: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5824: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5825: Cache[NODE_1].State != I & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5826: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_5827: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_5828: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5829: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State = E
rule_5830: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != Empty
rule_5831: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_2].State != I
rule_5832: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_5833: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_5834: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5835: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5836: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5837: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5838: Cache[NODE_2].State != I & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_5839: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = true
rule_5840: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> MemData = AuxData
rule_5841: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_5842: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_5843: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5844: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5845: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5846: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5847: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_5848: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_5849: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_5850: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_5851: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_5852: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5853: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5854: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5855: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_5856: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_5857: Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5858: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5859: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5860: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5861: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5862: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State = E
rule_5863: Cache[NODE_2].State != I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5864: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5865: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5866: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5867: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5868: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5869: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5870: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != E
rule_5871: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5872: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5873: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5874: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_5875: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5876: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5877: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_5878: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_5879: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5880: Cache[NODE_2].State = E & MemData = AuxData -> InvSet[NODE_1] = false
rule_5881: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5882: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5883: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> MemData = AuxData
rule_5884: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_5885: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5886: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_5887: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5888: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5889: Cache[NODE_2].State != I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5890: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_5891: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5892: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5893: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = true
rule_5894: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5895: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5896: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_5897: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].State != E
rule_5898: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_5899: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5900: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5901: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5902: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5903: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5904: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
rule_5905: ShrSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_5906: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_5907: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_5908: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_5909: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5910: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5911: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_5912: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5913: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State = I
rule_5914: CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5915: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_5916: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_5917: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5918: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5919: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5920: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5921: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_5922: Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5923: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5924: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5925: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_5926: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5927: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_5928: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_5929: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5930: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_5931: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5932: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_5933: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5934: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5935: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5936: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_5937: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_5938: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5939: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_5940: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5941: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_5942: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_5943: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_5944: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5945: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_5946: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_5947: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_5948: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ExGntd = false
rule_5949: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5950: Cache[NODE_2].State != I & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5951: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_5952: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5953: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_1].State != E
rule_5954: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_5955: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5956: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_5957: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_5958: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_5959: InvSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_5960: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5961: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_5962: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_5963: Cache[NODE_1].State != I & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5964: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_5965: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5966: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_5967: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5968: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_5969: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_5970: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5971: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_5972: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5973: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5974: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_5975: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_5976: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_5977: Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5978: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_5979: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5980: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5981: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5982: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5983: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_5984: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_5985: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_5986: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_5987: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_5988: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5989: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5990: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5991: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5992: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5993: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_5994: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_5995: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_5996: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5997: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_5998: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_5999: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_6000: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6001: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_6002: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6003: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6004: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_6005: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_6006: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_6007: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_6008: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6009: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_6010: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6011: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_6012: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6013: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_6014: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6015: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6016: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6017: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6018: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_1] = false
rule_6019: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_6020: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6021: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_6022: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_6023: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6024: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6025: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_6026: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6027: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6028: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6029: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6030: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_6031: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6032: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6033: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6034: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6035: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_6036: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6037: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> MemData = AuxData
rule_6038: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
rule_6039: CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6040: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6041: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6042: Cache[NODE_1].State != I & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6043: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6044: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_6045: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
rule_6046: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6047: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_6048: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6049: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_6050: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6051: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6052: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_1] = false
rule_6053: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_1] = false
rule_6054: Cache[NODE_2].State = E & MemData = AuxData -> InvSet[NODE_1] = false
rule_6055: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6056: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6057: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6058: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6059: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6060: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_6061: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6062: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6063: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6064: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_6065: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6066: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_6067: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = true
rule_6068: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6069: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_6070: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_6071: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6072: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6073: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_6074: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> InvSet[NODE_1] = false
rule_6075: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_6076: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6077: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> CurCmd != Empty
rule_6078: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6079: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_6080: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6081: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6082: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_6083: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6084: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6085: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6086: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_6087: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6088: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_6089: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6090: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_6091: Cache[NODE_1].State != I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6092: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6093: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6094: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6095: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6096: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_6097: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_1] = false
rule_6098: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_6099: ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_6100: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6101: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_6102: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_6103: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6104: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6105: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_6106: MemData = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_6107: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != Empty
rule_6108: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6109: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_6110: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_6111: Cache[NODE_2].State != I & MemData = AuxData -> ShrSet[NODE_2] = true
rule_6112: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_6113: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_6114: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6115: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_6116: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6117: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_6118: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6119: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6120: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_6121: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_6122: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_6123: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6124: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_6125: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_6126: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6127: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> MemData = AuxData
rule_6128: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6129: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> MemData = AuxData
rule_6130: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
rule_6131: MemData = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_6132: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6133: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6134: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_6135: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6136: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6137: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6138: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6139: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6140: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6141: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6142: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6143: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_6144: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6145: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6146: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ExGntd = false
rule_6147: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6148: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_6149: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6150: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6151: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6152: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6153: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6154: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6155: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6156: ShrSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6157: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6158: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6159: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6160: Cache[NODE_2].State != S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6161: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6162: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> CurCmd != Empty
rule_6163: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6164: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6165: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6166: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
rule_6167: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6168: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> MemData = AuxData
rule_6169: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_6170: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6171: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_6172: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_6173: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_6174: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6175: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_6176: CurCmd != ReqE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_6177: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6178: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6179: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6180: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6181: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6182: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6183: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6184: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6185: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6186: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != Empty
rule_6187: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_6188: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_6189: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6190: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6191: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6192: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6193: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6194: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6195: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6196: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6197: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_6198: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6199: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_6200: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_6201: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_6202: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_6203: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6204: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6205: Cache[NODE_1].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6206: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6207: ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_6208: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6209: CurCmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6210: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_6211: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_6212: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_6213: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_6214: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6215: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_6216: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_6217: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6218: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6219: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6220: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_6221: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6222: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_6223: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_6224: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6225: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6226: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6227: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6228: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_6229: CurCmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_6230: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ExGntd = false
rule_6231: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_6232: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6233: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6234: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != Empty
rule_6235: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_2] = true
rule_6236: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6237: ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_6238: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_6239: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6240: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6241: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6242: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6243: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6244: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_6245: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6246: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6247: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6248: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6249: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_6250: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_6251: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6252: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_6253: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6254: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6255: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_6256: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State = E
rule_6257: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_6258: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6259: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6260: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6261: Cache[NODE_2].State != I & MemData = AuxData -> ShrSet[NODE_2] = true
rule_6262: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6263: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6264: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_6265: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_6266: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6267: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6268: ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_6269: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_6270: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6271: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_6272: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6273: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_6274: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6275: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_6276: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_6277: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6278: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = true
rule_6279: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_6280: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6281: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6282: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = true
rule_6283: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6284: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_6285: ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6286: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_6287: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_6288: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_6289: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_6290: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6291: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != Empty
rule_6292: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6293: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6294: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6295: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6296: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6297: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6298: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6299: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6300: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6301: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6302: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6303: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_6304: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6305: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6306: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_6307: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_6308: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> InvSet[NODE_1] = false
rule_6309: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_6310: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_6311: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ExGntd = false
rule_6312: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_6313: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6314: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_6315: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_6316: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6317: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_6318: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6319: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_6320: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6321: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6322: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_6323: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6324: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_6325: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_6326: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd != Empty
rule_6327: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6328: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_6329: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6330: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_6331: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6332: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6333: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6334: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6335: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6336: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6337: CurCmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6338: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6339: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6340: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6341: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6342: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6343: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6344: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6345: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6346: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6347: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6348: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
rule_6349: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6350: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_6351: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6352: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6353: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6354: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6355: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_6356: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6357: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6358: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6359: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6360: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_6361: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6362: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_6363: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_6364: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_6365: Cache[NODE_1].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6366: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_6367: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6368: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6369: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6370: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6371: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6372: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_6373: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6374: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6375: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6376: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_6377: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6378: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_6379: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
rule_6380: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6381: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6382: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6383: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6384: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_6385: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6386: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6387: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_6388: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_6389: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6390: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6391: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6392: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6393: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_6394: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6395: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6396: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6397: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6398: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6399: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6400: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_6401: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6402: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_6403: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> CurCmd != Empty
rule_6404: ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6405: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_6406: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6407: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6408: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6409: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> MemData = AuxData
rule_6410: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = true
rule_6411: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = true
rule_6412: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6413: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6414: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6415: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
rule_6416: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6417: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_6418: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6419: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6420: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6421: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_6422: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6423: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6424: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6425: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
rule_6426: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6427: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_6428: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6429: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6430: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6431: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_6432: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6433: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6434: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6435: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6436: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State != S
rule_6437: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = true
rule_6438: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6439: CurCmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_6440: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6441: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6442: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_6443: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6444: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6445: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6446: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6447: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6448: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6449: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> MemData = AuxData
rule_6450: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6451: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> CurCmd != Empty
rule_6452: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6453: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6454: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6455: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6456: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6457: InvSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_6458: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_6459: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_6460: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
rule_6461: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_6462: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6463: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6464: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6465: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6466: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6467: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6468: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6469: InvSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6470: InvSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6471: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6472: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_6473: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6474: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_6475: CurCmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_6476: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6477: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_6478: Cache[NODE_2].State != I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6479: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6480: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6481: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_6482: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != S
rule_6483: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6484: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_6485: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6486: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_6487: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6488: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6489: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6490: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_6491: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> MemData = AuxData
rule_6492: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_6493: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6494: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_6495: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_6496: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_6497: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6498: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6499: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6500: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6501: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6502: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6503: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6504: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_6505: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6506: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6507: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6508: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_6509: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_6510: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_6511: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> MemData = AuxData
rule_6512: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_6513: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_6514: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6515: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6516: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_6517: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_6518: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6519: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6520: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6521: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6522: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6523: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_6524: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_6525: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6526: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_6527: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_6528: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6529: CurCmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_6530: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6531: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6532: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6533: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6534: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6535: Cache[NODE_2].State != I & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6536: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_6537: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6538: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State != S
rule_6539: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6540: Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6541: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6542: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6543: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6544: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6545: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6546: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6547: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6548: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_6549: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6550: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6551: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6552: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_6553: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6554: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_6555: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6556: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6557: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6558: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6559: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6560: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6561: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_6562: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6563: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6564: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6565: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6566: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_6567: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_6568: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6569: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6570: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6571: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_6572: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6573: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_6574: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_6575: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
rule_6576: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6577: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6578: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6579: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_6580: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6581: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6582: Cache[NODE_1].State != I & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6583: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_6584: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6585: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6586: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd != Empty
rule_6587: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6588: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6589: CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_6590: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6591: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6592: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6593: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_6594: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6595: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
rule_6596: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6597: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_6598: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6599: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6600: Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6601: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6602: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_6603: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_6604: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6605: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6606: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6607: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
rule_6608: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6609: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_6610: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6611: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6612: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6613: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6614: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6615: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6616: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6617: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6618: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6619: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_6620: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6621: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6622: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6623: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_6624: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6625: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_6626: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_6627: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_6628: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_6629: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6630: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6631: ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_6632: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ExGntd = false
rule_6633: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6634: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6635: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6636: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Empty
rule_6637: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6638: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6639: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_6640: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_6641: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_6642: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6643: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6644: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_6645: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_6646: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6647: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_6648: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6649: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6650: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_6651: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6652: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6653: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_6654: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6655: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6656: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6657: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6658: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6659: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6660: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6661: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6662: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6663: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_6664: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_6665: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6666: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Empty
rule_6667: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6668: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6669: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6670: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_6671: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6672: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_6673: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6674: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6675: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_6676: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6677: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_6678: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6679: Cache[NODE_1].State != I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6680: InvSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6681: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_6682: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6683: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_6684: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6685: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_2] = false
rule_6686: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_2] = false
rule_6687: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6688: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_6689: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_6690: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6691: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6692: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6693: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6694: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_6695: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6696: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6697: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6698: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6699: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
rule_6700: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6701: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6702: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6703: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6704: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_6705: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_6706: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_6707: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6708: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6709: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_6710: InvSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6711: ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_6712: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6713: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_6714: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_6715: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6716: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6717: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6718: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_6719: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6720: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_6721: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6722: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6723: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6724: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6725: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6726: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6727: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_6728: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6729: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_6730: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6731: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_6732: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6733: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != Empty
rule_6734: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6735: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_6736: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6737: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6738: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6739: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6740: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6741: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6742: Cache[NODE_2].State != I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6743: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_6744: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> MemData = AuxData
rule_6745: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6746: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_6747: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_6748: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6749: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_6750: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6751: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6752: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6753: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_6754: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6755: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6756: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_6757: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6758: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6759: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6760: ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_6761: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_6762: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6763: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_6764: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6765: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
rule_6766: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6767: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6768: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_6769: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6770: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6771: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6772: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6773: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_6774: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_6775: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6776: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6777: ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_6778: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_6779: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6780: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6781: InvSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6782: InvSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6783: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_6784: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_6785: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6786: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6787: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6788: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6789: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_6790: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_6791: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_6792: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_6793: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6794: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6795: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6796: Cache[NODE_2].State != I & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6797: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6798: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_6799: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_6800: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6801: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6802: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6803: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6804: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6805: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_6806: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6807: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6808: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_6809: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_6810: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_6811: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6812: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6813: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6814: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_6815: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6816: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6817: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6818: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6819: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6820: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6821: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6822: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6823: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_6824: Cache[NODE_1].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6825: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_6826: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6827: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6828: CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_6829: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_6830: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = false
rule_6831: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
rule_6832: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6833: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6834: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_6835: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_6836: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6837: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6838: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6839: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6840: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6841: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6842: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6843: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_6844: Cache[NODE_1].State != I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6845: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6846: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_6847: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_6848: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6849: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_6850: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6851: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6852: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6853: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_6854: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6855: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6856: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_6857: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6858: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6859: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_6860: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6861: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6862: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_6863: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6864: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_6865: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6866: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_6867: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_6868: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6869: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6870: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6871: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6872: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6873: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_6874: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6875: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_6876: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6877: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6878: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_6879: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6880: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_6881: MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_6882: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6883: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6884: Cache[NODE_2].State != I & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6885: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_6886: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_6887: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6888: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_6889: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6890: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6891: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6892: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6893: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6894: Cache[NODE_2].State != I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6895: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_1] = true
rule_6896: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6897: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6898: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6899: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6900: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_6901: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6902: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6903: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6904: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_6905: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6906: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6907: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6908: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6909: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6910: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_6911: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_6912: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6913: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_6914: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6915: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6916: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_6917: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6918: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_6919: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_6920: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
rule_6921: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_6922: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6923: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_6924: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6925: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6926: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_6927: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6928: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_6929: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_6930: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6931: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6932: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6933: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6934: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6935: ExGntd = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6936: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6937: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6938: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6939: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_6940: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_6941: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_6942: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6943: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_6944: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6945: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_6946: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_6947: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_6948: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_6949: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_6950: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6951: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6952: Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6953: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_6954: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_6955: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6956: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> MemData = AuxData
rule_6957: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State = I
rule_6958: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_6959: CurCmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6960: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_6961: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_6962: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_6963: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_6964: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_6965: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_6966: ExGntd = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6967: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6968: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_6969: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6970: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6971: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_6972: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_6973: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6974: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6975: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6976: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_6977: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_6978: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6979: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != I
rule_6980: Cache[NODE_2].State != I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6981: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6982: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6983: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_6984: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_6985: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_6986: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_6987: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_6988: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6989: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_6990: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_6991: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_6992: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6993: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6994: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_6995: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_6996: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_6997: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_6998: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6999: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_7000: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7001: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_7002: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7003: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7004: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7005: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7006: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_7007: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_7008: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7009: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7010: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7011: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7012: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7013: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7014: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7015: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7016: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7017: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7018: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7019: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_7020: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7021: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7022: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = false
rule_7023: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> MemData = AuxData
rule_7024: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7025: ShrSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7026: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7027: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7028: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7029: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_7030: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7031: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7032: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7033: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_7034: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> CurCmd != Empty
rule_7035: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7036: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7037: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7038: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7039: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_7040: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_7041: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7042: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_7043: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7044: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_7045: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7046: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = false
rule_7047: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7048: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7049: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7050: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7051: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_7052: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7053: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7054: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_7055: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_7056: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7057: Cache[NODE_2].State != I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7058: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_7059: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_7060: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7061: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7062: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7063: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7064: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7065: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7066: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_7067: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State = I
rule_7068: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_7069: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7070: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7071: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7072: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_7073: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7074: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7075: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7076: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7077: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_7078: CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_7079: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7080: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7081: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7082: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7083: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7084: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_7085: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7086: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_7087: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7088: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7089: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7090: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7091: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_7092: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7093: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_7094: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7095: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_7096: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7097: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = false
rule_7098: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> MemData = AuxData
rule_7099: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7100: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_7101: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7102: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7103: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_7104: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7105: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7106: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7107: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7108: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7109: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7110: ExGntd = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7111: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_7112: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7113: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_7114: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7115: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7116: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7117: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_7118: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_7119: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7120: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_7121: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7122: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_7123: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_7124: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_7125: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7126: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != S
rule_7127: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7128: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7129: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7130: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7131: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7132: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7133: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7134: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7135: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
rule_7136: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7137: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7138: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7139: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7140: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7141: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7142: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_7143: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7144: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7145: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_7146: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_7147: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_7148: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7149: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7150: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7151: ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7152: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7153: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_7154: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7155: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7156: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7157: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_7158: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_7159: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7160: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7161: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7162: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_7163: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7164: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State = I
rule_7165: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7166: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7167: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7168: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_7169: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_7170: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7171: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7172: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7173: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_7174: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7175: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7176: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7177: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_7178: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7179: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7180: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7181: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7182: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_7183: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7184: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7185: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7186: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7187: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7188: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7189: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7190: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7191: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7192: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_7193: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_7194: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_7195: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7196: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = false
rule_7197: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7198: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7199: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7200: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_7201: Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7202: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7203: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_7204: ExGntd = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7205: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7206: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7207: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7208: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7209: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7210: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7211: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7212: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7213: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ExGntd = false
rule_7214: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7215: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_7216: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7217: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7218: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_7219: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7220: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7221: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7222: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7223: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_7224: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7225: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7226: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7227: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7228: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7229: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7230: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7231: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State = I
rule_7232: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7233: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7234: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_7235: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7236: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7237: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7238: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7239: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7240: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_7241: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7242: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7243: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_7244: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7245: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7246: ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7247: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7248: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7249: CurCmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_7250: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7251: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ExGntd = false
rule_7252: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7253: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7254: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7255: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7256: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7257: ExGntd = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7258: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_7259: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7260: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_7261: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7262: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7263: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_7264: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7265: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7266: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7267: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7268: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7269: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7270: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_7271: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7272: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7273: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7274: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7275: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7276: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_7277: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7278: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7279: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7280: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7281: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_7282: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7283: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7284: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_7285: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7286: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_7287: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7288: Cache[NODE_2].State != I & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7289: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7290: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7291: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7292: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7293: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_7294: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_7295: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7296: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_7297: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7298: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7299: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7300: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7301: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7302: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7303: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7304: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7305: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_7306: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7307: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_7308: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7309: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7310: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_7311: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_7312: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7313: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7314: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_7315: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7316: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7317: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_7318: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_7319: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_7320: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7321: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7322: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_7323: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7324: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_7325: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_7326: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7327: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_7328: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7329: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_7330: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_7331: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7332: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7333: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7334: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7335: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7336: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7337: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7338: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7339: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7340: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7341: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_7342: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7343: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
rule_7344: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7345: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7346: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7347: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7348: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7349: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7350: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7351: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7352: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7353: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7354: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7355: Cache[NODE_1].State != I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7356: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7357: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7358: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7359: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7360: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_7361: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7362: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7363: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7364: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_7365: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_7366: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_7367: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_7368: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7369: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7370: Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7371: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7372: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7373: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> MemData = AuxData
rule_7374: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7375: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7376: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7377: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_7378: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7379: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7380: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7381: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7382: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7383: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_7384: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7385: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_7386: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7387: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != I
rule_7388: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7389: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7390: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7391: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7392: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7393: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_7394: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7395: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7396: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7397: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7398: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7399: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_7400: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_7401: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7402: ExGntd = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7403: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7404: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_7405: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_7406: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7407: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7408: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7409: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7410: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_7411: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7412: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7413: Cache[NODE_2].State != I & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7414: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_7415: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_7416: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7417: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7418: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7419: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7420: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7421: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_7422: Cache[NODE_2].State = S & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7423: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_7424: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_7425: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7426: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7427: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_7428: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_7429: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7430: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7431: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7432: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7433: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7434: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7435: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7436: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7437: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7438: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7439: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7440: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7441: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7442: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7443: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7444: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7445: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7446: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_7447: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7448: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_7449: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7450: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = false
rule_7451: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7452: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7453: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7454: ShrSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7455: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7456: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7457: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7458: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_7459: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7460: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7461: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7462: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State = I
rule_7463: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7464: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_7465: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7466: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7467: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7468: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7469: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7470: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7471: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7472: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7473: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_7474: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7475: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7476: ExGntd = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7477: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7478: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7479: ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_7480: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_7481: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_7482: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7483: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7484: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7485: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_7486: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7487: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7488: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_7489: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State = I
rule_7490: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_7491: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7492: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7493: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7494: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7495: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_7496: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_7497: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7498: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7499: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7500: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7501: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7502: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7503: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7504: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7505: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7506: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7507: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_7508: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7509: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7510: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_7511: MemData != AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_7512: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7513: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7514: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_7515: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7516: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7517: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7518: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7519: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_7520: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7521: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7522: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_7523: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_7524: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7525: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7526: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7527: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
rule_7528: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_7529: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_7530: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_7531: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7532: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7533: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7534: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7535: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7536: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7537: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7538: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_7539: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7540: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7541: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7542: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7543: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_7544: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7545: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_7546: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7547: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7548: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7549: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7550: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7551: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7552: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_7553: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_7554: ExGntd = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7555: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_7556: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7557: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7558: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_7559: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7560: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_7561: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_7562: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7563: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_7564: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_7565: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7566: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7567: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7568: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_7569: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7570: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_7571: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7572: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_7573: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_7574: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7575: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7576: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7577: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7578: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7579: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7580: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7581: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_7582: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_7583: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_7584: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7585: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_7586: Cache[NODE_2].State != I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7587: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7588: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7589: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_7590: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7591: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_7592: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7593: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7594: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7595: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7596: CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_7597: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_7598: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7599: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7600: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_7601: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7602: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_7603: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State = I
rule_7604: ExGntd = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_7605: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7606: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7607: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7608: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_7609: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7610: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7611: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7612: CurCmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_7613: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7614: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7615: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_7616: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7617: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7618: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_7619: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_7620: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_7621: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7622: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_7623: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_7624: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7625: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_7626: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> InvSet[NODE_2] = true
rule_7627: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ExGntd = false
rule_7628: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7629: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7630: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7631: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7632: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_7633: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7634: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_1] = true
rule_7635: Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7636: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7637: ExGntd = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7638: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7639: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7640: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7641: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> InvSet[NODE_2] = true
rule_7642: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7643: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7644: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7645: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_7646: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = false
rule_7647: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
rule_7648: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7649: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7650: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7651: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7652: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7653: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7654: Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
rule_7655: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7656: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7657: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7658: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7659: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7660: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7661: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7662: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7663: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_7664: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7665: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7666: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7667: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7668: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7669: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_7670: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7671: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7672: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7673: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_7674: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7675: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7676: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ExGntd = false
rule_7677: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_7678: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_7679: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7680: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7681: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_7682: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7683: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7684: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_7685: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7686: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7687: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7688: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7689: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7690: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_7691: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7692: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7693: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_7694: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7695: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7696: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7697: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7698: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7699: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7700: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7701: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7702: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7703: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_7704: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7705: Cache[NODE_1].State != I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7706: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7707: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7708: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != S
rule_7709: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7710: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_7711: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7712: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7713: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7714: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> CurCmd != Empty
rule_7715: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7716: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_7717: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7718: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7719: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7720: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7721: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7722: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7723: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_7724: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7725: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7726: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7727: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7728: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7729: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7730: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7731: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7732: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_7733: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7734: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7735: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7736: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7737: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7738: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7739: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7740: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7741: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_7742: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7743: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7744: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7745: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7746: CurCmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_7747: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_7748: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_7749: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7750: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7751: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7752: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7753: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7754: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7755: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7756: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7757: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7758: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7759: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7760: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7761: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7762: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7763: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7764: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7765: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7766: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7767: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7768: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7769: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7770: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7771: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7772: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7773: CurCmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_7774: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7775: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7776: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7777: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
rule_7778: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7779: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_7780: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7781: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7782: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_7783: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7784: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7785: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7786: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7787: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7788: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7789: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_7790: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7791: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7792: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = false
rule_7793: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_7794: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7795: Cache[NODE_2].State = S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7796: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7797: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7798: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7799: ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7800: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7801: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7802: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7803: CurCmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_7804: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7805: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7806: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7807: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7808: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7809: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7810: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7811: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7812: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7813: ExGntd = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_7814: MemData != AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_7815: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_7816: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7817: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7818: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7819: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_7820: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7821: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_7822: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7823: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_7824: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7825: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7826: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_7827: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7828: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7829: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7830: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7831: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_7832: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7833: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7834: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> InvSet[NODE_2] = true
rule_7835: Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
rule_7836: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7837: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_7838: Cache[NODE_2].State != I & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7839: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_7840: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7841: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7842: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != I
rule_7843: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7844: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_7845: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7846: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7847: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7848: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7849: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7850: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_7851: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7852: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_7853: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7854: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7855: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_7856: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7857: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7858: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7859: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7860: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7861: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7862: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7863: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_7864: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7865: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7866: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = false
rule_7867: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7868: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7869: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7870: Cache[NODE_1].State = I & MemData != AuxData -> InvSet[NODE_1] = false
rule_7871: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_7872: CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_7873: ExGntd = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7874: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7875: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7876: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_7877: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7878: Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7879: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7880: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = false
rule_7881: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7882: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7883: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_7884: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_7885: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7886: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7887: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7888: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7889: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7890: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7891: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7892: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7893: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7894: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7895: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7896: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7897: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7898: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7899: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_7900: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7901: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_7902: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7903: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7904: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7905: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_7906: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7907: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7908: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7909: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7910: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7911: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> MemData = AuxData
rule_7912: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7913: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7914: Cache[NODE_1].State != I & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7915: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7916: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_7917: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7918: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_7919: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7920: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7921: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7922: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7923: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7924: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7925: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_7926: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7927: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7928: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7929: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7930: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7931: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7932: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_7933: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7934: Cache[NODE_2].State = S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7935: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7936: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7937: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7938: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7939: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> CurCmd != Empty
rule_7940: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7941: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7942: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7943: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7944: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_7945: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7946: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_7947: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != I
rule_7948: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7949: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7950: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7951: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_7952: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7953: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7954: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7955: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7956: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7957: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7958: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7959: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7960: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_7961: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_7962: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7963: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_7964: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_7965: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7966: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7967: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7968: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7969: Cache[NODE_1].State = I & MemData != AuxData -> InvSet[NODE_1] = false
rule_7970: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_7971: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7972: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7973: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7974: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7975: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7976: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7977: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7978: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7979: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7980: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7981: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_7982: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_7983: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7984: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_7985: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7986: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_7987: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7988: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7989: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7990: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7991: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_7992: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7993: ExGntd = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7994: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_7995: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7996: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7997: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7998: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7999: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_8000: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8001: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8002: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_8003: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8004: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8005: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_8006: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_8007: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_8008: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8009: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_8010: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8011: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_8012: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8013: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8014: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8015: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_8016: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8017: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8018: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8019: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8020: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8021: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd = ReqE
rule_8022: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8023: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_8024: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8025: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8026: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8027: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8028: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8029: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_8030: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8031: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_8032: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8033: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8034: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8035: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8036: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_8037: ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8038: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_8039: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_8040: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8041: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8042: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8043: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_8044: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_8045: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8046: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_8047: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8048: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8049: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8050: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8051: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_8052: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8053: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_8054: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_8055: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_8056: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_8057: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8058: MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_8059: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_8060: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_8061: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8062: ExGntd = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8063: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8064: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_8065: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8066: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8067: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8068: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8069: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8070: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8071: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8072: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8073: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8074: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_8075: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8076: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_8077: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8078: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd = ReqE
rule_8079: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8080: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8081: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8082: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8083: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_8084: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8085: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> InvSet[NODE_2] = true
rule_8086: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8087: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8088: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8089: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8090: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_8091: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8092: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8093: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8094: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8095: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8096: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> MemData = AuxData
rule_8097: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != I
rule_8098: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8099: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8100: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8101: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8102: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_8103: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8104: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
rule_8105: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8106: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8107: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_8108: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8109: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8110: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8111: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8112: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8113: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8114: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != S
rule_8115: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8116: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8117: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8118: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_8119: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8120: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8121: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8122: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8123: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8124: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8125: Cache[NODE_2].State != I & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8126: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8127: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8128: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8129: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8130: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8131: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8132: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8133: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
rule_8134: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8135: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8136: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8137: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_8138: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != I
rule_8139: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8140: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_8141: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8142: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8143: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8144: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8145: Cache[NODE_1].State = I & MemData = AuxData -> Cache[NODE_1].State != E
rule_8146: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8147: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8148: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8149: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8150: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8151: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8152: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8153: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8154: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8155: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8156: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> MemData = AuxData
rule_8157: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8158: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8159: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8160: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
rule_8161: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8162: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8163: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8164: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_8165: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8166: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8167: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8168: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8169: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8170: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8171: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8172: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8173: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_8174: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8175: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8176: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8177: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_8178: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8179: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_8180: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8181: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8182: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8183: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_8184: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_8185: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8186: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_8187: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8188: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
rule_8189: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8190: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8191: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != E
rule_8192: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8193: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8194: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8195: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8196: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8197: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8198: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8199: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8200: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8201: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8202: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_8203: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8204: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_8205: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8206: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8207: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8208: Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8209: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8210: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8211: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8212: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8213: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_8214: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8215: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8216: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_8217: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8218: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8219: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8220: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8221: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8222: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8223: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8224: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8225: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8226: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8227: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8228: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8229: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8230: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8231: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8232: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8233: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8234: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8235: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_8236: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8237: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_8238: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8239: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8240: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8241: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> MemData = AuxData
rule_8242: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_8243: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8244: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8245: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_8246: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8247: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8248: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_8249: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8250: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8251: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8252: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_8253: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8254: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8255: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8256: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8257: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8258: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_8259: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8260: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8261: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8262: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8263: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8264: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8265: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_8266: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_8267: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> MemData = AuxData
rule_8268: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8269: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8270: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8271: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8272: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8273: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8274: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8275: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_8276: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8277: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8278: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8279: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8280: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8281: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8282: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8283: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_8284: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8285: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_8286: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8287: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8288: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8289: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8290: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8291: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_8292: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> MemData = AuxData
rule_8293: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8294: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8295: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8296: CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8297: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_8298: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8299: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8300: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_8301: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_8302: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8303: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_8304: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8305: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8306: CurCmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8307: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8308: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8309: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8310: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8311: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8312: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_8313: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8314: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8315: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8316: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8317: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_8318: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8319: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8320: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8321: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_8322: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8323: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_8324: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8325: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_8326: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_8327: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8328: CurCmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8329: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8330: Cache[NODE_1].State != I & MemData != AuxData -> InvSet[NODE_2] = false
rule_8331: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8332: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_8333: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8334: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8335: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8336: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8337: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8338: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8339: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8340: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8341: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_8342: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8343: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != I
rule_8344: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8345: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8346: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_1].State != E
rule_8347: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> MemData = AuxData
rule_8348: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8349: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8350: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8351: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8352: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8353: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8354: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8355: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_8356: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_8357: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_8358: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8359: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8360: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8361: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_8362: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8363: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8364: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8365: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd = Empty
rule_8366: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8367: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_8368: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8369: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8370: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8371: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8372: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8373: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8374: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8375: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8376: CurCmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_8377: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8378: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8379: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8380: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8381: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8382: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8383: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_2] = false
rule_8384: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8385: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8386: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8387: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != S
rule_8388: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_8389: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8390: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_8391: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8392: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8393: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8394: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8395: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_8396: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8397: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_8398: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
rule_8399: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8400: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8401: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8402: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8403: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8404: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8405: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8406: Cache[NODE_2].State = I & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8407: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_8408: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8409: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8410: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8411: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8412: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8413: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8414: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8415: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8416: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8417: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8418: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8419: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8420: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8421: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8422: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8423: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8424: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8425: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_8426: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8427: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_8428: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8429: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8430: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8431: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8432: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8433: InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8434: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_8435: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8436: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8437: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_8438: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd = Empty
rule_8439: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_8440: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_8441: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_8442: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8443: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8444: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8445: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8446: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8447: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_8448: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8449: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8450: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8451: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8452: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_8453: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8454: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_8455: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_8456: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8457: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8458: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8459: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != E
rule_8460: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8461: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8462: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8463: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8464: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8465: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_8466: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_8467: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_8468: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8469: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8470: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_8471: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8472: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_8473: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8474: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> CurCmd != Empty
rule_8475: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8476: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_8477: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8478: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8479: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8480: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8481: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8482: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8483: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_8484: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_8485: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8486: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8487: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8488: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8489: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8490: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_8491: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8492: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_8493: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_8494: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_8495: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8496: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8497: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8498: Cache[NODE_2].State = I & MemData = AuxData -> Cache[NODE_2].State != S
rule_8499: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8500: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8501: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8502: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_8503: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8504: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8505: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_2] = false
rule_8506: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8507: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8508: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_8509: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8510: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8511: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8512: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_8513: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8514: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8515: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8516: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_8517: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8518: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8519: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8520: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8521: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8522: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8523: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8524: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8525: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8526: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8527: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_8528: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8529: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8530: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_8531: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8532: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8533: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != E
rule_8534: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8535: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8536: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_8537: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> MemData = AuxData
rule_8538: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8539: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_8540: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8541: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8542: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8543: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_8544: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_8545: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8546: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8547: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8548: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_8549: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8550: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8551: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8552: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State = E
rule_8553: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8554: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8555: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8556: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_8557: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8558: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8559: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8560: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> MemData = AuxData
rule_8561: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8562: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd != Empty
rule_8563: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> MemData = AuxData
rule_8564: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != E
rule_8565: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8566: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8567: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8568: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8569: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8570: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_8571: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8572: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8573: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8574: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8575: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8576: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8577: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8578: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8579: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8580: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8581: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8582: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_8583: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8584: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8585: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8586: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8587: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8588: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8589: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8590: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8591: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8592: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_8593: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_8594: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8595: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_8596: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8597: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_8598: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_1] = false
rule_8599: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_8600: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8601: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8602: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8603: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8604: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8605: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8606: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd = GntS
rule_8607: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_8608: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8609: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8610: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8611: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8612: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8613: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8614: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8615: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8616: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8617: Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
rule_8618: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_8619: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8620: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8621: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8622: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8623: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_8624: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8625: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8626: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8627: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8628: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8629: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8630: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_8631: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8632: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8633: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_8634: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8635: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8636: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8637: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8638: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8639: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8640: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8641: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8642: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8643: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != E
rule_8644: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> MemData = AuxData
rule_8645: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8646: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8647: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8648: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8649: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_8650: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_8651: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_8652: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_8653: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8654: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_8655: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8656: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8657: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8658: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8659: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8660: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8661: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8662: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8663: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8664: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8665: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State = I
rule_8666: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8667: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8668: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8669: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> CurCmd != Empty
rule_8670: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8671: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8672: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_8673: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_8674: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8675: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8676: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8677: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8678: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8679: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8680: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_8681: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8682: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8683: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8684: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8685: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_8686: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8687: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_8688: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8689: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8690: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8691: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8692: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != I
rule_8693: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_8694: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8695: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8696: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8697: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8698: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8699: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8700: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8701: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8702: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8703: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_8704: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8705: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
rule_8706: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> MemData = AuxData
rule_8707: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8708: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8709: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
rule_8710: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_8711: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_8712: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8713: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8714: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_8715: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8716: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8717: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8718: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8719: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8720: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8721: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8722: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8723: Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8724: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8725: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> MemData = AuxData
rule_8726: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_2].State != E
rule_8727: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8728: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8729: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8730: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8731: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8732: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8733: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8734: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8735: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_8736: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8737: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_8738: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8739: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8740: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
rule_8741: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_8742: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8743: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8744: Cache[NODE_1].State = I & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8745: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8746: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8747: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8748: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8749: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8750: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8751: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8752: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8753: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8754: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8755: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8756: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8757: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
rule_8758: CurCmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8759: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_8760: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_8761: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_8762: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8763: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8764: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8765: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> CurCmd != Empty
rule_8766: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8767: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8768: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8769: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> MemData = AuxData
rule_8770: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8771: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8772: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8773: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8774: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8775: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8776: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8777: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8778: Cache[NODE_1].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8779: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != I
rule_8780: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> MemData = AuxData
rule_8781: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8782: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != S
rule_8783: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8784: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8785: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8786: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8787: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8788: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8789: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_8790: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8791: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8792: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8793: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8794: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8795: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8796: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8797: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8798: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8799: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8800: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8801: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8802: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8803: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8804: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8805: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8806: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8807: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8808: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_8809: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8810: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8811: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8812: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8813: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8814: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8815: Chan1[NODE_2].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8816: Cache[NODE_1].State != I & MemData != AuxData -> InvSet[NODE_2] = false
rule_8817: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8818: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8819: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8820: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8821: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8822: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8823: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8824: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8825: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_8826: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_8827: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8828: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8829: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_8830: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8831: Cache[NODE_2].State != I & MemData != AuxData -> InvSet[NODE_1] = false
rule_8832: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8833: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8834: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8835: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8836: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8837: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8838: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8839: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8840: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8841: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8842: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8843: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8844: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8845: CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8846: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8847: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8848: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8849: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8850: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8851: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8852: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8853: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8854: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8855: MemData != AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_8856: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8857: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_8858: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8859: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_8860: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8861: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != E
rule_8862: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8863: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_8864: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8865: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_8866: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8867: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8868: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8869: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8870: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8871: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8872: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
rule_8873: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8874: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8875: Cache[NODE_2].State != I & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8876: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8877: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8878: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8879: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8880: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8881: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8882: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8883: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8884: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_8885: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8886: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8887: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8888: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_8889: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_8890: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8891: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8892: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8893: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State = I
rule_8894: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8895: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_8896: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8897: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8898: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8899: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8900: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8901: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ExGntd = false
rule_8902: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8903: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8904: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_8905: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8906: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8907: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_8908: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_8909: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8910: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8911: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8912: Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
rule_8913: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> MemData = AuxData
rule_8914: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_8915: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8916: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8917: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8918: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8919: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_8920: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8921: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8922: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8923: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8924: Cache[NODE_2].State != I & MemData != AuxData -> InvSet[NODE_1] = false
rule_8925: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8926: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8927: MemData != AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_8928: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8929: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8930: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8931: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8932: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_8933: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != S
rule_8934: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8935: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8936: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8937: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_8938: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_8939: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8940: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8941: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8942: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8943: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8944: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8945: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8946: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8947: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8948: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8949: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_8950: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8951: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8952: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8953: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_8954: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_8955: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_8956: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> MemData = AuxData
rule_8957: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8958: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
rule_8959: Cache[NODE_2].State != I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8960: InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8961: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
rule_8962: Cache[NODE_1].State = I & MemData = AuxData -> Cache[NODE_1].State != S
rule_8963: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8964: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8965: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8966: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8967: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8968: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_8969: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8970: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_8971: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8972: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8973: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8974: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8975: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8976: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_8977: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8978: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8979: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8980: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8981: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_8982: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_8983: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8984: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8985: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8986: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8987: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8988: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8989: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8990: Cache[NODE_2].State != I & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8991: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_8992: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8993: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> MemData = AuxData
rule_8994: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8995: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_8996: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8997: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8998: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8999: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_9000: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_9001: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9002: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9003: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_9004: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9005: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != S
rule_9006: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_9007: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9008: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_9009: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9010: ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9011: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9012: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_9013: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_9014: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_9015: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_9016: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_9017: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_9018: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9019: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9020: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_9021: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9022: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9023: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
rule_9024: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9025: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_9026: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9027: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> MemData = AuxData
rule_9028: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_9029: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9030: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9031: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = true
rule_9032: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9033: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_9034: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9035: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_9036: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9037: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_9038: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_9039: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9040: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_9041: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
rule_9042: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_1] = false
rule_9043: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9044: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9045: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9046: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9047: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9048: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9049: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9050: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> MemData = AuxData
rule_9051: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9052: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9053: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_9054: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9055: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9056: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9057: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> MemData = AuxData
rule_9058: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9059: Cache[NODE_2].State != I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9060: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9061: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_9062: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9063: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9064: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_9065: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9066: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9067: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9068: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9069: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_9070: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9071: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9072: Cache[NODE_2].State = I & MemData = AuxData -> Cache[NODE_2].State != E
rule_9073: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9074: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9075: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_9076: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd != Empty
rule_9077: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9078: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != E
rule_9079: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9080: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_9081: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_9082: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9083: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9084: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9085: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9086: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9087: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != S
rule_9088: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9089: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9090: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9091: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9092: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9093: Cache[NODE_1].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9094: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9095: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_9096: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_9097: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9098: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9099: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9100: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9101: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_9102: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9103: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9104: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_9105: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9106: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_9107: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_9108: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
rule_9109: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9110: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_9111: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9112: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9113: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9114: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9115: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_9116: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_9117: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_9118: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9119: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9120: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_9121: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9122: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9123: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_9124: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9125: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = true
rule_9126: CurCmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9127: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ExGntd = false
rule_9128: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9129: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9130: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9131: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9132: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9133: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9134: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9135: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_9136: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9137: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9138: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9139: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9140: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9141: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9142: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9143: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9144: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9145: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9146: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9147: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9148: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_9149: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9150: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9151: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9152: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9153: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9154: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9155: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_9156: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9157: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9158: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9159: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> CurCmd != Empty
rule_9160: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9161: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_9162: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9163: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_9164: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9165: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != E
rule_9166: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9167: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9168: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9169: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9170: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9171: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_9172: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9173: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9174: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9175: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9176: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9177: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9178: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9179: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_9180: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9181: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_9182: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_9183: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_9184: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_9185: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9186: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9187: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9188: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9189: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_9190: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_9191: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_9192: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_2] = false
rule_9193: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9194: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9195: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9196: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9197: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9198: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9199: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_9200: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_9201: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> MemData = AuxData
rule_9202: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9203: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9204: CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9205: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_9206: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_9207: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Data = AuxData
rule_9208: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9209: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9210: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9211: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9212: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_9213: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9214: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9215: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9216: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9217: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9218: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_9219: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9220: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9221: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9222: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9223: CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9224: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_9225: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_9226: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_9227: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9228: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9229: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9230: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9231: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9232: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9233: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9234: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9235: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9236: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9237: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9238: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9239: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_9240: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9241: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9242: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9243: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9244: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9245: Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9246: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9247: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9248: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9249: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State = I
rule_9250: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_9251: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9252: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9253: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9254: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9255: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9256: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9257: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9258: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9259: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_9260: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_9261: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9262: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9263: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9264: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> MemData = AuxData
rule_9265: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
rule_9266: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9267: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9268: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9269: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9270: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9271: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9272: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9273: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9274: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9275: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9276: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9277: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9278: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_9279: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9280: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9281: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9282: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9283: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9284: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9285: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9286: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_9287: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9288: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9289: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_9290: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9291: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9292: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9293: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9294: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9295: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9296: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9297: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9298: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9299: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9300: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
rule_9301: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> MemData = AuxData
rule_9302: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9303: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9304: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9305: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9306: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9307: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9308: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_9309: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9310: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9311: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9312: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9313: Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9314: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9315: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9316: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9317: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9318: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9319: Cache[NODE_1].State != I & MemData = AuxData -> Cache[NODE_2].State != E
rule_9320: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9321: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9322: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_9323: CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9324: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9325: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9326: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_9327: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9328: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9329: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9330: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9331: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9332: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9333: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> CurCmd != Empty
rule_9334: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9335: MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_9336: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != E
rule_9337: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9338: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_9339: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9340: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
rule_9341: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
rule_9342: Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9343: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_9344: CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9345: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_9346: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9347: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9348: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9349: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9350: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_9351: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9352: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_9353: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9354: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9355: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9356: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9357: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_9358: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9359: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_9360: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9361: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9362: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9363: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9364: CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_9365: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9366: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9367: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9368: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
rule_9369: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9370: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> MemData = AuxData
rule_9371: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_9372: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9373: CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_9374: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9375: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9376: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9377: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9378: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9379: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9380: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9381: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
rule_9382: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9383: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9384: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9385: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9386: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9387: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9388: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9389: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9390: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != I
rule_9391: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9392: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9393: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9394: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9395: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9396: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9397: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9398: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9399: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9400: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9401: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9402: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9403: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9404: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9405: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9406: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9407: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9408: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_9409: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9410: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9411: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9412: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
rule_9413: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
rule_9414: CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_9415: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_9416: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9417: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9418: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> MemData = AuxData
rule_9419: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9420: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9421: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9422: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9423: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9424: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9425: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9426: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9427: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9428: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9429: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9430: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9431: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9432: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9433: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9434: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_9435: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_9436: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9437: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_9438: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9439: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_9440: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_9441: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_9442: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9443: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9444: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_9445: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_9446: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9447: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9448: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_9449: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9450: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_9451: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9452: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9453: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9454: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9455: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9456: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_9457: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9458: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9459: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9460: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9461: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_9462: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9463: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9464: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
rule_9465: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9466: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_9467: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9468: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9469: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9470: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> CurCmd != Empty
rule_9471: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9472: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9473: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9474: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9475: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9476: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_9477: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9478: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9479: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9480: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != S
rule_9481: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
rule_9482: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9483: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9484: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9485: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9486: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9487: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9488: Chan1[NODE_2].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_9489: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9490: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9491: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9492: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9493: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9494: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_9495: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> MemData = AuxData
rule_9496: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
rule_9497: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9498: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9499: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_9500: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_9501: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_9502: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9503: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9504: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9505: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9506: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9507: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_9508: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9509: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9510: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9511: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_9512: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9513: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9514: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_9515: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9516: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9517: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_9518: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9519: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9520: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9521: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_9522: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9523: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_9524: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9525: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9526: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9527: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9528: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9529: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9530: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9531: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9532: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9533: Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9534: Cache[NODE_2].State != I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9535: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9536: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9537: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9538: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_9539: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9540: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State = S
rule_9541: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_9542: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9543: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9544: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9545: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
rule_9546: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_9547: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9548: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_9549: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9550: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9551: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9552: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9553: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9554: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9555: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9556: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9557: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9558: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_9559: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9560: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9561: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9562: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_9563: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_9564: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9565: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9566: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_9567: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_9568: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9569: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != Empty
rule_9570: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9571: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9572: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9573: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9574: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9575: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9576: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_9577: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9578: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_9579: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9580: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_9581: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9582: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9583: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9584: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_9585: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9586: Cache[NODE_1].State != I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9587: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_9588: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_9589: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9590: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9591: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9592: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9593: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_9594: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_9595: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_9596: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> MemData = AuxData
rule_9597: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9598: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9599: Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9600: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9601: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9602: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9603: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9604: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9605: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9606: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9607: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9608: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9609: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9610: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9611: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_9612: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_9613: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_9614: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_9615: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_9616: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9617: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9618: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9619: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9620: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_9621: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9622: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9623: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9624: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9625: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9626: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9627: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9628: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9629: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9630: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9631: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9632: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9633: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9634: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9635: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9636: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_9637: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> MemData = AuxData
rule_9638: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9639: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9640: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9641: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9642: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_9643: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9644: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9645: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9646: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9647: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9648: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9649: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9650: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9651: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9652: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_9653: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_9654: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_9655: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9656: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_9657: Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9658: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> MemData = AuxData
rule_9659: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_9660: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9661: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9662: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9663: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9664: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_9665: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9666: CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9667: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9668: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_9669: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9670: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9671: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9672: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9673: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9674: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9675: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9676: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State = E
rule_9677: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_9678: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9679: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_2] = false
rule_9680: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9681: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9682: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9683: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9684: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9685: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9686: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9687: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_9688: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9689: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9690: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9691: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> InvSet[NODE_2] = false
rule_9692: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9693: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_9694: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9695: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9696: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9697: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9698: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9699: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9700: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9701: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9702: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9703: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9704: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9705: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9706: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9707: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9708: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_9709: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9710: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_9711: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9712: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9713: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9714: CurCmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_9715: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_9716: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9717: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9718: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9719: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9720: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_9721: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9722: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9723: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9724: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9725: Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9726: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_9727: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9728: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9729: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9730: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9731: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9732: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9733: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_9734: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9735: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9736: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9737: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9738: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9739: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9740: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9741: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9742: Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9743: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_9744: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9745: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_9746: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9747: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9748: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9749: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9750: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_9751: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9752: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9753: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_9754: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9755: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9756: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9757: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_9758: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9759: Cache[NODE_2].State != I & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_9760: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_9761: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_9762: Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9763: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9764: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9765: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9766: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9767: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_9768: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9769: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9770: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9771: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9772: Cache[NODE_2].State != I & MemData = AuxData -> Cache[NODE_1].State != E
rule_9773: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9774: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9775: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9776: Cache[NODE_2].State != I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9777: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9778: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_9779: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9780: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9781: Cache[NODE_2].State != I & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9782: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9783: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_9784: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9785: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9786: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9787: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9788: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9789: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> MemData = AuxData
rule_9790: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_9791: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9792: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9793: CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_9794: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_9795: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != S
rule_9796: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9797: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_9798: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9799: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_9800: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_9801: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9802: Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9803: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> MemData = AuxData
rule_9804: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9805: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9806: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9807: CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_9808: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_9809: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_9810: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_9811: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9812: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9813: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9814: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9815: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State = I
rule_9816: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != E
rule_9817: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9818: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9819: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9820: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9821: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9822: Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9823: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_9824: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9825: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9826: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9827: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9828: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9829: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9830: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9831: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9832: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9833: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9834: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9835: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9836: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_9837: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> InvSet[NODE_2] = false
rule_9838: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9839: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9840: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != Empty
rule_9841: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9842: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9843: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9844: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
rule_9845: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9846: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_9847: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9848: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9849: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9850: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_9851: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9852: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_9853: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9854: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_9855: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_9856: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9857: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9858: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9859: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9860: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9861: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9862: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_9863: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_9864: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_9865: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9866: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9867: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9868: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9869: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9870: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_9871: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_9872: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9873: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9874: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9875: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_9876: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_9877: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State = I
rule_9878: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
rule_9879: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9880: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9881: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9882: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_9883: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9884: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9885: ExGntd = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9886: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9887: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9888: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_9889: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9890: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_9891: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
rule_9892: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
rule_9893: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9894: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
rule_9895: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9896: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9897: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9898: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9899: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_9900: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_9901: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9902: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_9903: Cache[NODE_1].State != I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9904: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9905: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9906: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9907: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9908: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9909: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9910: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9911: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9912: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9913: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9914: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9915: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9916: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9917: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9918: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9919: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_9920: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_9921: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_9922: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_9923: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9924: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9925: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9926: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9927: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9928: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_9929: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9930: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9931: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9932: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9933: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9934: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9935: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9936: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
rule_9937: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
rule_9938: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_9939: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_9940: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_9941: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9942: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_9943: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9944: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9945: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_9946: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9947: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9948: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9949: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9950: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9951: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9952: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9953: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9954: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9955: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_1] = false
rule_9956: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9957: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9958: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9959: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9960: Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9961: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9962: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_9963: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9964: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9965: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9966: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_9967: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State = E
rule_9968: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9969: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9970: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9971: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9972: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9973: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_9974: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9975: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9976: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9977: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9978: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9979: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9980: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9981: Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9982: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_9983: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_9984: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9985: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9986: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9987: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_9988: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9989: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9990: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9991: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9992: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9993: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9994: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9995: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9996: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
rule_9997: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_9998: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd != Empty
rule_9999: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10000: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_10001: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
rule_10002: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10003: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10004: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10005: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10006: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10007: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_10008: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_10009: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Cmd != Empty
rule_10010: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10011: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
rule_10012: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10013: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10014: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_10015: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_10016: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10017: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10018: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_10019: Cache[NODE_2].State = S & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10020: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_10021: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> MemData = AuxData
rule_10022: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_10023: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_10024: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_10025: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10026: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10027: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_10028: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_10029: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_10030: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10031: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10032: ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10033: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10034: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_10035: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != Empty
rule_10036: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10037: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10038: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10039: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10040: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10041: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_10042: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10043: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10044: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_10045: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10046: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10047: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10048: CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10049: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_10050: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_10051: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_10052: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_10053: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10054: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10055: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10056: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10057: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_10058: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10059: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10060: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_10061: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_10062: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10063: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10064: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_10065: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10066: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_10067: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10068: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10069: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10070: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_10071: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10072: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10073: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10074: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10075: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10076: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
rule_10077: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> CurCmd != Empty
rule_10078: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10079: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10080: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_10081: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10082: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_10083: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_10084: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_10085: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd != Empty
rule_10086: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10087: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10088: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_10089: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10090: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10091: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10092: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_10093: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_10094: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10095: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_10096: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10097: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State = S
rule_10098: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].Data = AuxData
rule_10099: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_10100: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_10101: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10102: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_10103: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_10104: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10105: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_10106: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_10107: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10108: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10109: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10110: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10111: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10112: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_10113: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_10114: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10115: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
rule_10116: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_10117: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10118: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_10119: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10120: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_10121: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10122: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10123: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_10124: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10125: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10126: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10127: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10128: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_10129: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_1] = false
rule_10130: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10131: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_10132: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_10133: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10134: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10135: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10136: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10137: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_10138: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_10139: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_10140: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10141: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10142: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10143: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10144: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10145: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_10146: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10147: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_10148: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_10149: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_10150: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10151: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10152: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_10153: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10154: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10155: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10156: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10157: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10158: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10159: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10160: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10161: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10162: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10163: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10164: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State = I
rule_10165: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_10166: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10167: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State = I
rule_10168: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_10169: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10170: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10171: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10172: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10173: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10174: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10175: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10176: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_10177: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_10178: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_10179: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10180: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10181: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10182: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10183: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10184: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_10185: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10186: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10187: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_10188: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_10189: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10190: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10191: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10192: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10193: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10194: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
rule_10195: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
rule_10196: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10197: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10198: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10199: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10200: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10201: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_10202: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10203: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10204: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10205: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != E
rule_10206: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10207: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10208: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10209: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10210: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10211: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10212: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10213: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != E
rule_10214: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_10215: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10216: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_10217: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10218: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_10219: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10220: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10221: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10222: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10223: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10224: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10225: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10226: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10227: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10228: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10229: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10230: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10231: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_10232: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10233: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10234: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10235: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10236: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_10237: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10238: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10239: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_10240: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_10241: Chan3[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10242: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10243: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10244: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10245: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10246: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10247: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10248: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_10249: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10250: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10251: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> InvSet[NODE_2] = true
rule_10252: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> InvSet[NODE_2] = true
rule_10253: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10254: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10255: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10256: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10257: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10258: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10259: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10260: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10261: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10262: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10263: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10264: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10265: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10266: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10267: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10268: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10269: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_10270: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_10271: Cache[NODE_2].State != I & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
rule_10272: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_10273: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10274: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10275: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10276: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10277: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10278: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10279: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10280: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10281: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10282: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10283: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10284: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10285: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10286: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10287: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10288: Cache[NODE_2].State != I & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10289: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_10290: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10291: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10292: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_10293: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10294: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10295: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10296: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10297: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10298: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_10299: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10300: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_10301: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10302: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10303: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10304: MemData = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10305: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10306: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10307: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10308: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10309: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10310: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10311: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10312: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10313: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_10314: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10315: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_10316: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10317: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10318: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10319: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10320: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10321: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10322: Cache[NODE_2].State != S & MemData != AuxData -> Cache[NODE_1].State != S
rule_10323: Cache[NODE_1].State != S & MemData != AuxData -> Cache[NODE_2].State != S
rule_10324: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10325: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10326: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10327: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_10328: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_10329: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10330: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10331: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10332: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_10333: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10334: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10335: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10336: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_10337: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10338: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10339: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10340: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10341: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10342: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10343: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_10344: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_10345: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_10346: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10347: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10348: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10349: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10350: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10351: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10352: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10353: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10354: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_10355: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10356: Cache[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10357: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10358: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd = GntS
rule_10359: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10360: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
rule_10361: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10362: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10363: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10364: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10365: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_10366: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_10367: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10368: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10369: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10370: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10371: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_10372: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10373: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10374: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10375: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10376: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_10377: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10378: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10379: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10380: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10381: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10382: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10383: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10384: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10385: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10386: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10387: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10388: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10389: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_10390: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10391: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10392: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10393: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10394: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> MemData = AuxData
rule_10395: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10396: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = false
rule_10397: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_10398: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10399: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_10400: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10401: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10402: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_10403: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10404: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10405: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10406: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10407: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10408: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10409: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10410: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10411: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10412: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10413: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10414: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_10415: Cache[NODE_1].State != I & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10416: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10417: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10418: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_2].State != S
rule_10419: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10420: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10421: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10422: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10423: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10424: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10425: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_10426: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10427: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10428: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10429: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10430: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10431: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10432: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_10433: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_10434: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_10435: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_10436: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_10437: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10438: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10439: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10440: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10441: CurCmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10442: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10443: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10444: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10445: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10446: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10447: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10448: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_10449: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10450: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_10451: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10452: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_10453: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10454: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10455: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10456: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10457: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10458: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10459: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10460: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10461: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10462: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10463: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10464: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10465: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10466: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10467: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10468: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10469: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10470: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10471: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10472: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10473: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10474: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10475: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_10476: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10477: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_10478: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10479: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10480: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10481: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10482: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10483: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_10484: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10485: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10486: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10487: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10488: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10489: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_10490: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10491: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10492: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10493: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10494: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10495: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10496: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10497: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10498: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10499: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_10500: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10501: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10502: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_10503: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10504: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10505: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10506: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_10507: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10508: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10509: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10510: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10511: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_10512: MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_10513: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> MemData = AuxData
rule_10514: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10515: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10516: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10517: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10518: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_10519: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10520: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10521: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10522: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10523: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10524: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10525: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10526: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10527: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10528: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10529: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10530: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10531: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_10532: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10533: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10534: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10535: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10536: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10537: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10538: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10539: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10540: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10541: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10542: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10543: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10544: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10545: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10546: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10547: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_10548: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd = GntS
rule_10549: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_10550: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10551: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10552: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10553: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10554: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10555: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10556: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10557: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10558: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10559: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_10560: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_10561: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_10562: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10563: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10564: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10565: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_10566: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_10567: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_10568: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State != S
rule_10569: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10570: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10571: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10572: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10573: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10574: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_10575: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10576: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10577: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10578: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10579: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10580: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10581: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = false
rule_10582: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_10583: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10584: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10585: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10586: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_10587: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10588: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10589: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10590: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10591: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_10592: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10593: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10594: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10595: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10596: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_10597: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10598: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_10599: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10600: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10601: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10602: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10603: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10604: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10605: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_10606: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10607: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10608: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10609: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_10610: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10611: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10612: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10613: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10614: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_10615: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_10616: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_10617: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10618: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10619: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_10620: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10621: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10622: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10623: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_10624: CurCmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_10625: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10626: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10627: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10628: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10629: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_10630: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_10631: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10632: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10633: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10634: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10635: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10636: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10637: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10638: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10639: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10640: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_10641: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10642: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_10643: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10644: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10645: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10646: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10647: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10648: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10649: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10650: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10651: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_10652: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10653: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10654: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_10655: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10656: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10657: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10658: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10659: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10660: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_10661: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10662: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10663: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10664: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10665: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10666: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10667: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10668: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_10669: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_10670: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10671: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10672: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10673: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_10674: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_10675: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10676: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10677: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10678: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10679: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_10680: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_10681: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10682: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10683: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10684: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10685: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10686: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10687: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10688: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_10689: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10690: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10691: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10692: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10693: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10694: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10695: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10696: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_10697: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10698: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_10699: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10700: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10701: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10702: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10703: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10704: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10705: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10706: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != I
rule_10707: ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_10708: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10709: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10710: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_10711: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_10712: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10713: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10714: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10715: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10716: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10717: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_10718: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10719: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10720: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10721: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10722: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10723: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10724: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10725: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_10726: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_10727: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10728: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10729: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10730: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10731: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10732: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10733: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10734: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_10735: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10736: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10737: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10738: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10739: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10740: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10741: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != S
rule_10742: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_10743: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10744: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10745: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10746: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10747: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_10748: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10749: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10750: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10751: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10752: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_10753: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10754: Cache[NODE_1].State != I & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10755: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10756: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10757: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10758: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10759: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10760: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_10761: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan3[NODE_2].Cmd != Empty
rule_10762: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10763: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10764: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10765: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_10766: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10767: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10768: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10769: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_10770: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10771: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10772: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10773: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10774: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10775: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10776: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10777: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_10778: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10779: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10780: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10781: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10782: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10783: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10784: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10785: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10786: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10787: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10788: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10789: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10790: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10791: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_10792: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_10793: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10794: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_10795: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10796: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10797: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10798: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_10799: Chan1[NODE_1].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_10800: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10801: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10802: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10803: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10804: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10805: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10806: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10807: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10808: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10809: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10810: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10811: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_10812: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10813: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10814: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10815: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10816: Chan1[NODE_2].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_10817: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10818: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != I
rule_10819: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_10820: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10821: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10822: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10823: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_10824: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10825: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10826: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10827: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10828: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10829: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10830: MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_10831: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_10832: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10833: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10834: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10835: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_10836: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10837: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10838: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10839: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10840: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_10841: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_10842: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10843: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10844: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_2].State != E
rule_10845: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_10846: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_10847: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10848: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10849: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10850: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10851: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10852: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_10853: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_10854: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10855: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != S
rule_10856: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10857: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10858: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_10859: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10860: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10861: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10862: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_10863: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_10864: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10865: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10866: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10867: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10868: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
rule_10869: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
rule_10870: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10871: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10872: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10873: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10874: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10875: Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_10876: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10877: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10878: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10879: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10880: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10881: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10882: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10883: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10884: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10885: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10886: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_10887: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_10888: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10889: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10890: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10891: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10892: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_10893: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10894: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10895: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10896: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10897: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10898: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10899: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10900: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_10901: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10902: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10903: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10904: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10905: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10906: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_10907: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10908: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10909: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_10910: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10911: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10912: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10913: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10914: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10915: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10916: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10917: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10918: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10919: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10920: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10921: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10922: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10923: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10924: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10925: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10926: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10927: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_10928: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10929: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10930: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10931: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10932: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10933: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State = I
rule_10934: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10935: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10936: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10937: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_10938: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10939: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_10940: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
rule_10941: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan3[NODE_1].Cmd != Empty
rule_10942: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10943: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10944: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_10945: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10946: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10947: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_10948: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10949: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_10950: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
rule_10951: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
rule_10952: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10953: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10954: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10955: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10956: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10957: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10958: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10959: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10960: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10961: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10962: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10963: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10964: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10965: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10966: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_10967: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_10968: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10969: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10970: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_10971: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10972: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10973: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10974: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10975: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_10976: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10977: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10978: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10979: Cache[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10980: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10981: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10982: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10983: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10984: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10985: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10986: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_10987: MemData = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10988: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10989: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10990: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_10991: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10992: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10993: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10994: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10995: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> MemData = AuxData
rule_10996: Chan3[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10997: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10998: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10999: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_11000: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_11001: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11002: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_11003: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11004: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11005: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11006: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != I
rule_11007: Cache[NODE_1].State != I & CurCmd = Empty -> Cache[NODE_1].Data = AuxData
rule_11008: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11009: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_11010: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11011: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_11012: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11013: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11014: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11015: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11016: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11017: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ExGntd = false
rule_11018: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11019: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11020: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_11021: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_11022: CurCmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_11023: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_11024: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11025: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11026: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11027: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_11028: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11029: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11030: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11031: Chan1[NODE_1].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_11032: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_11033: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11034: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11035: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11036: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11037: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11038: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_11039: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11040: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11041: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11042: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_11043: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_11044: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_11045: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11046: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11047: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_11048: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11049: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_11050: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_11051: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11052: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11053: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11054: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_11055: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11056: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11057: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11058: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_11059: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11060: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11061: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_11062: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11063: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11064: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11065: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11066: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11067: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11068: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11069: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11070: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11071: Cache[NODE_1].State != I & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11072: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_11073: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State = I
rule_11074: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11075: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11076: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11077: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11078: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11079: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11080: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11081: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_11082: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11083: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11084: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11085: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11086: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11087: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11088: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11089: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_11090: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd != Empty
rule_11091: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_11092: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11093: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11094: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_11095: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11096: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11097: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11098: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11099: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11100: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_11101: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> MemData = AuxData
rule_11102: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_11103: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11104: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_11105: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11106: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_11107: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> MemData = AuxData
rule_11108: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11109: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_11110: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11111: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11112: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11113: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
rule_11114: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan3[NODE_1].Cmd != Empty
rule_11115: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11116: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11117: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_11118: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11119: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_11120: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11121: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11122: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11123: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11124: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_11125: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11126: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_11127: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11128: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11129: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_11130: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_11131: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_11132: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11133: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11134: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11135: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11136: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11137: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11138: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11139: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11140: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11141: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_11142: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11143: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11144: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_11145: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11146: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11147: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_11148: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_11149: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11150: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11151: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11152: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11153: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11154: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_11155: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_11156: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_11157: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11158: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11159: CurCmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_11160: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> MemData = AuxData
rule_11161: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11162: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11163: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11164: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_11165: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11166: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11167: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_11168: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_11169: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11170: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11171: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11172: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_11173: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11174: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_11175: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11176: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_11177: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11178: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_11179: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_11180: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_11181: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11182: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_11183: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_11184: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_11185: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11186: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11187: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11188: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_11189: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11190: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11191: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11192: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11193: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_11194: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11195: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11196: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_11197: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_11198: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11199: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_11200: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_11201: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_11202: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11203: Cache[NODE_2].State != I & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_11204: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_11205: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11206: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11207: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11208: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11209: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11210: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11211: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11212: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_11213: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11214: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11215: Cache[NODE_2].State != I & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11216: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11217: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11218: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11219: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11220: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_11221: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11222: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11223: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11224: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11225: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11226: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11227: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11228: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11229: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11230: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_11231: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11232: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11233: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11234: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11235: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11236: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd = GntS
rule_11237: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
rule_11238: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11239: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11240: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11241: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_11242: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11243: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11244: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11245: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11246: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11247: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11248: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_11249: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_11250: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_11251: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11252: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11253: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_11254: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11255: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11256: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11257: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_11258: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11259: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11260: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_11261: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_11262: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_11263: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11264: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11265: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_11266: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11267: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11268: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11269: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11270: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11271: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_11272: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11273: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11274: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_11275: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_11276: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11277: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11278: ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_11279: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan3[NODE_2].Cmd != Empty
rule_11280: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_11281: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_11282: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_11283: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11284: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_11285: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11286: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11287: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_11288: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11289: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11290: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_11291: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_11292: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11293: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11294: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11295: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11296: Cache[NODE_2].State != I & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11297: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_11298: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11299: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11300: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11301: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_11302: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11303: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_11304: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11305: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11306: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11307: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11308: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11309: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11310: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11311: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11312: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11313: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11314: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11315: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11316: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11317: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != E
rule_11318: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = false
rule_11319: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_11320: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_11321: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11322: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_11323: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11324: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11325: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11326: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11327: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_11328: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11329: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11330: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11331: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_11332: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11333: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_11334: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11335: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11336: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11337: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_11338: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11339: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11340: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11341: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11342: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_11343: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State != S
rule_11344: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11345: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11346: CurCmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_11347: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11348: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_11349: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = false
rule_11350: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_11351: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11352: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11353: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11354: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11355: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11356: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11357: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11358: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11359: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11360: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11361: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_11362: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11363: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11364: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11365: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_11366: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11367: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11368: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_11369: Cache[NODE_2].State != I & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_11370: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_11371: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State != S
rule_11372: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11373: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11374: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11375: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11376: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_11377: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_11378: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11379: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State = I
rule_11380: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11381: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11382: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11383: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_11384: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11385: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_11386: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11387: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11388: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11389: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_11390: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11391: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_11392: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11393: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11394: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11395: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11396: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11397: Cache[NODE_2].State != I & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11398: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11399: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_11400: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_11401: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> MemData = AuxData
rule_11402: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11403: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_11404: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11405: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11406: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_11407: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11408: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_11409: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_11410: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11411: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_11412: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11413: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11414: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11415: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11416: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_11417: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_11418: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11419: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11420: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11421: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11422: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ExGntd = false
rule_11423: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11424: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11425: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11426: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11427: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_11428: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11429: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11430: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11431: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_11432: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
rule_11433: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
rule_11434: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_11435: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11436: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11437: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11438: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11439: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11440: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_11441: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_11442: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_11443: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_11444: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_11445: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11446: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_11447: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11448: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11449: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11450: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11451: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11452: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11453: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11454: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11455: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_11456: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11457: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11458: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11459: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11460: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11461: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_2].State != E
rule_11462: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_11463: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_11464: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_11465: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_11466: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11467: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11468: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11469: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11470: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11471: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11472: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11473: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11474: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11475: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_11476: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11477: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11478: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11479: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11480: Chan1[NODE_2].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_11481: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11482: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_11483: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11484: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11485: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_11486: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11487: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_11488: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_11489: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11490: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11491: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_11492: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11493: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11494: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11495: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11496: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_11497: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11498: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11499: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11500: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11501: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
rule_11502: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11503: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11504: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11505: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11506: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11507: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11508: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_11509: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11510: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11511: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11512: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11513: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11514: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11515: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11516: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_11517: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11518: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11519: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11520: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11521: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11522: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11523: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_11524: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_11525: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11526: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11527: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_11528: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11529: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11530: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11531: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11532: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11533: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11534: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11535: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11536: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11537: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11538: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11539: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11540: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11541: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11542: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_11543: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_11544: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11545: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_11546: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11547: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_11548: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11549: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11550: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11551: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_11552: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11553: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11554: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11555: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11556: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11557: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_11558: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_11559: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_11560: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11561: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11562: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> MemData = AuxData
rule_11563: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11564: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11565: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11566: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11567: Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11568: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> MemData = AuxData
rule_11569: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11570: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11571: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11572: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11573: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11574: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11575: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11576: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11577: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11578: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11579: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_11580: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_11581: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11582: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11583: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11584: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11585: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11586: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_11587: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_11588: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11589: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11590: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11591: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11592: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_11593: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11594: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_11595: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_11596: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11597: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11598: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11599: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11600: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11601: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11602: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_11603: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11604: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != S
rule_11605: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11606: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11607: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11608: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11609: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11610: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_11611: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11612: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11613: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11614: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11615: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11616: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11617: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11618: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11619: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11620: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11621: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11622: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11623: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != S
rule_11624: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_11625: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11626: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11627: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11628: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11629: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_11630: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11631: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11632: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11633: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11634: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11635: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11636: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11637: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_11638: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_11639: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11640: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11641: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11642: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_11643: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11644: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11645: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11646: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_1] = false
rule_11647: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_1] = false
rule_11648: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_11649: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11650: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11651: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11652: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11653: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_11654: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11655: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11656: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11657: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11658: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11659: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11660: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11661: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11662: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11663: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11664: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11665: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11666: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11667: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11668: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11669: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11670: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11671: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11672: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11673: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_11674: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_11675: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11676: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11677: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11678: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11679: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> MemData = AuxData
rule_11680: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11681: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11682: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11683: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11684: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11685: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11686: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11687: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11688: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Inv
rule_11689: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_11690: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11691: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11692: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_11693: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_11694: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11695: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11696: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_11697: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_11698: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_11699: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11700: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11701: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11702: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11703: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_11704: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11705: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11706: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11707: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11708: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11709: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_11710: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11711: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11712: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11713: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11714: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> MemData = AuxData
rule_11715: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11716: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11717: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11718: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11719: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11720: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11721: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11722: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11723: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_11724: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11725: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11726: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11727: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11728: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11729: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11730: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11731: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_11732: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
rule_11733: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11734: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_11735: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11736: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11737: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11738: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11739: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11740: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11741: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11742: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_11743: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11744: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11745: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11746: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11747: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11748: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11749: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11750: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11751: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_11752: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_11753: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11754: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11755: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11756: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11757: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11758: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11759: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11760: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11761: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11762: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_11763: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11764: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_11765: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_11766: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11767: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_11768: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11769: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11770: Chan1[NODE_1].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_11771: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11772: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11773: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_11774: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11775: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_11776: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11777: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11778: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11779: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11780: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_11781: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11782: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11783: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_11784: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11785: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_11786: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_11787: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11788: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11789: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11790: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11791: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_11792: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11793: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
rule_11794: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_11795: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_11796: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State = I
rule_11797: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_11798: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11799: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11800: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11801: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11802: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11803: Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_11804: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11805: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_2] = false
rule_11806: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_2] = false
rule_11807: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11808: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11809: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_11810: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11811: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11812: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11813: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> MemData = AuxData
rule_11814: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11815: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11816: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11817: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11818: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_11819: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_11820: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11821: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11822: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11823: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11824: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11825: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11826: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_11827: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11828: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11829: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11830: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11831: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11832: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11833: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11834: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11835: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11836: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = false
rule_11837: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11838: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11839: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11840: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11841: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11842: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11843: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11844: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11845: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_11846: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11847: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11848: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11849: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11850: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11851: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11852: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11853: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11854: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11855: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = false
rule_11856: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11857: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11858: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11859: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11860: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11861: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11862: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11863: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11864: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11865: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11866: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11867: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11868: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11869: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_11870: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11871: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = false
rule_11872: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11873: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11874: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11875: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11876: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_11877: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11878: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_11879: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11880: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11881: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11882: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11883: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_11884: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11885: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11886: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11887: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11888: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11889: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11890: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11891: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_11892: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11893: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11894: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11895: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11896: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11897: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11898: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11899: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != E
rule_11900: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11901: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11902: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11903: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> MemData = AuxData
rule_11904: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11905: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11906: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11907: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_11908: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11909: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11910: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11911: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11912: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_11913: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11914: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11915: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_11916: CurCmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_11917: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_11918: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11919: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11920: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11921: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11922: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11923: Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11924: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_11925: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11926: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11927: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11928: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11929: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11930: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_11931: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_11932: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11933: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11934: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11935: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11936: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11937: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11938: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11939: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11940: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11941: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11942: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_11943: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11944: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11945: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11946: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11947: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11948: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11949: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11950: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11951: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11952: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11953: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11954: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11955: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11956: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11957: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11958: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11959: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11960: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11961: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11962: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11963: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11964: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11965: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11966: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11967: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11968: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11969: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11970: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_11971: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11972: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11973: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11974: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11975: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11976: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11977: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11978: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_11979: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_11980: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11981: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11982: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11983: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11984: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11985: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11986: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11987: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11988: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11989: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_11990: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_11991: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11992: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11993: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11994: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11995: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11996: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11997: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11998: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11999: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12000: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
rule_12001: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
rule_12002: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12003: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12004: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12005: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12006: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
rule_12007: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12008: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12009: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12010: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12011: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12012: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12013: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_12014: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12015: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12016: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12017: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12018: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12019: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12020: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12021: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12022: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12023: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12024: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12025: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12026: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12027: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12028: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12029: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12030: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12031: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12032: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12033: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_12034: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12035: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12036: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_12037: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_12038: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12039: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12040: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12041: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12042: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12043: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12044: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12045: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12046: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12047: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12048: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12049: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = E
rule_12050: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12051: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12052: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12053: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12054: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12055: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_12056: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_12057: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_12058: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_12059: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12060: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12061: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12062: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != E
rule_12063: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_12064: Chan1[NODE_1].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_12065: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12066: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12067: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12068: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_12069: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12070: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_12071: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12072: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12073: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12074: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_12075: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12076: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12077: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12078: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != E
rule_12079: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12080: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_12081: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12082: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12083: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12084: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12085: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12086: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12087: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Data = AuxData
rule_12088: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_12089: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12090: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12091: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12092: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12093: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_12094: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12095: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_12096: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12097: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_12098: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> MemData = AuxData
rule_12099: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_12100: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12101: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12102: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_12103: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12104: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State = I
rule_12105: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12106: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_12107: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_12108: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12109: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12110: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12111: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12112: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12113: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12114: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12115: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12116: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12117: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12118: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12119: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12120: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12121: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_12122: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12123: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12124: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12125: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12126: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12127: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_12128: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12129: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_12130: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12131: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12132: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12133: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12134: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_12135: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12136: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12137: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12138: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_12139: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12140: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12141: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12142: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12143: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12144: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12145: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12146: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12147: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12148: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12149: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12150: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12151: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_12152: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12153: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12154: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12155: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12156: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12157: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12158: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12159: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12160: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_12161: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_12162: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12163: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_12164: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12165: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12166: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12167: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12168: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12169: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12170: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12171: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_12172: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_12173: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12174: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12175: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12176: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12177: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12178: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12179: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12180: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12181: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12182: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12183: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12184: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12185: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12186: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12187: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12188: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12189: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12190: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12191: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12192: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12193: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12194: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12195: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12196: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12197: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12198: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_12199: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12200: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_12201: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12202: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12203: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12204: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12205: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12206: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12207: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12208: Chan1[NODE_1].Cmd = Empty & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_12209: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12210: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12211: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12212: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_12213: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12214: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12215: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12216: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12217: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12218: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12219: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12220: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12221: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12222: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12223: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12224: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12225: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12226: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12227: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12228: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_12229: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12230: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_12231: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12232: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12233: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12234: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12235: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12236: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_12237: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12238: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12239: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12240: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_12241: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12242: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12243: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12244: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12245: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12246: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_12247: Chan1[NODE_1].Cmd = Empty & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_12248: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12249: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12250: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12251: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_12252: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_12253: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12254: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12255: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12256: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12257: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12258: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12259: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12260: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_12261: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12262: ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
rule_12263: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12264: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12265: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12266: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12267: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12268: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12269: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12270: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12271: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12272: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_12273: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12274: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12275: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12276: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12277: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_12278: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_12279: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12280: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_12281: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_12282: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12283: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12284: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12285: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12286: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_12287: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12288: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12289: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12290: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12291: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12292: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12293: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_12294: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12295: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12296: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_12297: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12298: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12299: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12300: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12301: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12302: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12303: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Data = AuxData
rule_12304: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12305: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12306: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_12307: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12308: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12309: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12310: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12311: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_12312: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12313: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12314: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12315: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12316: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_12317: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12318: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12319: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_12320: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12321: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12322: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_12323: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_12324: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_12325: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12326: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12327: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> MemData = AuxData
rule_12328: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12329: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12330: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12331: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12332: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12333: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12334: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_12335: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12336: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12337: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12338: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12339: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12340: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12341: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12342: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12343: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_12344: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12345: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12346: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12347: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_12348: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Data = AuxData
rule_12349: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12350: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12351: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12352: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12353: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12354: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12355: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12356: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12357: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12358: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12359: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_12360: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12361: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12362: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12363: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12364: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12365: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12366: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12367: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_12368: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12369: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_12370: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12371: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12372: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_12373: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12374: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12375: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12376: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12377: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12378: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != E
rule_12379: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12380: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_12381: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12382: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State = I
rule_12383: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12384: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12385: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12386: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_12387: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12388: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12389: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12390: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12391: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_12392: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12393: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12394: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12395: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12396: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12397: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12398: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_12399: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12400: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12401: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12402: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12403: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12404: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12405: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12406: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12407: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12408: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12409: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12410: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12411: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_12412: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12413: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12414: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12415: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12416: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12417: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12418: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12419: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12420: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12421: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12422: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12423: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12424: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12425: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12426: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12427: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12428: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_12429: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_12430: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12431: Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_12432: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12433: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12434: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12435: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_12436: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_12437: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12438: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_12439: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_12440: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12441: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12442: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12443: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12444: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_12445: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12446: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State = I
rule_12447: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12448: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_12449: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12450: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12451: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12452: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12453: Cache[NODE_2].State != I & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_12454: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_12455: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12456: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_12457: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12458: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12459: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12460: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12461: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12462: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12463: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12464: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12465: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12466: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12467: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12468: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_12469: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12470: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_12471: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12472: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12473: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12474: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12475: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12476: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12477: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12478: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12479: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12480: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12481: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12482: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12483: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12484: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_12485: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_12486: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_12487: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_12488: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12489: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12490: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12491: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12492: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_12493: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_12494: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12495: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12496: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12497: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_12498: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12499: Chan1[NODE_2].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_12500: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12501: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12502: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_12503: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12504: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12505: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12506: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_12507: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_12508: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12509: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_12510: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12511: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_12512: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12513: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12514: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != S
rule_12515: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12516: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_12517: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12518: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12519: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12520: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12521: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12522: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_12523: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12524: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_12525: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_12526: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12527: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12528: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12529: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12530: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12531: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != Empty
rule_12532: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Inv
rule_12533: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_12534: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12535: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12536: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12537: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_12538: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12539: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12540: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_12541: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12542: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12543: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> MemData = AuxData
rule_12544: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12545: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12546: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12547: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12548: Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12549: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> MemData = AuxData
rule_12550: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12551: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12552: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12553: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12554: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12555: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_12556: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12557: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12558: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12559: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_12560: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12561: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12562: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12563: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12564: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12565: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12566: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12567: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12568: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12569: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_12570: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_12571: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12572: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != S
rule_12573: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12574: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12575: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12576: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12577: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12578: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12579: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_12580: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12581: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12582: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12583: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_12584: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12585: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_12586: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_12587: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12588: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12589: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12590: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
rule_12591: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12592: Chan1[NODE_2].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_12593: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12594: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12595: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> MemData = AuxData
rule_12596: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12597: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12598: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12599: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12600: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = false
rule_12601: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_12602: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_12603: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_12604: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12605: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12606: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12607: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12608: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12609: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12610: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12611: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12612: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12613: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12614: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12615: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12616: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12617: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12618: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12619: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_12620: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12621: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12622: CurCmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_12623: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12624: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12625: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12626: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12627: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12628: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_12629: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_12630: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12631: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12632: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12633: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12634: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12635: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_12636: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12637: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12638: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_12639: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12640: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12641: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12642: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12643: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12644: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12645: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_12646: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12647: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12648: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_12649: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12650: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12651: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12652: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12653: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12654: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_12655: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_12656: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_12657: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_12658: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12659: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12660: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12661: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12662: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12663: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12664: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12665: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_12666: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_12667: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_12668: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != E
rule_12669: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_12670: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12671: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12672: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_12673: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12674: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12675: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12676: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12677: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12678: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12679: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12680: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12681: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12682: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_12683: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_12684: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_12685: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12686: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12687: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_12688: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12689: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12690: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12691: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12692: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12693: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_12694: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12695: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12696: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_12697: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_12698: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_12699: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12700: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12701: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12702: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12703: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12704: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_12705: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12706: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12707: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_12708: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12709: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12710: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12711: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12712: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_12713: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12714: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12715: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12716: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_12717: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_12718: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12719: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_12720: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_12721: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12722: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12723: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12724: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_12725: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12726: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_12727: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12728: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12729: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12730: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12731: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12732: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12733: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12734: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12735: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_12736: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12737: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_12738: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_12739: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12740: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12741: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12742: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_12743: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_12744: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12745: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12746: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_12747: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12748: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12749: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_12750: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_12751: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12752: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12753: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12754: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12755: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12756: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_12757: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12758: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_12759: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12760: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_12761: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_12762: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12763: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_12764: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12765: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12766: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12767: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_12768: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12769: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_12770: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12771: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_12772: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12773: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12774: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12775: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12776: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_12777: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12778: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12779: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12780: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_12781: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12782: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12783: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12784: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12785: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12786: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12787: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_12788: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_12789: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12790: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12791: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12792: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12793: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_12794: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_12795: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_12796: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12797: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_12798: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12799: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12800: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12801: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_12802: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_12803: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_12804: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_12805: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12806: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12807: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12808: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_12809: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12810: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12811: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12812: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_12813: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12814: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_12815: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_12816: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_12817: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State = I
rule_12818: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_12819: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12820: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12821: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12822: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_12823: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_12824: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12825: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12826: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12827: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12828: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12829: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12830: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12831: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12832: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_12833: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_12834: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12835: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12836: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_12837: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12838: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12839: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12840: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12841: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_12842: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12843: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_12844: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_12845: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_12846: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12847: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12848: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12849: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_12850: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_12851: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12852: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12853: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12854: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_12855: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_12856: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_12857: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_12858: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12859: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_12860: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_12861: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12862: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_12863: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12864: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12865: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_12866: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_12867: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12868: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_12869: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12870: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12871: CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
rule_12872: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12873: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12874: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12875: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12876: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12877: MemData != AuxData & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_12878: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_12879: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12880: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12881: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_12882: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_12883: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12884: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12885: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12886: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_12887: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12888: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_12889: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12890: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12891: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12892: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_12893: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_12894: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12895: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12896: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12897: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_12898: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_12899: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12900: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12901: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12902: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_12903: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_12904: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_12905: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12906: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12907: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12908: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12909: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12910: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12911: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12912: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12913: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12914: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12915: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_12916: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12917: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_12918: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12919: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12920: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12921: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_12922: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_12923: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12924: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_12925: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12926: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12927: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12928: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12929: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_12930: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12931: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12932: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_12933: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_12934: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12935: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_12936: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_12937: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_12938: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12939: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12940: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12941: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12942: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12943: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12944: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12945: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12946: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_12947: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_12948: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_12949: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_12950: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12951: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12952: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12953: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12954: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12955: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12956: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12957: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12958: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12959: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_12960: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_12961: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_12962: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_12963: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12964: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12965: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_12966: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12967: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12968: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12969: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12970: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12971: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12972: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12973: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12974: MemData != AuxData & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_12975: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_12976: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12977: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12978: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_12979: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12980: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_12981: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_12982: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12983: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12984: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12985: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_12986: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12987: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_12988: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12989: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12990: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_12991: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_12992: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_12993: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12994: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_12995: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_12996: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12997: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12998: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12999: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13000: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_13001: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_13002: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13003: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_13004: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13005: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13006: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13007: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13008: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13009: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_13010: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13011: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13012: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13013: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13014: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13015: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_13016: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_13017: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13018: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13019: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_13020: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_13021: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13022: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13023: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13024: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13025: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13026: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13027: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_1].Cmd != Empty
rule_13028: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_13029: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13030: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13031: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_13032: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13033: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13034: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13035: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13036: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13037: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13038: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13039: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13040: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13041: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_13042: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13043: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13044: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13045: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
rule_13046: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13047: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_13048: Cache[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13049: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_13050: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13051: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13052: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13053: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13054: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13055: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13056: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13057: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_13058: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13059: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13060: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_13061: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13062: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_13063: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_13064: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13065: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_13066: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13067: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13068: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13069: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13070: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13071: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13072: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13073: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13074: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_13075: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13076: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13077: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13078: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13079: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13080: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13081: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13082: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13083: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_13084: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13085: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13086: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13087: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13088: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13089: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_13090: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13091: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13092: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13093: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13094: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13095: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13096: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13097: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13098: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_13099: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13100: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_13101: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13102: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13103: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13104: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13105: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13106: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13107: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13108: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13109: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13110: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13111: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13112: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13113: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_13114: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13115: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13116: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13117: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13118: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13119: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13120: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13121: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13122: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13123: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13124: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13125: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13126: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13127: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13128: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_13129: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_13130: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13131: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13132: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_13133: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13134: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13135: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_13136: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13137: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13138: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13139: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13140: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13141: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13142: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_13143: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13144: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_13145: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13146: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13147: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13148: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_13149: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_13150: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13151: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13152: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_13153: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13154: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13155: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13156: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13157: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13158: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13159: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13160: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13161: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13162: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_13163: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13164: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Data = AuxData
rule_13165: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_13166: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13167: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13168: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13169: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13170: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13171: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13172: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13173: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13174: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13175: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13176: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13177: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_13178: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_13179: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_13180: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13181: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13182: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13183: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13184: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_13185: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_13186: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13187: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_13188: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13189: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13190: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13191: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13192: Cache[NODE_2].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13193: Cache[NODE_2].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13194: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_13195: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13196: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13197: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_13198: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13199: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13200: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_13201: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13202: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_13203: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13204: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13205: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_13206: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13207: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13208: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13209: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_13210: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13211: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13212: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13213: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13214: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_13215: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13216: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State = I
rule_13217: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_13218: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13219: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13220: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13221: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13222: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13223: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13224: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13225: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13226: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_13227: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13228: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13229: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13230: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13231: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_13232: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13233: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13234: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13235: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13236: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13237: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13238: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13239: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13240: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13241: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13242: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13243: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13244: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_13245: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13246: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13247: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13248: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13249: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13250: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_13251: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_13252: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13253: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13254: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13255: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13256: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13257: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13258: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_13259: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_13260: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13261: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13262: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13263: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_13264: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_13265: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13266: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13267: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13268: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_13269: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13270: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13271: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_13272: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_13273: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13274: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13275: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13276: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_13277: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13278: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13279: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13280: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13281: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13282: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13283: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13284: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13285: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13286: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13287: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_13288: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13289: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13290: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_13291: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13292: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13293: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13294: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13295: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13296: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13297: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_13298: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13299: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13300: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_13301: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_13302: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13303: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13304: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = true
rule_13305: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_13306: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13307: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13308: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_13309: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13310: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13311: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13312: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13313: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13314: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_13315: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_13316: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13317: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13318: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_13319: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_13320: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13321: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13322: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13323: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13324: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13325: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_13326: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_13327: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_13328: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> MemData = AuxData
rule_13329: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13330: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_13331: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13332: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13333: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13334: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13335: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13336: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13337: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13338: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13339: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13340: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_13341: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_13342: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13343: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13344: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_13345: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13346: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13347: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13348: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13349: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13350: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13351: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13352: Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Data = AuxData
rule_13353: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_13354: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_1].Cmd != Empty
rule_13355: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State = I
rule_13356: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13357: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13358: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_13359: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13360: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_13361: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13362: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_13363: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13364: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_13365: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13366: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13367: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13368: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13369: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13370: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13371: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_13372: Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Data = AuxData
rule_13373: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13374: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13375: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13376: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13377: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13378: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
rule_13379: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13380: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13381: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13382: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13383: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> MemData = AuxData
rule_13384: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13385: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_13386: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_13387: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13388: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13389: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13390: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_13391: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13392: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_13393: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13394: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_13395: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13396: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13397: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13398: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13399: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13400: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13401: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13402: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13403: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_13404: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13405: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13406: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13407: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13408: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_13409: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13410: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13411: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13412: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13413: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_13414: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_13415: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13416: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_13417: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_13418: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13419: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13420: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13421: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13422: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13423: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13424: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13425: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13426: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_13427: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13428: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13429: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_13430: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13431: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13432: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13433: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13434: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13435: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13436: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13437: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_13438: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13439: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13440: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_13441: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13442: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13443: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13444: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_13445: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_13446: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_13447: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13448: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13449: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13450: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13451: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_13452: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13453: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13454: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_13455: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13456: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13457: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13458: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13459: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_13460: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = true
rule_13461: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_13462: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13463: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_13464: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_13465: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13466: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13467: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13468: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13469: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13470: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13471: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_13472: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13473: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13474: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_13475: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13476: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_13477: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13478: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13479: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_13480: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13481: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13482: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13483: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13484: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13485: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13486: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13487: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13488: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13489: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13490: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13491: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_13492: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_13493: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13494: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13495: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13496: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13497: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13498: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_13499: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_13500: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13501: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13502: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13503: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13504: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13505: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13506: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13507: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13508: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13509: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_13510: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_13511: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13512: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13513: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13514: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13515: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_13516: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13517: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13518: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_13519: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13520: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13521: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_13522: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != I
rule_13523: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_13524: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_13525: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13526: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13527: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13528: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13529: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13530: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13531: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_13532: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_13533: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13534: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13535: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13536: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_13537: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_13538: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13539: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_13540: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13541: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_13542: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13543: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13544: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13545: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13546: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13547: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13548: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13549: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13550: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13551: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13552: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13553: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13554: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13555: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13556: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13557: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13558: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13559: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13560: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13561: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13562: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13563: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13564: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13565: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13566: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_13567: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13568: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13569: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13570: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != E
rule_13571: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13572: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_13573: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13574: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13575: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13576: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13577: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13578: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_13579: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13580: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13581: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13582: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_13583: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13584: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_13585: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13586: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13587: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13588: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13589: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13590: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13591: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13592: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_13593: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_13594: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13595: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13596: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13597: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13598: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13599: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13600: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_13601: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13602: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13603: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13604: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_13605: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13606: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13607: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_13608: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_13609: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13610: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13611: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_13612: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13613: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13614: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13615: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13616: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13617: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13618: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_13619: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13620: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13621: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13622: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13623: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_13624: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13625: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_13626: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13627: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13628: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13629: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13630: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13631: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13632: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13633: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13634: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_13635: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_13636: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_13637: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13638: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13639: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13640: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13641: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13642: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_13643: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_13644: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13645: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13646: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13647: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13648: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13649: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13650: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13651: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13652: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13653: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_13654: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13655: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_13656: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_13657: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13658: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13659: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13660: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13661: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13662: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13663: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13664: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13665: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13666: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_13667: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13668: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13669: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_13670: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_13671: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_13672: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_13673: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13674: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13675: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13676: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_13677: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13678: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_13679: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_13680: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13681: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
rule_13682: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13683: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_13684: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13685: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13686: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13687: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13688: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13689: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13690: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13691: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13692: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13693: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_13694: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_13695: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13696: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13697: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13698: Cache[NODE_2].State != I & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13699: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13700: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_13701: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_13702: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_13703: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13704: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13705: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13706: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_13707: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_13708: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_13709: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13710: Cache[NODE_1].State != I & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13711: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13712: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13713: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13714: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13715: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13716: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_13717: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13718: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_13719: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13720: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13721: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13722: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13723: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13724: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13725: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13726: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13727: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_13728: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_13729: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13730: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13731: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State = I
rule_13732: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13733: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_13734: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_13735: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13736: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13737: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_13738: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13739: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_13740: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13741: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_13742: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13743: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13744: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_13745: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_13746: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13747: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_13748: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13749: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13750: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13751: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13752: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13753: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13754: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13755: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_13756: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_13757: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_13758: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_13759: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13760: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13761: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13762: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13763: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13764: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13765: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13766: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13767: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13768: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13769: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13770: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13771: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13772: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13773: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13774: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13775: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13776: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13777: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13778: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_13779: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13780: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13781: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_13782: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13783: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13784: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13785: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_13786: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13787: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13788: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13789: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13790: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_13791: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13792: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13793: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_13794: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13795: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13796: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13797: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13798: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13799: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13800: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13801: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13802: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13803: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13804: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_13805: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13806: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13807: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13808: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13809: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13810: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_13811: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13812: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_13813: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13814: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13815: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13816: InvSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13817: InvSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13818: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_13819: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13820: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13821: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13822: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13823: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_13824: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_13825: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_13826: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != E
rule_13827: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13828: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13829: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13830: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13831: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13832: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13833: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_13834: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13835: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_13836: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13837: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13838: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13839: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13840: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_13841: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13842: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13843: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13844: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_13845: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13846: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_13847: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_13848: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_13849: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13850: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13851: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13852: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13853: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13854: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13855: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13856: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13857: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_13858: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_13859: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13860: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_13861: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13862: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13863: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13864: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13865: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13866: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13867: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13868: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_13869: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_13870: InvSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13871: InvSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13872: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13873: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13874: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_13875: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13876: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13877: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13878: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13879: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13880: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13881: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13882: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13883: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13884: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13885: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_13886: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13887: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13888: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13889: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13890: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_13891: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_13892: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13893: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13894: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13895: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13896: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13897: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13898: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13899: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_13900: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13901: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13902: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13903: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13904: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13905: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13906: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13907: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13908: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13909: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13910: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13911: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_13912: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13913: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13914: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13915: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13916: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13917: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13918: Cache[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13919: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13920: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13921: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13922: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13923: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13924: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13925: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13926: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13927: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13928: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13929: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13930: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_13931: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13932: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_13933: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13934: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13935: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13936: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13937: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13938: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13939: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13940: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_13941: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_13942: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13943: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13944: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13945: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13946: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13947: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_13948: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_13949: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13950: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13951: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13952: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13953: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13954: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13955: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_13956: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13957: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_13958: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13959: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_13960: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13961: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13962: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13963: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13964: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_13965: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13966: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13967: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13968: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_13969: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_13970: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13971: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13972: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13973: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13974: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13975: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_13976: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13977: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13978: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13979: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13980: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13981: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_13982: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13983: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13984: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13985: Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13986: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13987: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13988: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13989: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13990: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13991: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13992: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13993: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13994: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_13995: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_13996: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13997: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_13998: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_13999: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14000: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14001: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14002: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14003: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14004: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_14005: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14006: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14007: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14008: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14009: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != E
rule_14010: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14011: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14012: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_14013: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_14014: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14015: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14016: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14017: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14018: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14019: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14020: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14021: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14022: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_14023: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14024: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14025: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14026: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_14027: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14028: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14029: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14030: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14031: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_14032: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14033: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_14034: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14035: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14036: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_14037: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_14038: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14039: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14040: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14041: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14042: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14043: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14044: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14045: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14046: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14047: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14048: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14049: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_14050: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_14051: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14052: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14053: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14054: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_14055: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14056: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14057: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_14058: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_14059: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_14060: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14061: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_14062: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14063: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14064: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14065: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14066: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14067: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14068: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14069: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14070: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14071: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14072: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14073: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_14074: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_14075: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_14076: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_14077: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14078: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14079: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_14080: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_14081: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_14082: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14083: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14084: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14085: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_14086: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14087: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14088: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14089: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14090: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14091: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_14092: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14093: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_14094: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14095: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_14096: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14097: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14098: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14099: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14100: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14101: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14102: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14103: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14104: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14105: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14106: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14107: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14108: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14109: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14110: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_14111: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14112: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14113: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14114: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14115: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14116: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14117: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14118: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14119: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14120: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14121: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14122: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_14123: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14124: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14125: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14126: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14127: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14128: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_14129: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14130: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14131: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_14132: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_14133: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14134: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14135: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_14136: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14137: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14138: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_14139: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14140: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14141: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14142: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14143: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14144: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14145: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14146: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14147: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14148: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14149: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14150: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14151: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14152: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_14153: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_14154: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14155: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14156: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14157: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14158: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14159: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14160: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14161: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14162: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14163: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14164: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14165: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_14166: Cache[NODE_2].State != I & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_14167: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14168: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14169: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14170: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14171: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14172: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14173: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_14174: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14175: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14176: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_14177: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14178: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14179: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_14180: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_14181: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14182: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_14183: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14184: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_14185: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14186: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14187: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14188: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14189: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14190: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14191: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14192: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14193: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14194: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14195: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14196: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14197: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14198: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14199: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14200: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14201: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14202: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14203: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14204: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14205: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14206: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14207: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14208: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_14209: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14210: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> MemData = AuxData
rule_14211: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14212: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14213: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_14214: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_14215: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14216: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14217: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14218: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14219: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14220: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_14221: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14222: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_14223: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_14224: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14225: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14226: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14227: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_14228: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_14229: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14230: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14231: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_14232: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14233: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14234: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_14235: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14236: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14237: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14238: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14239: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_14240: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14241: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14242: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14243: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_14244: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14245: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14246: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_14247: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14248: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != S
rule_14249: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14250: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14251: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_14252: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14253: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14254: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_14255: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_14256: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14257: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14258: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14259: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14260: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_14261: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14262: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14263: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14264: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14265: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14266: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_14267: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14268: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14269: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_14270: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_14271: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14272: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14273: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14274: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_14275: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14276: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14277: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_14278: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14279: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14280: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_14281: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14282: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14283: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14284: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_14285: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14286: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14287: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14288: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_14289: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14290: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_14291: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14292: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14293: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14294: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14295: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14296: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14297: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14298: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != S
rule_14299: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_14300: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_14301: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14302: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_14303: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14304: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14305: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_14306: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14307: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14308: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14309: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14310: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14311: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14312: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14313: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14314: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14315: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14316: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14317: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14318: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14319: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14320: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14321: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14322: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_14323: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14324: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14325: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14326: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14327: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14328: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_14329: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14330: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14331: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14332: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14333: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_14334: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14335: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_14336: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14337: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_14338: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14339: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_14340: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14341: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14342: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14343: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_14344: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_14345: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_14346: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14347: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14348: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14349: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14350: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14351: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14352: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14353: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_14354: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14355: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14356: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14357: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14358: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14359: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14360: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14361: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14362: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14363: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14364: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14365: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14366: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14367: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14368: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_14369: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14370: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14371: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14372: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14373: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14374: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14375: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14376: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14377: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14378: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14379: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14380: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14381: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14382: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14383: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14384: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_14385: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14386: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_14387: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_14388: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14389: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_14390: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_14391: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_14392: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14393: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14394: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14395: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14396: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_14397: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14398: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14399: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14400: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14401: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14402: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_14403: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14404: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14405: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14406: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14407: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14408: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14409: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14410: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_14411: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_14412: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14413: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14414: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14415: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14416: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14417: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14418: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14419: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14420: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14421: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14422: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_14423: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14424: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14425: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_14426: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14427: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14428: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14429: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14430: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14431: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14432: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14433: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14434: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14435: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_14436: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_14437: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14438: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14439: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14440: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14441: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_14442: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14443: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14444: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14445: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_14446: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14447: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14448: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_14449: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14450: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14451: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14452: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14453: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14454: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_14455: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14456: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14457: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14458: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14459: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14460: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14461: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14462: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14463: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_14464: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14465: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14466: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_14467: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14468: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14469: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14470: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_14471: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14472: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14473: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14474: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14475: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14476: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_14477: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14478: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_14479: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14480: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14481: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14482: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14483: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> MemData = AuxData
rule_14484: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_14485: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14486: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14487: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_14488: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_14489: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_14490: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14491: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14492: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14493: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14494: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14495: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14496: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_14497: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14498: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_14499: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14500: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_14501: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_14502: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_14503: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14504: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14505: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14506: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14507: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14508: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14509: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14510: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14511: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14512: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_14513: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14514: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14515: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14516: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14517: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14518: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14519: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14520: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14521: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14522: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14523: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14524: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14525: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14526: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_14527: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> MemData = AuxData
rule_14528: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_14529: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14530: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14531: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14532: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14533: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14534: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14535: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14536: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14537: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14538: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14539: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14540: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14541: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14542: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14543: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14544: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14545: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_14546: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14547: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14548: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14549: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14550: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14551: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14552: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_14553: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_14554: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14555: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14556: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14557: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14558: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14559: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14560: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14561: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14562: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14563: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14564: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_14565: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14566: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14567: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_14568: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14569: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14570: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14571: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14572: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14573: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14574: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14575: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14576: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14577: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14578: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14579: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14580: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_14581: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14582: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14583: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14584: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14585: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14586: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_14587: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_14588: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14589: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14590: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14591: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14592: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14593: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14594: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_14595: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14596: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14597: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14598: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14599: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14600: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14601: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14602: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14603: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14604: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14605: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14606: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_14607: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_14608: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14609: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_14610: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_14611: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_14612: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> MemData = AuxData
rule_14613: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14614: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14615: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14616: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14617: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14618: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14619: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_14620: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_14621: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_14622: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14623: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14624: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_14625: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_14626: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14627: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_14628: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14629: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_14630: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_14631: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14632: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14633: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14634: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14635: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14636: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_14637: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14638: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_14639: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14640: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14641: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14642: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14643: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14644: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14645: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_14646: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14647: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_14648: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_14649: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14650: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14651: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14652: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14653: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_14654: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_14655: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14656: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14657: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14658: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14659: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14660: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14661: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14662: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14663: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_14664: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14665: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14666: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14667: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14668: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14669: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14670: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14671: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14672: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14673: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14674: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14675: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14676: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14677: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_14678: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_14679: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14680: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14681: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14682: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_14683: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14684: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14685: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14686: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14687: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14688: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14689: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14690: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14691: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14692: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14693: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_14694: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14695: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_14696: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14697: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14698: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14699: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_14700: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_14701: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_14702: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_14703: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14704: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14705: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_14706: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_14707: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14708: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14709: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14710: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_14711: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14712: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_14713: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14714: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_14715: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = E
rule_14716: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14717: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14718: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14719: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14720: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14721: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14722: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14723: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14724: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14725: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14726: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14727: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14728: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_14729: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14730: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_14731: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14732: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14733: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14734: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14735: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14736: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14737: Chan3[NODE_2].Cmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14738: Chan3[NODE_2].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14739: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14740: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_14741: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_14742: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_14743: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14744: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14745: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14746: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_14747: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14748: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14749: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14750: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14751: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14752: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14753: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14754: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_14755: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_14756: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_14757: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14758: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_14759: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_14760: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14761: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_14762: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14763: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_14764: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14765: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14766: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_14767: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_14768: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14769: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_14770: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_14771: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_14772: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_14773: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14774: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14775: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14776: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_14777: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14778: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14779: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14780: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14781: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_14782: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14783: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14784: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14785: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14786: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14787: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14788: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_14789: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_14790: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14791: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_14792: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14793: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14794: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14795: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_14796: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14797: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14798: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_14799: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14800: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14801: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14802: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14803: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_14804: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_14805: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_14806: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14807: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14808: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14809: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14810: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14811: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_14812: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14813: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_14814: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14815: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14816: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14817: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14818: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_14819: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_14820: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14821: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14822: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14823: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14824: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14825: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_14826: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14827: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14828: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14829: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14830: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_14831: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14832: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14833: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_14834: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14835: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14836: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14837: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_14838: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> MemData = AuxData
rule_14839: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14840: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14841: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14842: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14843: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14844: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14845: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14846: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_14847: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14848: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14849: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14850: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_14851: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14852: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14853: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14854: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14855: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14856: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14857: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14858: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14859: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_14860: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_14861: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14862: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14863: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14864: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14865: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14866: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14867: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14868: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14869: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14870: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14871: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14872: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14873: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14874: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14875: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_14876: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14877: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14878: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14879: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_14880: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14881: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_14882: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_14883: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14884: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14885: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14886: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14887: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14888: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14889: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14890: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14891: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_14892: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14893: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_14894: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14895: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_14896: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14897: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14898: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14899: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14900: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_14901: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14902: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14903: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14904: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14905: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14906: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14907: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14908: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14909: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_14910: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_14911: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14912: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_14913: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14914: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14915: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14916: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14917: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14918: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14919: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_14920: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14921: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14922: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14923: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_14924: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_14925: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_14926: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14927: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_14928: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14929: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_14930: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_14931: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14932: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14933: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14934: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14935: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14936: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_14937: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14938: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14939: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_14940: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14941: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14942: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14943: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_14944: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_14945: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_14946: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14947: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_14948: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_14949: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14950: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14951: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_14952: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14953: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14954: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14955: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14956: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14957: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_14958: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_14959: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14960: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_14961: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14962: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_14963: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_14964: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14965: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14966: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14967: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_14968: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14969: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14970: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14971: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_14972: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14973: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14974: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14975: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_14976: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14977: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14978: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14979: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_14980: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14981: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14982: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14983: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14984: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14985: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14986: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14987: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14988: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_14989: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14990: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14991: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14992: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14993: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != I
rule_14994: Cache[NODE_1].State != I & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_14995: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_14996: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14997: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_14998: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14999: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15000: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15001: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_1] = true
rule_15002: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15003: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15004: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_15005: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15006: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15007: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15008: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_15009: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_15010: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15011: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15012: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != S
rule_15013: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_15014: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15015: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15016: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_15017: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15018: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_15019: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_15020: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15021: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_15022: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15023: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15024: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15025: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_15026: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15027: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15028: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_15029: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15030: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15031: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15032: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15033: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_15034: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15035: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15036: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15037: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15038: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15039: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15040: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15041: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_15042: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15043: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15044: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15045: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15046: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15047: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_15048: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15049: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15050: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15051: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15052: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15053: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15054: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_15055: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15056: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_15057: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15058: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15059: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15060: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15061: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15062: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_15063: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15064: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_15065: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15066: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15067: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15068: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_15069: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15070: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15071: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15072: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15073: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15074: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15075: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15076: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15077: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15078: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15079: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15080: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_15081: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15082: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15083: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15084: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_15085: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15086: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15087: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15088: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15089: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15090: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15091: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15092: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15093: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_15094: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15095: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_15096: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_15097: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15098: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15099: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15100: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15101: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_15102: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15103: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_15104: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15105: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_15106: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15107: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15108: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_15109: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15110: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15111: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15112: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_15113: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15114: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15115: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15116: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15117: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15118: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15119: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15120: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15121: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15122: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15123: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15124: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15125: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15126: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_15127: Cache[NODE_2].State != I & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_15128: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_15129: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_15130: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15131: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15132: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_15133: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_15134: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_15135: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_15136: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15137: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15138: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15139: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15140: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_15141: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15142: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15143: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15144: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15145: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15146: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15147: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15148: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15149: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15150: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15151: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15152: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15153: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_15154: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15155: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15156: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15157: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15158: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15159: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15160: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15161: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15162: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15163: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15164: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15165: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15166: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15167: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15168: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15169: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15170: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15171: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_15172: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_15173: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_15174: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_15175: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15176: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15177: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> MemData = AuxData
rule_15178: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_15179: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15180: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_15181: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_15182: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15183: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15184: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15185: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15186: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15187: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15188: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_15189: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15190: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_15191: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15192: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15193: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15194: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15195: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15196: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_15197: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15198: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_15199: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_15200: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_15201: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15202: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15203: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15204: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15205: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15206: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15207: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15208: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_15209: Cache[NODE_2].State != I & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_15210: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15211: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_15212: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15213: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15214: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15215: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_15216: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_15217: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15218: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15219: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15220: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_15221: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15222: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15223: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15224: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15225: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15226: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15227: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_15228: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15229: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15230: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15231: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15232: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15233: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15234: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15235: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_15236: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15237: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15238: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15239: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15240: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15241: Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15242: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15243: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15244: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15245: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15246: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15247: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15248: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15249: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15250: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15251: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15252: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15253: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15254: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_15255: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15256: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15257: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15258: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15259: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15260: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_15261: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15262: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15263: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15264: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15265: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15266: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15267: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_15268: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15269: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15270: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15271: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15272: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15273: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15274: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15275: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15276: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_15277: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15278: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15279: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15280: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_15281: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15282: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15283: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15284: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15285: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15286: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15287: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15288: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15289: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15290: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_15291: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15292: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_15293: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15294: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15295: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_15296: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15297: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15298: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15299: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15300: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_15301: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15302: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15303: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15304: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15305: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15306: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15307: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15308: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15309: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15310: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15311: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15312: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15313: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_15314: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15315: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15316: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15317: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15318: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15319: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15320: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15321: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15322: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15323: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15324: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15325: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15326: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_15327: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15328: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15329: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15330: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15331: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15332: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15333: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15334: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15335: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15336: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_15337: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15338: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15339: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_15340: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15341: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15342: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_15343: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15344: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15345: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_15346: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_15347: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15348: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15349: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15350: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15351: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15352: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15353: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15354: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15355: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15356: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15357: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15358: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15359: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15360: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_15361: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15362: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15363: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15364: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15365: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15366: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_15367: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15368: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15369: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15370: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15371: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_15372: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15373: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_15374: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_15375: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15376: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15377: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15378: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15379: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_15380: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15381: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15382: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15383: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_15384: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15385: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15386: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15387: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15388: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15389: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_15390: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15391: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15392: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15393: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15394: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15395: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15396: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15397: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15398: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15399: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15400: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15401: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15402: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15403: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15404: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15405: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15406: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15407: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15408: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15409: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15410: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15411: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15412: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15413: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15414: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15415: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15416: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15417: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15418: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15419: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15420: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15421: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15422: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15423: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15424: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15425: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15426: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15427: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15428: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_15429: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15430: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15431: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15432: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15433: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15434: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15435: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15436: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15437: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15438: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_15439: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15440: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15441: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_15442: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_15443: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_15444: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15445: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_15446: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15447: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15448: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15449: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15450: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15451: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15452: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15453: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15454: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15455: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15456: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15457: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15458: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15459: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15460: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15461: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> MemData = AuxData
rule_15462: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15463: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15464: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_15465: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15466: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_15467: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15468: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15469: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15470: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15471: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15472: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_15473: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15474: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_15475: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_15476: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15477: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15478: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15479: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15480: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15481: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15482: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15483: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15484: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15485: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_15486: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15487: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15488: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15489: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_15490: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_15491: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15492: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15493: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15494: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15495: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15496: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15497: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15498: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15499: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15500: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15501: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15502: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15503: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15504: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15505: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15506: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15507: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15508: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15509: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15510: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15511: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15512: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15513: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_15514: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_15515: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15516: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15517: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15518: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15519: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15520: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15521: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_15522: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15523: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15524: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15525: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15526: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15527: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15528: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15529: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15530: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15531: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15532: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15533: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15534: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15535: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_15536: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_15537: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15538: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15539: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15540: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15541: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15542: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15543: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_15544: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15545: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15546: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15547: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15548: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15549: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15550: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15551: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15552: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15553: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_15554: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15555: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15556: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15557: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15558: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_15559: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15560: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15561: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15562: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15563: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_15564: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15565: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15566: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_15567: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15568: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_1] = true
rule_15569: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15570: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_15571: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15572: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_15573: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15574: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15575: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15576: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15577: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15578: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15579: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_15580: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_15581: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15582: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15583: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15584: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15585: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15586: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15587: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_15588: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15589: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15590: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15591: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15592: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_15593: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_15594: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15595: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15596: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15597: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15598: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_15599: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15600: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15601: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15602: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15603: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15604: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15605: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15606: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15607: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15608: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15609: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15610: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15611: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15612: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15613: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15614: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15615: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_15616: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_15617: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15618: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15619: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_15620: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15621: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15622: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15623: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15624: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_15625: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15626: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_15627: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15628: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15629: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_15630: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_15631: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15632: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15633: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15634: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15635: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_15636: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15637: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15638: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_15639: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_15640: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15641: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15642: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15643: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15644: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_15645: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15646: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15647: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15648: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_15649: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15650: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15651: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15652: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_15653: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15654: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_15655: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_15656: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_15657: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_15658: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15659: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15660: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15661: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_15662: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15663: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15664: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15665: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15666: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15667: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15668: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_15669: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15670: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15671: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15672: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15673: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15674: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15675: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15676: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15677: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_15678: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15679: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15680: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15681: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_15682: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15683: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15684: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_15685: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15686: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15687: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_15688: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15689: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15690: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15691: Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_15692: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15693: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_15694: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15695: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15696: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_15697: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_15698: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15699: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15700: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15701: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15702: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15703: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15704: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15705: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15706: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15707: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15708: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15709: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15710: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15711: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15712: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15713: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15714: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15715: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15716: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15717: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15718: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15719: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15720: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15721: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_15722: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_15723: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15724: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15725: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_15726: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15727: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15728: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_15729: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15730: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15731: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15732: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15733: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15734: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15735: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_15736: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15737: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_15738: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15739: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15740: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15741: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15742: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_15743: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15744: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_15745: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15746: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_15747: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15748: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15749: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_15750: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15751: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15752: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15753: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15754: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15755: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15756: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15757: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15758: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_15759: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15760: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15761: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15762: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15763: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_15764: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_15765: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15766: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15767: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15768: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15769: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15770: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_15771: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15772: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_15773: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15774: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15775: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_15776: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15777: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_15778: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15779: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15780: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15781: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15782: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_15783: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15784: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15785: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15786: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15787: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15788: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_15789: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15790: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15791: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15792: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_15793: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15794: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15795: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15796: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15797: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15798: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15799: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15800: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15801: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15802: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15803: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15804: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15805: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15806: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15807: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15808: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_15809: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15810: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15811: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15812: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_15813: Chan3[NODE_1].Cmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15814: Chan3[NODE_1].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15815: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15816: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15817: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15818: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15819: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15820: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15821: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15822: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15823: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15824: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_15825: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_15826: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != S
rule_15827: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15828: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15829: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_15830: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_15831: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15832: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15833: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15834: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15835: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15836: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15837: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15838: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15839: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15840: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15841: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15842: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15843: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_15844: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15845: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_15846: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15847: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15848: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15849: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15850: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_15851: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_15852: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15853: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15854: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15855: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15856: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_15857: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_15858: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_15859: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15860: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15861: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15862: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15863: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15864: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15865: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15866: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15867: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15868: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15869: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15870: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15871: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15872: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_15873: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15874: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15875: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_15876: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15877: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15878: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15879: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_15880: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15881: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_15882: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15883: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15884: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15885: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15886: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15887: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15888: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15889: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15890: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15891: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15892: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_15893: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15894: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15895: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_15896: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15897: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15898: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15899: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15900: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15901: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15902: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15903: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15904: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_15905: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15906: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15907: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15908: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15909: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_15910: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_15911: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_15912: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15913: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15914: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15915: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_15916: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_15917: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15918: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15919: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15920: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_15921: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_15922: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15923: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_15924: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15925: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15926: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_15927: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_15928: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15929: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15930: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_15931: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_15932: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_15933: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15934: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15935: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15936: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_15937: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15938: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15939: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_15940: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15941: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15942: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15943: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15944: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15945: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15946: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15947: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_15948: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15949: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15950: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15951: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15952: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_15953: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15954: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15955: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15956: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15957: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15958: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15959: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_15960: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15961: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_15962: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_15963: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15964: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15965: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15966: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15967: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15968: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15969: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15970: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_15971: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15972: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_15973: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15974: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_15975: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15976: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15977: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15978: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15979: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15980: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15981: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_15982: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_15983: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_15984: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15985: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15986: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15987: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_15988: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15989: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15990: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15991: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15992: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15993: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15994: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15995: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15996: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_15997: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15998: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15999: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16000: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16001: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16002: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16003: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16004: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16005: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16006: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_16007: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16008: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16009: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16010: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_16011: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16012: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_16013: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16014: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16015: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16016: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16017: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16018: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_16019: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_16020: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16021: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_16022: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16023: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16024: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16025: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16026: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16027: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16028: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16029: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16030: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16031: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16032: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16033: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16034: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_16035: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16036: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16037: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16038: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_16039: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_16040: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_16041: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16042: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16043: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16044: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16045: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16046: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16047: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16048: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_16049: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16050: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16051: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16052: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16053: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16054: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16055: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_16056: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16057: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16058: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_16059: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16060: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16061: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_16062: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16063: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16064: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16065: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16066: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16067: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16068: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16069: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16070: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16071: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16072: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16073: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_16074: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16075: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16076: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_16077: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16078: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16079: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16080: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_16081: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16082: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16083: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16084: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_16085: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_16086: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16087: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16088: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16089: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16090: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16091: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_16092: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_16093: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16094: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16095: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16096: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16097: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16098: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16099: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16100: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_16101: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16102: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16103: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16104: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16105: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16106: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16107: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_16108: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_16109: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_16110: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16111: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16112: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_16113: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_16114: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16115: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16116: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16117: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16118: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_16119: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_16120: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16121: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_16122: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16123: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16124: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16125: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16126: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16127: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16128: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16129: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16130: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16131: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16132: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16133: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16134: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16135: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16136: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_16137: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16138: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16139: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_16140: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16141: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_16142: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_16143: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_16144: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16145: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16146: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16147: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16148: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16149: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16150: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16151: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16152: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16153: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16154: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16155: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16156: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16157: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16158: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16159: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16160: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16161: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16162: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_16163: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16164: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16165: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16166: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16167: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_16168: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_16169: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16170: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_16171: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_16172: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16173: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16174: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_16175: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16176: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16177: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16178: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_16179: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_16180: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16181: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16182: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16183: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16184: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16185: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_16186: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16187: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16188: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16189: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_16190: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16191: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16192: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16193: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16194: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_16195: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16196: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16197: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16198: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16199: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16200: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16201: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16202: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16203: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16204: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_16205: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16206: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16207: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16208: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16209: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16210: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16211: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16212: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16213: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16214: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16215: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16216: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16217: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_16218: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16219: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16220: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16221: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16222: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16223: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16224: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16225: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16226: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16227: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16228: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16229: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16230: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16231: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16232: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16233: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16234: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16235: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_16236: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_16237: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_16238: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_16239: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16240: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16241: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_16242: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_16243: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16244: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16245: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_16246: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16247: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16248: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16249: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_16250: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_16251: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16252: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16253: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16254: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16255: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16256: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16257: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16258: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_16259: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16260: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16261: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_16262: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16263: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16264: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16265: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16266: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16267: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16268: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16269: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16270: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16271: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16272: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16273: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16274: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16275: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16276: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16277: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16278: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16279: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_16280: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16281: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16282: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16283: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16284: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16285: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16286: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16287: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_16288: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_16289: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_16290: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16291: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16292: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16293: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16294: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16295: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_16296: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16297: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16298: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16299: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_16300: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16301: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16302: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16303: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16304: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16305: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16306: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_16307: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16308: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_16309: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16310: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16311: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_16312: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16313: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16314: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16315: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16316: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16317: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16318: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_16319: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16320: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16321: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16322: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16323: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16324: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16325: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16326: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16327: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16328: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16329: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_16330: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_16331: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16332: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16333: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16334: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16335: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16336: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16337: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16338: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16339: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16340: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16341: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16342: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16343: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16344: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16345: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16346: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16347: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_16348: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16349: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16350: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16351: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_16352: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16353: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16354: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16355: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16356: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16357: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16358: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16359: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_16360: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16361: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16362: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16363: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16364: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16365: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16366: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16367: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16368: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16369: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16370: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_16371: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16372: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16373: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16374: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_16375: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16376: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_16377: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16378: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16379: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16380: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16381: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16382: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16383: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16384: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16385: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16386: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16387: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16388: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16389: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16390: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_16391: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16392: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16393: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16394: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16395: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16396: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16397: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16398: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16399: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_16400: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_2] = false
rule_16401: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16402: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16403: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16404: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16405: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16406: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_16407: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_16408: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16409: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16410: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16411: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16412: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_16413: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16414: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16415: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16416: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16417: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_16418: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16419: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_16420: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_16421: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16422: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_16423: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_16424: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16425: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16426: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16427: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16428: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16429: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16430: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16431: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_16432: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16433: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16434: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16435: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16436: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16437: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16438: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_16439: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16440: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16441: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16442: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16443: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_16444: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16445: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16446: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16447: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16448: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16449: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16450: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16451: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16452: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16453: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16454: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16455: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_16456: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16457: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16458: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16459: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_16460: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_16461: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16462: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16463: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16464: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16465: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_16466: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16467: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16468: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16469: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16470: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16471: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16472: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_16473: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16474: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16475: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16476: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16477: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_16478: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16479: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16480: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16481: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_16482: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_16483: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16484: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_16485: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16486: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_16487: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16488: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16489: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16490: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16491: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16492: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16493: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16494: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16495: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_16496: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16497: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16498: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16499: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16500: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16501: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16502: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16503: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16504: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16505: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16506: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16507: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16508: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16509: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16510: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16511: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16512: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16513: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16514: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16515: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16516: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16517: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16518: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16519: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16520: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_16521: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16522: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16523: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16524: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16525: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16526: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16527: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16528: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16529: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16530: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16531: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_16532: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_16533: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16534: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16535: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16536: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16537: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16538: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16539: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16540: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16541: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16542: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_16543: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16544: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_16545: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd != Empty
rule_16546: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16547: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_16548: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16549: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16550: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16551: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16552: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16553: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16554: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16555: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_16556: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16557: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_16558: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16559: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16560: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16561: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16562: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16563: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16564: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16565: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16566: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16567: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16568: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16569: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16570: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16571: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16572: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16573: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16574: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_16575: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16576: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16577: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16578: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16579: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16580: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16581: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16582: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16583: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_16584: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16585: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16586: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16587: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16588: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_16589: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16590: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16591: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16592: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_16593: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16594: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16595: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_16596: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16597: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16598: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16599: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16600: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16601: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16602: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16603: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_16604: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16605: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16606: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16607: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16608: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16609: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16610: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_16611: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16612: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16613: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16614: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_16615: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16616: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16617: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16618: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16619: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16620: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16621: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_16622: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16623: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16624: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16625: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16626: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16627: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16628: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_16629: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16630: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16631: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16632: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16633: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_16634: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_16635: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
rule_16636: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16637: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_16638: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16639: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16640: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_16641: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16642: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16643: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16644: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_16645: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16646: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16647: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16648: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16649: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16650: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16651: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16652: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_16653: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16654: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16655: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = true
rule_16656: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16657: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16658: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16659: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16660: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16661: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16662: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16663: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16664: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16665: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_16666: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_16667: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16668: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16669: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16670: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16671: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16672: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16673: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_16674: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16675: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16676: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16677: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16678: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16679: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_16680: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_16681: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16682: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16683: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_16684: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16685: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16686: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16687: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16688: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_16689: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16690: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16691: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16692: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_16693: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16694: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16695: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16696: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_16697: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16698: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16699: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_16700: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16701: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_16702: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16703: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16704: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_16705: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16706: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16707: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16708: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16709: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16710: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_16711: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_16712: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
rule_16713: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16714: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16715: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16716: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_16717: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16718: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16719: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16720: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16721: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_16722: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_16723: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16724: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16725: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16726: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16727: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_16728: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_16729: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16730: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16731: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16732: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16733: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16734: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16735: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_16736: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16737: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16738: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16739: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16740: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16741: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
rule_16742: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_16743: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16744: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16745: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16746: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16747: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16748: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16749: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16750: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_16751: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16752: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16753: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16754: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_16755: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_16756: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16757: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16758: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_16759: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16760: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16761: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16762: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16763: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16764: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16765: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16766: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_16767: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16768: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16769: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16770: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16771: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_16772: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16773: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16774: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16775: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16776: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16777: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16778: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16779: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16780: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16781: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16782: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16783: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16784: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16785: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16786: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16787: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16788: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_16789: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16790: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_16791: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16792: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16793: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16794: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_16795: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_16796: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16797: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16798: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_16799: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_16800: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16801: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16802: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_16803: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_16804: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16805: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16806: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16807: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16808: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_16809: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16810: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16811: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16812: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16813: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16814: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_16815: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16816: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16817: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_16818: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16819: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16820: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16821: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16822: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16823: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16824: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16825: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_16826: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16827: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16828: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16829: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_16830: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_16831: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_16832: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_16833: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16834: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16835: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16836: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16837: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16838: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16839: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_16840: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_16841: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16842: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_16843: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_16844: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_16845: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16846: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16847: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16848: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16849: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_16850: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16851: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16852: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16853: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16854: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16855: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_16856: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16857: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_16858: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16859: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_16860: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_16861: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16862: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16863: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16864: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_16865: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16866: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16867: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_16868: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_16869: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_16870: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16871: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16872: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16873: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16874: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16875: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16876: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16877: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16878: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16879: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = S
rule_16880: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16881: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16882: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16883: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16884: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_16885: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16886: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16887: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_16888: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16889: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_16890: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16891: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_16892: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16893: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16894: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16895: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_16896: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16897: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16898: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16899: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16900: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_16901: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16902: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16903: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_16904: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16905: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16906: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_16907: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16908: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16909: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_16910: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16911: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16912: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16913: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16914: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16915: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16916: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16917: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_16918: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16919: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16920: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16921: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16922: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16923: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16924: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_16925: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16926: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16927: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16928: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16929: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_16930: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16931: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_16932: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_16933: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16934: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_16935: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16936: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16937: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_16938: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16939: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16940: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_16941: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16942: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16943: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16944: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16945: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_16946: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16947: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_16948: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16949: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16950: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16951: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16952: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16953: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16954: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_16955: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16956: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16957: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_16958: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16959: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_16960: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16961: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16962: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_16963: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_16964: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_16965: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16966: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16967: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16968: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16969: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16970: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16971: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16972: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16973: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_16974: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16975: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16976: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16977: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_16978: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16979: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16980: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16981: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_16982: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16983: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16984: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16985: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16986: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16987: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16988: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_16989: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_16990: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16991: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16992: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16993: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16994: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16995: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16996: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16997: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16998: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16999: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17000: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17001: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17002: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17003: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17004: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17005: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17006: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17007: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_17008: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17009: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_17010: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17011: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17012: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17013: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17014: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17015: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17016: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17017: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17018: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17019: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17020: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17021: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_17022: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17023: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17024: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17025: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17026: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17027: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17028: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17029: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17030: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17031: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17032: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17033: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17034: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_17035: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_17036: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17037: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17038: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17039: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_17040: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17041: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_17042: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17043: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17044: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17045: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17046: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17047: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_17048: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_17049: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_17050: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17051: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_17052: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17053: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17054: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17055: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17056: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17057: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_17058: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17059: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17060: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_17061: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17062: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17063: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17064: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_17065: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17066: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_17067: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17068: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17069: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17070: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17071: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17072: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_17073: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17074: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_17075: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_17076: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_17077: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_17078: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_17079: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17080: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17081: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17082: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17083: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17084: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17085: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17086: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17087: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17088: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17089: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_17090: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_17091: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = true
rule_17092: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17093: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17094: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_17095: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17096: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_17097: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_17098: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_17099: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17100: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17101: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_17102: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17103: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17104: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17105: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17106: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17107: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17108: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17109: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17110: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17111: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_17112: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17113: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_17114: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17115: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_17116: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_17117: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17118: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17119: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_17120: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17121: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17122: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_17123: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17124: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17125: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17126: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_17127: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17128: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_17129: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17130: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17131: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17132: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17133: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17134: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17135: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17136: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17137: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_17138: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17139: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17140: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17141: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17142: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17143: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17144: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17145: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17146: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17147: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17148: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17149: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17150: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_17151: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17152: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_17153: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_17154: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17155: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17156: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17157: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_17158: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17159: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17160: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17161: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_17162: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_17163: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17164: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17165: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_17166: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17167: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17168: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17169: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_17170: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_17171: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17172: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17173: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17174: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17175: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17176: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_17177: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17178: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_17179: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17180: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17181: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17182: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17183: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17184: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17185: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17186: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
rule_17187: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17188: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17189: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17190: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_17191: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17192: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17193: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17194: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17195: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_17196: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17197: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17198: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17199: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_17200: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_17201: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17202: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17203: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17204: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17205: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17206: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17207: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_17208: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17209: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17210: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17211: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17212: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17213: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17214: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_17215: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_17216: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17217: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17218: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17219: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_17220: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_17221: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17222: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17223: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17224: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17225: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17226: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17227: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17228: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17229: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17230: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_17231: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17232: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17233: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17234: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17235: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17236: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17237: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17238: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17239: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17240: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_17241: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_17242: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17243: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_17244: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17245: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_17246: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_17247: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17248: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17249: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_17250: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_17251: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17252: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17253: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_17254: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17255: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17256: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_17257: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_17258: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17259: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_17260: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17261: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17262: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17263: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_17264: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_17265: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17266: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17267: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17268: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17269: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17270: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17271: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17272: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17273: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17274: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_17275: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_17276: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17277: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17278: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17279: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17280: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_17281: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17282: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17283: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_17284: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17285: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17286: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17287: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17288: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_17289: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17290: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_17291: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17292: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17293: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17294: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17295: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17296: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17297: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17298: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17299: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_17300: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17301: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_17302: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_17303: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17304: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17305: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17306: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17307: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17308: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17309: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_17310: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17311: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_17312: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17313: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17314: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17315: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17316: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17317: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_17318: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17319: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_17320: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17321: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17322: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17323: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17324: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17325: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17326: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17327: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17328: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17329: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_17330: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17331: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17332: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17333: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17334: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17335: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17336: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17337: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17338: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17339: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17340: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17341: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17342: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_17343: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_17344: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17345: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17346: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17347: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17348: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_17349: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17350: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_17351: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_17352: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_17353: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_17354: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17355: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17356: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_17357: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17358: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17359: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17360: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17361: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17362: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17363: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17364: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17365: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17366: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17367: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17368: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17369: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17370: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17371: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_17372: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17373: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17374: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17375: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_17376: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_17377: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_17378: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_17379: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_17380: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_17381: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_17382: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17383: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17384: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17385: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_17386: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17387: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17388: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17389: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17390: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17391: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17392: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17393: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17394: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17395: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17396: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17397: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17398: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17399: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17400: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17401: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17402: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17403: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17404: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17405: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17406: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17407: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17408: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17409: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17410: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17411: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17412: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17413: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17414: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17415: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17416: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17417: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17418: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17419: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17420: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17421: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17422: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17423: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17424: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17425: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_17426: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17427: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17428: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17429: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17430: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17431: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_17432: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17433: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17434: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17435: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_17436: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17437: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17438: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17439: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17440: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17441: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17442: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17443: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17444: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17445: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17446: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17447: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_17448: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17449: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_17450: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17451: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17452: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17453: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_17454: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17455: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_17456: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17457: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17458: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17459: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17460: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17461: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_17462: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17463: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_17464: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_17465: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17466: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17467: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17468: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17469: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17470: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17471: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17472: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17473: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17474: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17475: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17476: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17477: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17478: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17479: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_17480: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17481: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_17482: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17483: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17484: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_17485: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17486: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_17487: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17488: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_17489: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17490: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17491: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17492: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_17493: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17494: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17495: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17496: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_17497: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_17498: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17499: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17500: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17501: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17502: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17503: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17504: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17505: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17506: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17507: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17508: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_17509: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_17510: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17511: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17512: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17513: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17514: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17515: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17516: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17517: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17518: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17519: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17520: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17521: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17522: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17523: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17524: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_17525: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17526: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17527: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17528: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17529: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17530: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17531: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17532: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17533: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17534: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_17535: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17536: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17537: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_17538: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17539: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17540: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17541: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17542: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17543: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17544: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17545: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17546: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17547: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17548: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17549: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17550: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17551: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17552: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17553: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17554: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17555: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_17556: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17557: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17558: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17559: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17560: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17561: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17562: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17563: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17564: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17565: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17566: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17567: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_17568: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_17569: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17570: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17571: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17572: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_17573: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != I
rule_17574: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_17575: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17576: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17577: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17578: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17579: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17580: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17581: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17582: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17583: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17584: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17585: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17586: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_17587: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17588: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17589: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17590: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17591: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17592: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17593: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17594: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17595: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17596: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17597: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17598: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17599: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17600: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17601: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17602: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17603: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17604: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_17605: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17606: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_17607: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
rule_17608: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17609: ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17610: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_17611: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17612: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17613: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17614: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17615: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17616: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17617: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17618: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_17619: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_17620: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17621: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17622: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17623: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17624: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17625: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17626: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17627: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17628: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_17629: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17630: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_17631: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17632: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17633: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17634: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17635: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_17636: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_17637: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17638: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17639: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17640: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17641: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_17642: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_17643: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17644: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17645: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17646: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17647: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17648: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17649: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_17650: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17651: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17652: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17653: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17654: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17655: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_17656: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17657: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_17658: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17659: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17660: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17661: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17662: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17663: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17664: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_17665: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17666: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17667: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_17668: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17669: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17670: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17671: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17672: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17673: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17674: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17675: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_17676: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17677: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17678: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17679: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_17680: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17681: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17682: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17683: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17684: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17685: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17686: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17687: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17688: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17689: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17690: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17691: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = true
rule_17692: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_17693: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17694: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17695: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17696: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17697: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17698: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17699: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17700: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_17701: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17702: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17703: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17704: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17705: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17706: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17707: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_17708: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17709: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17710: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_17711: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17712: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17713: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17714: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_17715: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17716: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17717: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17718: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17719: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17720: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17721: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_17722: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17723: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17724: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_17725: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17726: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17727: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17728: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17729: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17730: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17731: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17732: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_17733: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_17734: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_17735: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17736: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17737: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17738: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17739: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17740: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17741: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17742: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_17743: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17744: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17745: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_17746: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17747: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17748: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17749: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17750: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17751: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17752: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_17753: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_17754: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17755: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17756: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17757: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_17758: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_17759: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17760: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17761: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17762: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17763: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17764: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17765: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17766: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_17767: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_17768: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17769: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17770: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17771: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17772: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17773: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17774: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17775: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17776: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17777: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17778: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17779: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17780: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17781: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17782: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_17783: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17784: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17785: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17786: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17787: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17788: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17789: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17790: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17791: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17792: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17793: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17794: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17795: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_17796: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17797: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17798: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17799: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17800: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17801: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_17802: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_17803: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_17804: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17805: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17806: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17807: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17808: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17809: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17810: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17811: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_17812: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17813: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17814: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17815: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17816: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17817: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_17818: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17819: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17820: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17821: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17822: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17823: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17824: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17825: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_17826: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_17827: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_17828: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17829: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17830: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17831: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17832: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17833: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17834: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17835: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17836: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17837: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_17838: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_17839: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17840: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17841: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17842: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17843: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17844: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17845: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17846: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17847: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17848: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17849: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17850: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17851: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17852: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17853: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17854: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17855: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17856: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17857: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17858: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17859: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17860: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17861: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17862: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17863: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17864: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17865: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_17866: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17867: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17868: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17869: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17870: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17871: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17872: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_17873: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_17874: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17875: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17876: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17877: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17878: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_17879: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17880: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17881: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17882: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_17883: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17884: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17885: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_17886: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17887: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17888: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_17889: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_2] = false
rule_17890: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17891: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_17892: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_17893: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_17894: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17895: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_17896: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17897: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17898: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17899: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_17900: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17901: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17902: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17903: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17904: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17905: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_17906: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17907: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17908: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17909: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17910: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17911: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17912: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17913: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17914: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17915: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17916: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17917: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17918: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_17919: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17920: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17921: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17922: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17923: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17924: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17925: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17926: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17927: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17928: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17929: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17930: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_17931: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17932: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17933: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17934: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_17935: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17936: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_17937: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17938: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17939: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17940: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17941: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17942: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_17943: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17944: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_17945: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_17946: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_17947: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17948: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17949: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17950: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17951: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_17952: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_17953: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_17954: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17955: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17956: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_17957: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_17958: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17959: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17960: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17961: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17962: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17963: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17964: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17965: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_17966: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17967: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_17968: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17969: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17970: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_17971: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_17972: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_17973: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17974: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17975: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_17976: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_17977: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17978: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_17979: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_17980: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17981: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17982: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17983: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_17984: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17985: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17986: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17987: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_17988: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17989: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17990: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_17991: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17992: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17993: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_17994: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17995: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17996: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_17997: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_17998: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17999: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18000: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18001: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18002: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18003: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18004: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18005: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18006: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_18007: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_18008: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18009: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18010: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_2].State != I
rule_18011: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_18012: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_18013: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18014: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18015: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18016: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18017: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18018: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18019: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_18020: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18021: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18022: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18023: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18024: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18025: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_18026: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_18027: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18028: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18029: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18030: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18031: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18032: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18033: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18034: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_18035: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_18036: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18037: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18038: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18039: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18040: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18041: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18042: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_18043: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18044: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18045: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18046: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_18047: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_18048: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18049: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18050: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_18051: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18052: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_18053: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18054: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18055: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18056: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_18057: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_18058: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18059: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_18060: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18061: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_18062: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_18063: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18064: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18065: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18066: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18067: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18068: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18069: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18070: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18071: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18072: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18073: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18074: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18075: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_18076: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18077: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_18078: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_18079: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18080: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_18081: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18082: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18083: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18084: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_18085: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18086: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18087: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18088: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18089: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18090: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_18091: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18092: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18093: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18094: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_18095: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18096: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_18097: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18098: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18099: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_18100: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_18101: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18102: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_18103: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18104: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_18105: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18106: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18107: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18108: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_18109: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18110: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18111: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18112: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18113: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18114: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18115: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18116: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18117: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18118: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18119: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18120: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18121: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18122: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18123: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18124: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18125: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18126: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18127: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_18128: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_18129: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_18130: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18131: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18132: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18133: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_18134: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18135: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18136: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18137: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18138: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18139: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_18140: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18141: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18142: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18143: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18144: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18145: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_18146: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18147: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18148: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18149: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18150: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_18151: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18152: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18153: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_18154: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18155: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18156: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_18157: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18158: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18159: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18160: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18161: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_18162: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18163: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18164: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18165: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18166: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18167: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_18168: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_18169: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_18170: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18171: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18172: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_18173: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18174: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18175: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_18176: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_18177: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18178: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18179: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18180: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_18181: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18182: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18183: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18184: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_18185: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_18186: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18187: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18188: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18189: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_18190: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18191: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18192: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18193: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18194: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18195: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18196: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18197: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18198: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_18199: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18200: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18201: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_18202: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18203: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18204: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18205: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_18206: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18207: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_18208: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_18209: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_18210: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18211: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18212: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18213: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_18214: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18215: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18216: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18217: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_18218: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_18219: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18220: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18221: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_18222: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_18223: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18224: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_18225: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18226: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18227: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_18228: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_18229: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18230: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18231: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18232: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18233: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_18234: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18235: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18236: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_18237: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18238: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18239: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18240: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18241: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18242: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18243: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_18244: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_18245: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18246: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18247: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_18248: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_18249: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18250: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_18251: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_18252: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_18253: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18254: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18255: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_18256: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18257: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_18258: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_18259: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18260: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_18261: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18262: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_18263: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18264: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18265: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_18266: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_18267: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18268: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18269: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18270: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_18271: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18272: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_18273: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18274: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18275: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18276: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_18277: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18278: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18279: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18280: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18281: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18282: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18283: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18284: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18285: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_18286: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18287: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18288: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_18289: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18290: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18291: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_18292: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18293: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18294: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18295: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18296: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18297: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18298: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18299: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18300: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18301: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18302: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18303: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_18304: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18305: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_18306: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18307: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_18308: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_18309: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18310: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_18311: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_18312: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18313: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18314: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18315: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18316: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18317: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18318: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18319: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18320: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18321: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18322: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18323: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_18324: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18325: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18326: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18327: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_18328: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_18329: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18330: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
rule_18331: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18332: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18333: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18334: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_18335: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18336: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_18337: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18338: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18339: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18340: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18341: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18342: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18343: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18344: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_18345: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18346: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18347: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18348: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18349: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_18350: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18351: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18352: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18353: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_18354: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_18355: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_18356: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18357: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18358: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18359: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_18360: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18361: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_18362: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18363: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_18364: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_18365: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18366: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18367: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_18368: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18369: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18370: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_18371: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18372: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18373: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18374: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18375: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_18376: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18377: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18378: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18379: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18380: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_18381: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18382: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18383: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18384: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18385: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18386: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18387: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18388: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_18389: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_18390: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18391: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18392: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18393: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_18394: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18395: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18396: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18397: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_18398: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18399: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_18400: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18401: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_18402: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18403: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_18404: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18405: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18406: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18407: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18408: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18409: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18410: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18411: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18412: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18413: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_18414: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18415: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18416: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18417: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18418: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18419: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_18420: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18421: Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_18422: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18423: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_18424: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18425: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18426: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18427: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18428: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_18429: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_18430: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18431: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_18432: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18433: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18434: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_18435: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_18436: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_18437: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18438: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18439: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_18440: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18441: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_18442: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18443: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18444: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_18445: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18446: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18447: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
rule_18448: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18449: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
rule_18450: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18451: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18452: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18453: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18454: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18455: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18456: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18457: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18458: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18459: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18460: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_18461: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_18462: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_18463: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18464: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18465: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18466: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18467: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18468: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18469: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_18470: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_18471: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18472: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_18473: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18474: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18475: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18476: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18477: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18478: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18479: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18480: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_18481: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18482: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_18483: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18484: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_18485: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_18486: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18487: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_18488: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18489: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18490: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_18491: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_18492: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18493: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18494: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18495: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_18496: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18497: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18498: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_18499: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18500: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18501: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_18502: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_18503: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_18504: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18505: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18506: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18507: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18508: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_18509: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18510: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_18511: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18512: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18513: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18514: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18515: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18516: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_18517: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18518: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_18519: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18520: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18521: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_18522: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_18523: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18524: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18525: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_18526: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18527: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18528: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18529: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18530: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18531: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18532: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18533: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_18534: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18535: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18536: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18537: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18538: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18539: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_18540: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18541: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18542: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_18543: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18544: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_18545: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18546: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18547: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18548: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18549: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18550: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18551: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18552: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18553: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18554: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18555: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18556: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18557: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18558: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_18559: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18560: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18561: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18562: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18563: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_18564: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_18565: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18566: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_18567: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18568: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18569: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18570: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_18571: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_18572: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
rule_18573: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18574: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18575: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_18576: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18577: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18578: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18579: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18580: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18581: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_18582: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18583: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18584: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_18585: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18586: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18587: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_18588: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18589: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18590: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_18591: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_18592: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18593: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18594: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18595: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18596: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18597: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18598: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_18599: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18600: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18601: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18602: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18603: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18604: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18605: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_18606: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_18607: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18608: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18609: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18610: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_18611: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18612: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_18613: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18614: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18615: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18616: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_18617: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18618: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18619: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18620: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18621: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18622: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18623: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18624: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18625: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18626: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_18627: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18628: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18629: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18630: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18631: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18632: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18633: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18634: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18635: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18636: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18637: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18638: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18639: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_18640: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18641: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18642: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18643: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_18644: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18645: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18646: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_18647: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_18648: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_18649: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18650: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18651: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18652: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_18653: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18654: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_18655: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18656: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18657: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18658: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18659: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18660: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_18661: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18662: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18663: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18664: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_18665: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_18666: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18667: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18668: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18669: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18670: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_18671: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18672: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_18673: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_18674: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18675: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18676: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18677: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18678: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18679: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_18680: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_18681: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18682: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18683: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_18684: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18685: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18686: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_18687: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18688: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18689: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18690: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18691: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18692: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18693: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18694: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_18695: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18696: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18697: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18698: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18699: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18700: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18701: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18702: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_18703: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18704: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_18705: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18706: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18707: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18708: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18709: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18710: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_18711: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_18712: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_18713: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18714: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18715: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18716: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18717: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18718: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18719: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18720: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_18721: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18722: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18723: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18724: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18725: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18726: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18727: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18728: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18729: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18730: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18731: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18732: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18733: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_18734: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18735: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18736: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18737: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_18738: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18739: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18740: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_18741: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18742: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18743: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_18744: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18745: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_18746: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18747: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18748: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18749: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_18750: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_18751: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18752: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18753: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18754: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18755: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18756: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18757: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_18758: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18759: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18760: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18761: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18762: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_18763: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18764: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18765: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_18766: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18767: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_18768: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18769: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18770: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18771: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18772: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_18773: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18774: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_18775: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18776: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18777: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_18778: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18779: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18780: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_18781: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_18782: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18783: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18784: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18785: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18786: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18787: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_18788: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_18789: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18790: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18791: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_18792: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_18793: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18794: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_18795: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18796: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18797: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18798: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18799: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18800: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18801: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18802: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_18803: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18804: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18805: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18806: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_18807: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18808: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18809: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18810: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18811: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18812: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_18813: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18814: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18815: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18816: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18817: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18818: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18819: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18820: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_18821: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18822: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_18823: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_18824: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_18825: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18826: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_18827: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18828: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18829: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18830: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18831: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18832: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_18833: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18834: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18835: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_18836: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18837: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18838: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_18839: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_18840: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18841: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18842: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_18843: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18844: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18845: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18846: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18847: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_18848: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18849: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_18850: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18851: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18852: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18853: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18854: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18855: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18856: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18857: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18858: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18859: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_18860: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18861: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18862: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18863: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18864: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18865: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18866: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18867: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18868: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_18869: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18870: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_18871: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18872: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18873: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18874: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_18875: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_18876: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_18877: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18878: Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_18879: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18880: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_18881: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != S
rule_18882: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_18883: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18884: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18885: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_18886: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18887: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18888: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_18889: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_18890: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18891: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18892: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_18893: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18894: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18895: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18896: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18897: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18898: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18899: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18900: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18901: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18902: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_18903: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18904: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18905: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18906: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_18907: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18908: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18909: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18910: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18911: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_18912: Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_18913: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_18914: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18915: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18916: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_18917: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18918: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18919: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_18920: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18921: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_18922: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_18923: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18924: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18925: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_18926: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_18927: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_18928: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18929: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18930: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18931: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_18932: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18933: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_18934: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_18935: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_18936: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_18937: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18938: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_18939: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18940: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_18941: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18942: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18943: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_18944: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_18945: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_18946: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18947: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_18948: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18949: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18950: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_18951: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18952: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18953: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18954: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_18955: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_18956: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18957: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18958: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18959: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18960: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18961: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18962: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18963: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18964: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18965: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18966: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18967: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18968: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18969: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18970: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_18971: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18972: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_18973: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18974: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18975: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18976: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18977: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18978: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18979: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18980: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18981: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_18982: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18983: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18984: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18985: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18986: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18987: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18988: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18989: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18990: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18991: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18992: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18993: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18994: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18995: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_18996: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18997: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18998: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18999: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19000: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19001: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19002: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19003: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19004: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19005: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19006: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_19007: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_19008: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_19009: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_19010: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19011: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_19012: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19013: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19014: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19015: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_19016: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19017: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19018: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19019: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19020: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19021: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19022: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_19023: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19024: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_19025: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_19026: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19027: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
rule_19028: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19029: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19030: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_19031: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19032: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19033: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19034: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19035: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_19036: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19037: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19038: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19039: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19040: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_19041: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19042: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_19043: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19044: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19045: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19046: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
rule_19047: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_19048: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19049: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_19050: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19051: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19052: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_19053: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_19054: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19055: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_19056: Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_19057: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19058: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19059: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_19060: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_19061: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_19062: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19063: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_19064: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_19065: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19066: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19067: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19068: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19069: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19070: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19071: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_19072: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19073: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19074: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19075: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19076: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_19077: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19078: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19079: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19080: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19081: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_19082: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19083: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19084: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19085: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19086: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19087: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19088: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_19089: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19090: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_19091: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19092: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19093: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19094: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19095: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_19096: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19097: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19098: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19099: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19100: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19101: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19102: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_19103: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_19104: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19105: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_19106: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19107: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_19108: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19109: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19110: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19111: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != I
rule_19112: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_19113: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19114: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_19115: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19116: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19117: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19118: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19119: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19120: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19121: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19122: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19123: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_19124: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_19125: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19126: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19127: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19128: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19129: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19130: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_19131: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_19132: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19133: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19134: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_19135: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_19136: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_19137: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_19138: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19139: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19140: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19141: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19142: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19143: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_19144: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19145: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19146: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19147: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19148: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_19149: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19150: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_19151: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_19152: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_19153: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
rule_19154: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_19155: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19156: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_19157: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_19158: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_19159: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19160: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_19161: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19162: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_19163: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19164: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19165: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19166: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19167: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19168: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19169: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19170: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19171: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19172: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19173: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19174: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_19175: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19176: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19177: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19178: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19179: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19180: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19181: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_19182: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19183: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_19184: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19185: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_19186: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19187: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_19188: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_19189: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19190: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_19191: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_19192: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_19193: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19194: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19195: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19196: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_19197: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_19198: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_19199: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19200: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19201: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_19202: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_19203: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19204: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_19205: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_19206: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_19207: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19208: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19209: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_19210: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19211: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19212: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19213: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19214: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19215: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19216: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_19217: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19218: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19219: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19220: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19221: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_19222: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_19223: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19224: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19225: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19226: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19227: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_19228: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_19229: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19230: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19231: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19232: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19233: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_19234: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19235: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19236: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_19237: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19238: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19239: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_19240: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_19241: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19242: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19243: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19244: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19245: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19246: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19247: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19248: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19249: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_19250: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19251: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19252: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19253: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19254: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19255: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19256: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19257: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19258: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19259: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19260: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19261: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19262: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19263: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_19264: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19265: Cache[NODE_2].State != S & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_19266: Cache[NODE_2].State = I & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_19267: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_19268: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19269: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19270: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19271: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19272: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_19273: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19274: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19275: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_19276: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_19277: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19278: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19279: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19280: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19281: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19282: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19283: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19284: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19285: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19286: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19287: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19288: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19289: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_19290: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19291: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_19292: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_19293: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19294: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19295: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19296: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_19297: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_19298: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19299: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19300: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19301: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_19302: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19303: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_19304: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19305: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19306: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19307: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19308: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19309: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19310: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19311: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_19312: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_19313: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19314: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19315: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19316: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19317: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_19318: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19319: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19320: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19321: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19322: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19323: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19324: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_19325: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19326: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_19327: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19328: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19329: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19330: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19331: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_19332: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19333: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_19334: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19335: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_19336: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19337: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19338: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_19339: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19340: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19341: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19342: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19343: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_19344: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_19345: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19346: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19347: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19348: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19349: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19350: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19351: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19352: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19353: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19354: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_19355: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19356: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_19357: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19358: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19359: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19360: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_19361: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19362: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19363: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19364: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19365: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_19366: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19367: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_19368: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19369: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_19370: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_19371: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19372: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19373: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_19374: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19375: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19376: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19377: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19378: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19379: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_19380: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_19381: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19382: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19383: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_19384: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_19385: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19386: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19387: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19388: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19389: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19390: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_19391: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_19392: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19393: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19394: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_19395: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19396: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_19397: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19398: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_19399: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_19400: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19401: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19402: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19403: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19404: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_19405: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_19406: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19407: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_19408: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_19409: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19410: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19411: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19412: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_19413: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_19414: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19415: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19416: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19417: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19418: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19419: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19420: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19421: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_19422: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19423: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19424: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19425: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19426: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19427: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19428: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_19429: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_19430: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19431: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19432: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19433: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19434: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19435: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19436: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_19437: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_19438: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19439: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19440: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_19441: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19442: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19443: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19444: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19445: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19446: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_19447: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19448: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_19449: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_19450: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19451: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19452: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19453: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19454: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_19455: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19456: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_19457: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_19458: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19459: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19460: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19461: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19462: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19463: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_19464: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19465: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_19466: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19467: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19468: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_19469: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19470: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19471: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19472: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_19473: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_19474: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19475: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_19476: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19477: Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_19478: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_19479: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19480: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19481: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19482: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19483: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19484: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_19485: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19486: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19487: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19488: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19489: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19490: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_19491: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19492: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19493: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19494: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_19495: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_19496: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19497: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19498: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_19499: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19500: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19501: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_19502: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19503: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_19504: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19505: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19506: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19507: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19508: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19509: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19510: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19511: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19512: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_19513: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_19514: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19515: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19516: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19517: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19518: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19519: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19520: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19521: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19522: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19523: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_19524: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19525: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_19526: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19527: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19528: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_19529: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19530: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19531: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19532: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19533: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19534: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_19535: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19536: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19537: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_19538: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19539: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19540: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19541: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19542: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19543: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19544: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19545: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19546: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19547: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19548: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19549: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19550: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19551: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19552: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19553: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19554: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19555: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_19556: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_19557: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19558: ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19559: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_19560: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19561: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19562: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19563: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19564: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19565: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19566: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19567: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19568: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_19569: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19570: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_19571: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19572: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19573: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_19574: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19575: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19576: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19577: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19578: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_19579: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19580: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19581: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_19582: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_19583: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19584: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19585: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_19586: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19587: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_19588: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19589: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19590: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19591: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19592: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19593: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19594: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19595: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19596: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19597: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19598: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_19599: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19600: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19601: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19602: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19603: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_19604: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19605: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19606: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19607: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19608: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_19609: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19610: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19611: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19612: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_19613: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19614: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_19615: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_19616: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_19617: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19618: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19619: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19620: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19621: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19622: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19623: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19624: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_19625: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_19626: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19627: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19628: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19629: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19630: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19631: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19632: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19633: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19634: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19635: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19636: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19637: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19638: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19639: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19640: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19641: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_19642: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_19643: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19644: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19645: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19646: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19647: Cache[NODE_2].State = I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_19648: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_19649: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19650: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19651: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19652: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_19653: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19654: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19655: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19656: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19657: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19658: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19659: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_19660: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_19661: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19662: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_19663: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_19664: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_19665: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_19666: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19667: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19668: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19669: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_19670: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19671: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19672: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19673: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19674: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19675: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19676: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19677: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19678: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_19679: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19680: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19681: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19682: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19683: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19684: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_19685: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19686: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19687: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_19688: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_19689: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_19690: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19691: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19692: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19693: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19694: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19695: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19696: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_19697: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_19698: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_19699: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19700: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19701: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19702: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_19703: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19704: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19705: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19706: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19707: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19708: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_19709: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_19710: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_19711: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19712: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19713: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19714: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_19715: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19716: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19717: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19718: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19719: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19720: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19721: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_19722: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19723: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19724: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19725: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19726: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19727: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19728: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19729: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19730: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19731: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_19732: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19733: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_19734: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19735: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19736: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19737: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19738: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19739: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19740: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_19741: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19742: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19743: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19744: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_19745: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19746: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_19747: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19748: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19749: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_19750: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_19751: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19752: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19753: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19754: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19755: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19756: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19757: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19758: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19759: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19760: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_19761: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19762: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19763: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19764: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19765: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19766: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19767: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19768: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19769: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19770: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_19771: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19772: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_19773: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19774: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19775: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19776: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_19777: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_19778: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19779: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19780: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19781: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19782: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19783: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19784: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_19785: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_19786: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19787: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19788: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19789: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19790: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19791: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19792: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_19793: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19794: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19795: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19796: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_19797: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_19798: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19799: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_19800: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19801: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_19802: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_19803: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19804: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19805: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19806: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19807: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19808: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19809: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_19810: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19811: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19812: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19813: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_19814: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19815: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_19816: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19817: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19818: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19819: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_19820: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19821: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19822: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19823: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19824: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19825: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19826: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_19827: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19828: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19829: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19830: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_19831: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19832: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19833: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19834: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19835: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19836: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_19837: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19838: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19839: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19840: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19841: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19842: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19843: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19844: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_19845: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19846: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19847: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19848: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19849: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_19850: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19851: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_19852: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_19853: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19854: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19855: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19856: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19857: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19858: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_19859: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_19860: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19861: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19862: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_19863: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19864: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19865: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19866: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_19867: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19868: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19869: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19870: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_19871: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19872: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19873: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_19874: Cache[NODE_1].State = I & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_19875: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19876: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19877: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19878: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19879: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19880: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19881: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19882: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19883: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19884: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19885: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19886: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19887: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19888: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19889: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19890: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19891: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_19892: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19893: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19894: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19895: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19896: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19897: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19898: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_19899: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19900: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_19901: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19902: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_19903: Cache[NODE_2].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19904: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19905: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19906: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19907: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_19908: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19909: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19910: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19911: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19912: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19913: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19914: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_19915: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_19916: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19917: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19918: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19919: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19920: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19921: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19922: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_19923: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19924: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19925: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19926: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19927: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_19928: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19929: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19930: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19931: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19932: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19933: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19934: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19935: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19936: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19937: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19938: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_19939: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_19940: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_19941: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19942: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19943: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19944: Cache[NODE_2].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19945: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19946: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_19947: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19948: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19949: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19950: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19951: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19952: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19953: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19954: Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19955: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_19956: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19957: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19958: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19959: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_19960: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19961: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19962: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19963: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19964: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19965: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_19966: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19967: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19968: ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19969: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19970: Cache[NODE_1].State = I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19971: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19972: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19973: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19974: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19975: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19976: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19977: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19978: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19979: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19980: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19981: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19982: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19983: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_19984: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19985: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19986: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19987: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19988: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_19989: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19990: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19991: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19992: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19993: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_19994: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19995: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19996: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_19997: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19998: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19999: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20000: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_20001: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20002: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_20003: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_20004: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20005: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_20006: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20007: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20008: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20009: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20010: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_20011: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_20012: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20013: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20014: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_20015: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20016: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20017: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_20018: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_20019: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20020: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20021: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20022: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_20023: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_20024: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20025: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20026: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20027: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20028: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20029: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20030: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20031: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20032: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20033: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20034: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_20035: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20036: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_20037: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20038: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20039: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20040: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_20041: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20042: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20043: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20044: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20045: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_20046: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20047: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20048: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20049: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_20050: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20051: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20052: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_20053: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_20054: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_20055: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20056: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_20057: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20058: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_20059: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20060: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20061: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20062: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_20063: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20064: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20065: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20066: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20067: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20068: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_20069: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20070: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20071: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20072: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20073: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20074: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20075: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20076: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_20077: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20078: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_20079: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_20080: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20081: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20082: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20083: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20084: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20085: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20086: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20087: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_20088: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20089: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20090: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_20091: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_20092: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20093: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20094: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20095: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_20096: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20097: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20098: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_20099: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20100: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20101: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20102: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_20103: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20104: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_20105: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20106: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20107: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_20108: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20109: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20110: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_20111: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20112: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_20113: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20114: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_20115: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20116: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_20117: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20118: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20119: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20120: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_20121: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20122: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_20123: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20124: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_20125: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20126: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20127: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20128: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20129: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_20130: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20131: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20132: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_20133: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_20134: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20135: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20136: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_20137: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20138: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20139: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_20140: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20141: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20142: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_20143: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20144: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_20145: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20146: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_20147: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20148: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20149: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20150: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20151: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20152: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_20153: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20154: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20155: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_20156: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20157: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_20158: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_20159: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20160: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_20161: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20162: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20163: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_20164: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20165: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20166: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20167: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_20168: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20169: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_20170: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_20171: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20172: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_20173: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20174: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20175: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_20176: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20177: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20178: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20179: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_20180: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20181: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_20182: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20183: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20184: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20185: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_20186: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20187: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20188: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20189: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20190: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20191: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20192: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20193: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20194: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_20195: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_20196: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20197: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_20198: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_20199: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20200: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20201: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20202: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20203: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20204: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_20205: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_20206: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20207: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20208: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20209: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_20210: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20211: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20212: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20213: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_20214: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_20215: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_20216: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20217: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20218: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20219: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20220: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20221: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20222: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20223: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20224: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20225: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_20226: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_20227: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20228: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20229: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20230: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20231: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20232: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20233: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20234: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_20235: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_20236: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20237: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20238: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_20239: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20240: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20241: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20242: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_20243: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20244: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20245: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20246: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20247: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_20248: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20249: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_20250: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20251: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_20252: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20253: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20254: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20255: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20256: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20257: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_20258: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20259: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_20260: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20261: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_20262: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20263: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20264: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20265: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20266: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_20267: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20268: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20269: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_20270: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20271: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20272: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20273: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_20274: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_20275: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20276: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_20277: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_20278: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20279: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20280: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20281: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20282: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20283: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_20284: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20285: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20286: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20287: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20288: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20289: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_20290: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20291: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_20292: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_20293: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20294: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_20295: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20296: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20297: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20298: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20299: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20300: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_20301: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20302: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20303: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_20304: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20305: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20306: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20307: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_20308: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20309: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_20310: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20311: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_20312: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20313: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20314: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20315: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_20316: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20317: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20318: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20319: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20320: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20321: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20322: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20323: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20324: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_20325: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20326: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20327: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20328: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20329: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20330: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20331: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_20332: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20333: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20334: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20335: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_20336: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20337: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_20338: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20339: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20340: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20341: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_20342: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_20343: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20344: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20345: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_20346: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20347: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20348: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != I
rule_20349: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20350: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_20351: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20352: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20353: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20354: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20355: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20356: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_20357: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20358: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_20359: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20360: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20361: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_20362: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20363: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_20364: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_20365: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_20366: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_20367: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_20368: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_20369: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_20370: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20371: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20372: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20373: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_20374: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20375: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20376: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20377: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_20378: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_20379: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20380: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20381: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20382: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20383: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20384: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20385: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20386: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20387: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20388: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20389: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20390: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_20391: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20392: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20393: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_20394: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20395: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20396: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_20397: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20398: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_20399: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_20400: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20401: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_20402: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20403: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_20404: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_20405: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_20406: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20407: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20408: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_20409: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20410: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_20411: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20412: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_20413: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20414: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20415: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20416: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20417: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_20418: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_20419: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20420: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20421: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20422: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20423: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20424: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20425: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20426: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20427: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20428: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_20429: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_20430: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20431: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20432: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20433: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20434: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20435: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20436: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20437: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20438: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20439: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20440: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_20441: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20442: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20443: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20444: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20445: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20446: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20447: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20448: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20449: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_20450: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20451: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20452: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20453: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_20454: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20455: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_20456: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_20457: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20458: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_20459: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20460: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20461: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20462: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_20463: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_20464: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20465: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20466: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20467: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20468: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20469: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20470: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20471: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_20472: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_20473: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_20474: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20475: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20476: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20477: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20478: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20479: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_20480: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_20481: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20482: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20483: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_20484: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20485: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20486: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_20487: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20488: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_20489: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_20490: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_20491: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20492: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_20493: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20494: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20495: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_20496: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20497: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_20498: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20499: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20500: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20501: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_20502: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20503: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_20504: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20505: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20506: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20507: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20508: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20509: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20510: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_20511: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20512: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20513: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20514: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20515: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20516: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
rule_20517: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_20518: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_20519: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20520: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_20521: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_20522: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20523: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_20524: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20525: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20526: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20527: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_20528: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20529: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_20530: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20531: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_20532: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20533: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20534: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20535: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20536: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20537: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20538: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_20539: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20540: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
rule_20541: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20542: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20543: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20544: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_20545: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20546: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20547: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20548: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20549: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_20550: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20551: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20552: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20553: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_20554: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20555: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20556: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20557: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20558: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_20559: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20560: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_20561: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20562: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20563: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20564: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20565: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20566: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_20567: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20568: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20569: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_20570: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20571: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_20572: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20573: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_20574: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20575: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_20576: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20577: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_20578: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20579: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_20580: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_20581: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20582: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_20583: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20584: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20585: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_20586: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_20587: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_20588: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20589: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20590: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20591: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20592: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_20593: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20594: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20595: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20596: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_20597: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20598: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_20599: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20600: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20601: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20602: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_20603: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_20604: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20605: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_20606: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_20607: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20608: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20609: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_20610: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20611: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20612: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20613: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20614: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20615: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20616: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20617: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20618: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_20619: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_20620: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20621: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20622: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20623: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20624: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20625: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20626: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20627: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_20628: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20629: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20630: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20631: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20632: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20633: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_20634: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20635: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20636: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20637: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20638: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20639: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_20640: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20641: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20642: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_20643: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20644: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_20645: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_20646: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20647: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20648: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20649: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20650: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20651: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20652: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20653: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20654: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20655: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20656: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20657: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20658: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20659: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20660: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20661: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20662: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20663: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20664: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != I
rule_20665: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_20666: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20667: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20668: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20669: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20670: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_20671: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
rule_20672: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20673: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20674: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20675: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20676: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_20677: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20678: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_20679: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20680: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20681: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20682: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_20683: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20684: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20685: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20686: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_20687: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20688: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20689: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_20690: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_20691: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20692: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_20693: MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
rule_20694: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
rule_20695: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_20696: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20697: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20698: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20699: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_20700: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20701: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_20702: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_20703: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_20704: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20705: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20706: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20707: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20708: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20709: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20710: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_20711: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20712: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20713: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_20714: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20715: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20716: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_20717: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_20718: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20719: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20720: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20721: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20722: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20723: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20724: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20725: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20726: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_20727: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20728: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20729: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20730: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_20731: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20732: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_20733: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Empty
rule_20734: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20735: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_20736: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20737: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20738: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_20739: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20740: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20741: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20742: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20743: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20744: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20745: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20746: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20747: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_20748: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20749: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20750: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20751: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20752: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20753: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_20754: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_20755: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20756: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20757: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_20758: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20759: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_20760: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20761: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_20762: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20763: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20764: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_20765: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20766: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20767: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_20768: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_20769: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_20770: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_20771: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_20772: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20773: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20774: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20775: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20776: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20777: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20778: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20779: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20780: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_20781: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_20782: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20783: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20784: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20785: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20786: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20787: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20788: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20789: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20790: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20791: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_20792: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20793: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_20794: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20795: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20796: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20797: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20798: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_20799: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20800: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20801: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20802: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_20803: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20804: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20805: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20806: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20807: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20808: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20809: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_20810: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20811: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20812: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20813: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20814: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20815: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20816: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_20817: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_20818: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20819: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20820: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20821: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_20822: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20823: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20824: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_20825: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_20826: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20827: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20828: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20829: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20830: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_20831: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_20832: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20833: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_20834: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_20835: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20836: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_20837: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20838: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_20839: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_20840: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20841: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20842: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_20843: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_20844: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20845: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20846: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20847: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_20848: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20849: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20850: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_20851: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_20852: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20853: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20854: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20855: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20856: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_20857: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_20858: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20859: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20860: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_20861: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20862: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_20863: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_20864: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20865: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20866: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_20867: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20868: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20869: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20870: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_20871: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Empty
rule_20872: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Inv
rule_20873: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_20874: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20875: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_20876: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20877: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20878: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Data = AuxData
rule_20879: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_20880: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20881: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20882: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_20883: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_20884: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_20885: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_20886: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20887: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20888: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20889: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_20890: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_20891: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_20892: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20893: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20894: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_20895: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20896: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_20897: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20898: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_20899: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_20900: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20901: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20902: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20903: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20904: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20905: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20906: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_20907: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20908: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20909: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20910: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_20911: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20912: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_20913: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_20914: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20915: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_20916: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20917: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_20918: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_20919: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20920: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20921: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20922: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_20923: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20924: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_20925: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_20926: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_20927: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20928: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20929: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_20930: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20931: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20932: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20933: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20934: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20935: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20936: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_20937: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20938: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20939: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20940: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_20941: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20942: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20943: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20944: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20945: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20946: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20947: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20948: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20949: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20950: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_20951: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_20952: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20953: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20954: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20955: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_20956: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_20957: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20958: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20959: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_20960: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_20961: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_20962: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20963: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20964: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20965: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_20966: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_20967: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_20968: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20969: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_20970: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_20971: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20972: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_20973: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_20974: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20975: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_20976: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20977: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20978: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20979: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20980: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20981: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_20982: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_20983: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_20984: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20985: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20986: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20987: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20988: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20989: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_20990: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20991: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_20992: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20993: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_20994: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20995: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20996: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20997: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20998: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_20999: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21000: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_21001: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_21002: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21003: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21004: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21005: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_21006: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21007: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_21008: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21009: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21010: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21011: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_21012: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21013: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21014: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21015: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_21016: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21017: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21018: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21019: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_21020: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21021: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_21022: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_21023: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21024: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21025: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_21026: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_21027: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21028: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_21029: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_21030: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21031: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_21032: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21033: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21034: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21035: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21036: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21037: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_21038: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21039: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21040: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21041: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21042: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != Empty
rule_21043: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
rule_21044: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_21045: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21046: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21047: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21048: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21049: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21050: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21051: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21052: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_21053: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21054: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_21055: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21056: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21057: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21058: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21059: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21060: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21061: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21062: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_21063: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_21064: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_21065: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21066: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21067: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21068: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21069: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_21070: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_21071: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21072: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21073: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21074: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_21075: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_21076: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21077: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_21078: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21079: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_21080: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_21081: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21082: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21083: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21084: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_21085: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21086: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_21087: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21088: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21089: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21090: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21091: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21092: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21093: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21094: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_21095: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21096: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21097: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21098: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21099: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21100: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_21101: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21102: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21103: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21104: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21105: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_21106: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21107: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_21108: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21109: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21110: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21111: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21112: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_21113: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_21114: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21115: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_21116: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21117: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21118: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_21119: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21120: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21121: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_21122: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != I
rule_21123: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21124: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_21125: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21126: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21127: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21128: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21129: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21130: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21131: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21132: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21133: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21134: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21135: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21136: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_21137: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21138: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21139: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21140: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21141: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_21142: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21143: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_21144: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_21145: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21146: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_21147: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21148: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21149: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21150: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21151: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21152: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21153: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21154: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21155: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_21156: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21157: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21158: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21159: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21160: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_21161: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21162: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_21163: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21164: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21165: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_21166: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21167: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21168: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21169: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21170: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21171: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21172: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_21173: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21174: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21175: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_21176: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_21177: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21178: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21179: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_21180: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21181: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_21182: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21183: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21184: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21185: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21186: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_21187: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_21188: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21189: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21190: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21191: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21192: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_21193: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21194: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21195: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21196: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21197: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_21198: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21199: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21200: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21201: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21202: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21203: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_21204: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21205: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21206: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21207: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_21208: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21209: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21210: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21211: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_21212: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21213: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21214: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_21215: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_21216: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
rule_21217: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21218: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21219: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21220: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_21221: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21222: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21223: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_21224: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21225: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21226: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21227: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21228: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21229: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21230: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21231: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21232: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_21233: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_21234: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21235: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21236: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_21237: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21238: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_21239: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_21240: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21241: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_21242: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21243: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21244: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_21245: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21246: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21247: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21248: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21249: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21250: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21251: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21252: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21253: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21254: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21255: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_21256: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21257: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21258: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_21259: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21260: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21261: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_21262: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21263: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_21264: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21265: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21266: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21267: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21268: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_21269: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_21270: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21271: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21272: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_21273: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21274: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21275: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21276: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21277: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21278: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21279: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_21280: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21281: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_21282: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21283: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21284: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_21285: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21286: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21287: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21288: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21289: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_21290: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_21291: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21292: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21293: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21294: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21295: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_21296: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21297: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21298: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_21299: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21300: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_21301: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_21302: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_21303: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21304: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21305: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21306: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_21307: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21308: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_21309: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_21310: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_21311: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21312: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21313: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21314: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21315: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21316: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21317: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_21318: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_21319: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21320: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_21321: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21322: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21323: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21324: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_21325: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21326: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21327: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_21328: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21329: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21330: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21331: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21332: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21333: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_21334: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21335: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_21336: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_21337: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_21338: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21339: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_21340: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21341: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21342: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21343: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21344: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21345: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21346: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_21347: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21348: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21349: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21350: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21351: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21352: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21353: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_21354: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21355: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21356: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
rule_21357: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21358: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21359: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_21360: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21361: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21362: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21363: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21364: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21365: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21366: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_21367: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21368: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21369: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_21370: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21371: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21372: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21373: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21374: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21375: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21376: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21377: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21378: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21379: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21380: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21381: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21382: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21383: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21384: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21385: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21386: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_21387: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_21388: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21389: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21390: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21391: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_21392: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21393: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21394: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_21395: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21396: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21397: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21398: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21399: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21400: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_21401: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_21402: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_21403: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21404: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21405: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21406: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21407: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_21408: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21409: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_21410: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_21411: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21412: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21413: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_21414: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21415: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21416: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_21417: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21418: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21419: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_21420: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21421: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21422: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21423: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21424: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_21425: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_21426: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21427: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21428: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21429: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_21430: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21431: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21432: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21433: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_21434: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21435: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21436: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_21437: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21438: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_21439: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21440: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_21441: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21442: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21443: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21444: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21445: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_21446: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21447: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21448: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_21449: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21450: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_21451: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_21452: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21453: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21454: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21455: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21456: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21457: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21458: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21459: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_21460: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21461: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21462: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21463: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21464: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21465: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21466: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_21467: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_21468: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_21469: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21470: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_21471: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_21472: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21473: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21474: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21475: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_21476: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21477: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_21478: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21479: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_21480: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_21481: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21482: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21483: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21484: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_21485: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21486: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21487: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21488: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_21489: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_21490: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_21491: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21492: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_21493: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_21494: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21495: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21496: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_21497: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_21498: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21499: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21500: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21501: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21502: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21503: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21504: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21505: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21506: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21507: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_21508: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21509: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21510: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_21511: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_21512: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21513: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21514: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21515: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21516: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_21517: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_21518: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21519: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21520: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_21521: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21522: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21523: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_21524: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqS
rule_21525: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_21526: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_21527: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21528: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21529: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21530: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21531: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21532: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_21533: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21534: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_21535: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21536: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_21537: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21538: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_21539: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21540: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_21541: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21542: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21543: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21544: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21545: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21546: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21547: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_21548: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21549: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_21550: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21551: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21552: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21553: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21554: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21555: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_21556: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21557: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21558: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21559: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21560: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21561: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_21562: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_21563: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21564: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21565: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21566: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21567: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21568: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21569: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_21570: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_21571: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21572: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_21573: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21574: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21575: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_21576: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_21577: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21578: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21579: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21580: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_21581: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_21582: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21583: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_21584: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21585: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21586: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21587: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21588: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_21589: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_21590: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_21591: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21592: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21593: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_21594: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21595: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21596: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_21597: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_21598: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21599: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21600: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21601: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21602: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21603: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_21604: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21605: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21606: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21607: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_21608: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21609: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21610: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21611: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_21612: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_21613: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_21614: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21615: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21616: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_21617: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21618: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21619: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21620: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21621: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_21622: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21623: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21624: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21625: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_21626: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_21627: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21628: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_21629: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21630: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_21631: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_21632: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21633: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_21634: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21635: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21636: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_21637: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21638: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21639: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_21640: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_21641: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21642: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21643: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21644: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21645: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21646: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_21647: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
rule_21648: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21649: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21650: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21651: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21652: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_21653: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21654: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21655: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21656: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21657: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21658: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21659: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21660: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21661: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21662: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21663: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_21664: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21665: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21666: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21667: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21668: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_21669: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21670: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21671: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_21672: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21673: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21674: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_21675: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21676: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21677: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21678: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_21679: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_21680: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21681: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21682: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_21683: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21684: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21685: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21686: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21687: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21688: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_21689: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21690: Cache[NODE_2].State != S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_21691: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21692: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21693: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_21694: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21695: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21696: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_21697: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_21698: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_21699: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_21700: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21701: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_21702: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21703: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_21704: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_21705: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21706: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21707: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_21708: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_21709: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21710: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21711: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_21712: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21713: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_21714: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21715: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21716: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_21717: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21718: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_21719: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_21720: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_21721: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21722: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_21723: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_21724: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_21725: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21726: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_21727: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_21728: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_21729: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_21730: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21731: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21732: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_21733: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21734: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21735: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21736: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21737: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21738: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21739: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21740: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21741: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_21742: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_21743: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21744: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_21745: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21746: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21747: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21748: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_21749: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21750: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21751: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_21752: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_21753: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21754: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21755: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_21756: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_21757: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21758: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21759: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21760: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_21761: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21762: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21763: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21764: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21765: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21766: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21767: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21768: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21769: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21770: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21771: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21772: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21773: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21774: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21775: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21776: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21777: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21778: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21779: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21780: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_21781: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21782: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21783: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21784: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21785: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_21786: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21787: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21788: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21789: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21790: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21791: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21792: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21793: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21794: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_21795: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_21796: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21797: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21798: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_21799: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_21800: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21801: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21802: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21803: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21804: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21805: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_21806: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21807: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_21808: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21809: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_21810: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21811: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_21812: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21813: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21814: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21815: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21816: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_21817: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21818: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21819: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_21820: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21821: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_21822: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_21823: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21824: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_21825: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21826: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21827: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21828: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21829: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21830: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21831: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_21832: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21833: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21834: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21835: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21836: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21837: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21838: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21839: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21840: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21841: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21842: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_21843: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21844: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21845: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21846: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21847: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21848: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21849: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_21850: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21851: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21852: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21853: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21854: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21855: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_21856: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21857: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21858: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21859: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_21860: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21861: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21862: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21863: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21864: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21865: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_21866: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_21867: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21868: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21869: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21870: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21871: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_21872: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_21873: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21874: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21875: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_21876: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21877: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21878: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_21879: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21880: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21881: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21882: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_21883: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_21884: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21885: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21886: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21887: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21888: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21889: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_21890: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_21891: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21892: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21893: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21894: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_21895: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21896: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21897: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21898: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21899: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_21900: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21901: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_21902: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21903: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21904: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_21905: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21906: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_21907: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21908: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21909: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21910: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21911: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21912: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21913: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_21914: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21915: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21916: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_21917: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_21918: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21919: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21920: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_21921: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21922: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_21923: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21924: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_21925: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21926: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21927: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21928: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_21929: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21930: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21931: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21932: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21933: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21934: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21935: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_21936: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_21937: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21938: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21939: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21940: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_21941: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21942: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21943: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21944: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21945: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_21946: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_21947: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21948: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21949: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_21950: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21951: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21952: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_21953: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21954: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21955: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_21956: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21957: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21958: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21959: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_21960: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21961: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21962: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21963: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_21964: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_21965: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21966: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_21967: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_21968: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21969: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21970: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21971: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_21972: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21973: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21974: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21975: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21976: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21977: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21978: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21979: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21980: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21981: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21982: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21983: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21984: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21985: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21986: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_21987: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21988: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21989: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21990: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21991: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_21992: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21993: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21994: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21995: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_21996: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21997: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_21998: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21999: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_22000: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22001: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22002: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_22003: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_22004: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22005: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_22006: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22007: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_22008: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22009: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22010: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22011: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22012: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_22013: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_22014: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_22015: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_22016: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_22017: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22018: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_22019: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22020: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22021: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_22022: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22023: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22024: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_22025: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22026: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22027: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_22028: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22029: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22030: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22031: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22032: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22033: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22034: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22035: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_22036: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22037: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22038: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_22039: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22040: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22041: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != Empty
rule_22042: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22043: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22044: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_22045: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22046: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22047: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_22048: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_22049: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_22050: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_22051: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22052: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22053: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22054: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22055: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_22056: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22057: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22058: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22059: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22060: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22061: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22062: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22063: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22064: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22065: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_22066: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22067: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22068: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22069: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_22070: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22071: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22072: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22073: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22074: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_22075: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22076: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22077: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_22078: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22079: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_22080: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22081: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22082: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22083: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22084: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22085: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22086: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22087: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_22088: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_22089: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22090: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22091: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22092: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22093: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_22094: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_22095: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22096: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_22097: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22098: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_22099: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22100: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_22101: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_22102: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22103: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_22104: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22105: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22106: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22107: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22108: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_22109: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22110: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_22111: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_22112: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22113: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != I
rule_22114: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22115: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22116: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_22117: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22118: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22119: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22120: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22121: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22122: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22123: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_22124: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_22125: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_22126: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22127: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22128: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_22129: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22130: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_22131: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22132: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_22133: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22134: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_22135: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_22136: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_22137: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22138: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_22139: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_22140: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22141: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_22142: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22143: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22144: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_22145: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22146: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22147: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22148: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_22149: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_22150: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22151: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22152: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_22153: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22154: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22155: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_22156: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_22157: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_22158: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_22159: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22160: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22161: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_22162: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_22163: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22164: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_22165: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_22166: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22167: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22168: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_22169: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_22170: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_22171: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22172: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_22173: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22174: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22175: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_22176: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22177: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22178: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_22179: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_22180: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22181: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22182: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22183: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22184: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22185: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22186: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22187: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22188: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22189: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22190: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22191: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22192: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_22193: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22194: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22195: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_22196: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22197: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22198: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22199: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_22200: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_22201: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_22202: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_22203: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22204: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22205: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22206: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_22207: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_22208: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22209: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22210: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22211: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22212: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22213: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22214: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22215: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_22216: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22217: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
rule_22218: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22219: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_22220: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_22221: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22222: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22223: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22224: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22225: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22226: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22227: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22228: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22229: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_22230: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22231: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22232: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_22233: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22234: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22235: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22236: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22237: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22238: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_22239: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_22240: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != Empty
rule_22241: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_22242: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_22243: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22244: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22245: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22246: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22247: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22248: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22249: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_22250: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_22251: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_22252: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22253: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_22254: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22255: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22256: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22257: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22258: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22259: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22260: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_22261: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22262: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22263: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22264: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22265: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22266: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22267: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_22268: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22269: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22270: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_22271: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_22272: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_22273: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_22274: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_22275: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22276: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22277: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22278: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22279: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_22280: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22281: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22282: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_22283: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22284: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22285: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_22286: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_22287: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22288: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_22289: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22290: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22291: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_22292: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_22293: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22294: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22295: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22296: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_22297: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22298: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_22299: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22300: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22301: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22302: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_22303: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22304: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22305: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22306: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_22307: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_22308: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_22309: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_22310: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22311: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_22312: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22313: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_22314: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22315: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22316: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22317: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22318: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22319: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22320: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22321: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22322: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22323: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22324: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_22325: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22326: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_22327: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22328: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22329: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_22330: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22331: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_22332: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22333: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22334: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_22335: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_22336: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_22337: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_22338: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22339: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22340: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22341: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_22342: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22343: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22344: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_22345: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22346: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_22347: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22348: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_22349: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22350: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22351: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22352: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22353: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22354: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22355: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22356: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22357: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22358: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22359: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22360: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_22361: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22362: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_22363: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22364: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_22365: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_22366: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_22367: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22368: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_22369: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22370: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22371: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22372: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22373: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22374: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_22375: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_22376: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22377: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22378: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_22379: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22380: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22381: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_22382: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_22383: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_22384: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22385: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22386: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22387: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_22388: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_22389: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_22390: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_22391: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_22392: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22393: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22394: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_22395: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22396: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_22397: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22398: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_22399: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22400: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22401: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22402: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22403: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22404: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22405: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22406: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_22407: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_22408: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22409: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_22410: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22411: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_22412: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22413: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22414: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22415: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22416: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22417: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_22418: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_22419: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22420: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22421: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22422: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22423: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_22424: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22425: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22426: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22427: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22428: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22429: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_22430: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_22431: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22432: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22433: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_22434: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_22435: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22436: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22437: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22438: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_22439: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22440: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22441: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_22442: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_22443: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_22444: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22445: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22446: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_22447: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22448: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_22449: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_22450: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_22451: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22452: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22453: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_22454: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22455: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_22456: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_22457: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22458: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_22459: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_22460: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_22461: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_22462: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_22463: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_22464: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22465: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_22466: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_22467: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_22468: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_22469: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22470: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_22471: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22472: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22473: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22474: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22475: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22476: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_22477: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22478: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22479: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22480: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22481: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_22482: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_22483: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22484: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_22485: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_22486: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_22487: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22488: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22489: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22490: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_22491: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_22492: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_22493: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22494: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22495: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22496: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22497: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22498: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_22499: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22500: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22501: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_22502: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22503: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22504: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22505: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22506: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_22507: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_22508: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_22509: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22510: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_22511: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22512: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_22513: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_22514: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22515: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22516: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22517: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_22518: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22519: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_22520: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22521: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22522: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22523: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22524: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_22525: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22526: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_22527: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_22528: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22529: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22530: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22531: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_22532: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_22533: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22534: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22535: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_22536: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22537: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22538: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22539: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22540: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22541: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_22542: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22543: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22544: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22545: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22546: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22547: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22548: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_22549: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_22550: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22551: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22552: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22553: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_22554: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22555: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22556: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_22557: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22558: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22559: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22560: Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_22561: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22562: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_22563: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22564: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22565: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22566: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_22567: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22568: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_22569: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22570: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22571: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22572: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_22573: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22574: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22575: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22576: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22577: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22578: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_22579: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_22580: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22581: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_22582: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_22583: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22584: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22585: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22586: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22587: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_22588: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22589: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22590: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_22591: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_22592: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22593: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22594: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22595: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22596: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_22597: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22598: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22599: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22600: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_22601: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_22602: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_22603: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22604: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_22605: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_22606: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22607: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22608: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22609: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_22610: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22611: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_22612: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_22613: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22614: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_22615: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22616: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22617: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22618: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_22619: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22620: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22621: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22622: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22623: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22624: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22625: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22626: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_22627: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22628: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22629: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_22630: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22631: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_22632: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_22633: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22634: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22635: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22636: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22637: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_22638: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_22639: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22640: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22641: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_22642: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22643: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22644: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22645: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_22646: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_22647: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_22648: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22649: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22650: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22651: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22652: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_22653: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22654: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22655: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_22656: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22657: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22658: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22659: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_22660: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22661: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22662: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_22663: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22664: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_22665: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22666: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22667: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22668: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22669: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22670: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_22671: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_22672: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22673: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_22674: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_22675: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_22676: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22677: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22678: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_22679: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22680: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22681: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22682: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22683: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22684: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_22685: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_22686: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22687: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22688: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_22689: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_22690: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_22691: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22692: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_22693: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22694: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_22695: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_22696: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_22697: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = InvAck
rule_22698: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != Empty
rule_22699: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22700: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_22701: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22702: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_22703: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_22704: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_22705: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_22706: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22707: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22708: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22709: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22710: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_22711: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_22712: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22713: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22714: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22715: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22716: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_22717: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22718: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_22719: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22720: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_22721: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_22722: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_22723: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_22724: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_22725: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_22726: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_22727: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22728: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22729: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22730: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22731: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_22732: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_22733: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22734: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_22735: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22736: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22737: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22738: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Empty
rule_22739: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22740: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_22741: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22742: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_22743: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22744: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22745: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22746: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22747: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_22748: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22749: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22750: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22751: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_22752: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22753: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22754: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_22755: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_22756: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_22757: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22758: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_22759: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_22760: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22761: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22762: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22763: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22764: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22765: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22766: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22767: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22768: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22769: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_22770: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22771: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22772: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22773: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22774: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22775: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_22776: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22777: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22778: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22779: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22780: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22781: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22782: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22783: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22784: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_22785: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_22786: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22787: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
rule_22788: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22789: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22790: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_22791: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22792: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_22793: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22794: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22795: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22796: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22797: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22798: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_22799: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_22800: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22801: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_22802: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22803: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22804: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22805: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22806: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_22807: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22808: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_22809: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_22810: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22811: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_22812: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_22813: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22814: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22815: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22816: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22817: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_22818: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22819: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_22820: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22821: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_22822: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22823: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22824: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_22825: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_22826: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_22827: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_22828: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22829: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22830: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_22831: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_22832: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22833: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_22834: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22835: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22836: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22837: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_22838: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22839: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_22840: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22841: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_22842: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22843: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_22844: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22845: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22846: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22847: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqS
rule_22848: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_22849: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_22850: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22851: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_22852: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_22853: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22854: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22855: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22856: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22857: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22858: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22859: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_22860: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22861: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22862: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22863: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_22864: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_22865: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_22866: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_22867: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_22868: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22869: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22870: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_22871: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_22872: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22873: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22874: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_22875: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22876: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22877: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_22878: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22879: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_22880: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_22881: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_22882: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22883: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_22884: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_22885: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_22886: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22887: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22888: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22889: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22890: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22891: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_22892: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_22893: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_22894: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22895: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22896: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22897: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_22898: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22899: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22900: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_22901: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_22902: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22903: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_22904: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22905: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22906: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22907: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_22908: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22909: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22910: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_22911: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22912: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22913: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22914: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22915: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_22916: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22917: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_22918: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22919: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22920: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_22921: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22922: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22923: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22924: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22925: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22926: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_22927: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22928: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_22929: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22930: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22931: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22932: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22933: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_22934: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22935: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22936: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22937: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_22938: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22939: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22940: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22941: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22942: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22943: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_22944: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22945: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22946: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22947: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_22948: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22949: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22950: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22951: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22952: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22953: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_22954: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22955: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22956: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_22957: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22958: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_22959: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_22960: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_22961: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_22962: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22963: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_22964: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22965: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22966: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22967: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_22968: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22969: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22970: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_22971: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_22972: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_22973: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22974: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22975: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_22976: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22977: Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_22978: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22979: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_22980: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_22981: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22982: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22983: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22984: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22985: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22986: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22987: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22988: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22989: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22990: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22991: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22992: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_22993: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22994: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22995: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22996: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22997: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22998: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22999: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23000: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23001: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23002: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23003: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_23004: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23005: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23006: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_23007: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_23008: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23009: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23010: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23011: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23012: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_23013: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_23014: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_23015: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23016: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23017: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23018: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23019: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_23020: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_23021: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23022: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23023: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23024: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_23025: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_23026: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_23027: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23028: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23029: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_23030: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23031: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23032: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23033: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23034: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_23035: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23036: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_23037: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_23038: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23039: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23040: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_23041: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_23042: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_23043: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23044: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23045: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23046: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23047: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23048: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23049: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_23050: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_23051: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_23052: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23053: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23054: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_23055: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23056: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23057: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23058: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_23059: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23060: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23061: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_23062: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23063: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23064: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23065: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23066: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23067: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23068: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23069: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_23070: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_23071: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23072: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23073: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23074: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23075: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_23076: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_23077: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23078: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23079: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23080: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23081: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_23082: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23083: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23084: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23085: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23086: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23087: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_23088: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_23089: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23090: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_23091: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_23092: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23093: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23094: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23095: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23096: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23097: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_23098: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_23099: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23100: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_23101: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_23102: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_23103: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23104: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23105: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23106: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23107: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23108: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_23109: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_23110: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_23111: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_23112: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_23113: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_23114: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23115: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_23116: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23117: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23118: Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_23119: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23120: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_23121: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23122: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23123: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23124: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23125: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23126: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23127: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_23128: Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_23129: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23130: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23131: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23132: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23133: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23134: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23135: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_23136: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23137: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23138: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_23139: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23140: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_23141: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23142: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_23143: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23144: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23145: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_23146: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23147: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23148: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23149: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23150: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23151: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23152: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23153: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23154: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23155: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_23156: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_23157: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_23158: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23159: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23160: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23161: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23162: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23163: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23164: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23165: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_23166: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_23167: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_23168: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23169: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23170: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23171: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23172: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23173: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_23174: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_23175: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_23176: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23177: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = InvAck
rule_23178: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != Empty
rule_23179: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23180: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23181: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23182: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23183: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_23184: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23185: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_23186: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_23187: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23188: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_23189: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23190: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23191: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23192: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_23193: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23194: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23195: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23196: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23197: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23198: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23199: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23200: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23201: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23202: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23203: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23204: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = GntS
rule_23205: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Data = AuxData
rule_23206: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_23207: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23208: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23209: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23210: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23211: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23212: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_23213: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_23214: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23215: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23216: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23217: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_23218: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23219: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23220: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23221: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23222: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23223: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_23224: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23225: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23226: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23227: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23228: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23229: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23230: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_23231: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23232: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_23233: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_23234: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23235: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23236: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23237: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_23238: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23239: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23240: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23241: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23242: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_23243: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23244: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23245: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_23246: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23247: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23248: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23249: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23250: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_23251: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23252: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23253: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_23254: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_23255: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23256: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23257: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_23258: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23259: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_23260: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_23261: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23262: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23263: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_23264: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_23265: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_23266: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23267: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23268: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23269: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23270: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_23271: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23272: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23273: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_23274: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23275: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_23276: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23277: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23278: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23279: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23280: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23281: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23282: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23283: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23284: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23285: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23286: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23287: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_23288: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23289: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23290: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23291: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_23292: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23293: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23294: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_23295: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23296: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23297: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_23298: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23299: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_23300: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23301: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23302: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_23303: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23304: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23305: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_23306: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23307: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23308: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23309: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23310: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_23311: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23312: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23313: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_23314: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_23315: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23316: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_23317: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23318: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_23319: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_23320: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23321: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23322: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23323: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_23324: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_23325: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23326: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23327: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23328: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23329: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23330: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23331: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23332: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23333: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_23334: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23335: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_23336: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23337: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23338: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_23339: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23340: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_23341: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_23342: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_23343: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23344: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23345: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23346: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23347: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23348: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23349: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23350: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23351: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23352: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23353: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_23354: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_23355: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23356: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23357: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_23358: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23359: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_23360: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23361: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23362: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23363: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_23364: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_23365: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_23366: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23367: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23368: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23369: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_23370: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23371: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23372: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23373: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23374: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_23375: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_23376: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_23377: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23378: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != Empty
rule_23379: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23380: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != ReqS
rule_23381: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23382: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_23383: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23384: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23385: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_23386: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_23387: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23388: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23389: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23390: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_23391: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23392: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23393: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_23394: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_23395: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_23396: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_23397: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23398: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23399: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23400: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23401: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23402: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23403: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23404: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_23405: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23406: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_23407: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23408: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_23409: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23410: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_23411: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23412: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23413: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23414: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23415: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
rule_23416: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23417: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != Empty
rule_23418: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != Empty
rule_23419: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23420: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23421: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23422: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23423: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23424: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_23425: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_23426: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23427: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_23428: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23429: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_23430: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_23431: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23432: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_23433: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_23434: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23435: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23436: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_23437: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23438: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23439: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23440: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23441: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23442: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23443: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23444: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23445: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23446: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23447: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_23448: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23449: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23450: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23451: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23452: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23453: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23454: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23455: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_23456: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23457: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_23458: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_23459: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_23460: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23461: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23462: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23463: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23464: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23465: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23466: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23467: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_23468: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23469: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23470: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_23471: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23472: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_23473: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_23474: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_23475: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23476: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23477: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_23478: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23479: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23480: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_23481: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23482: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23483: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_23484: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23485: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23486: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_23487: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23488: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23489: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23490: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23491: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23492: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_23493: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_23494: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23495: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23496: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_23497: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23498: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23499: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_23500: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23501: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23502: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_23503: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_23504: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23505: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_23506: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23507: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23508: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23509: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_23510: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_23511: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_23512: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23513: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23514: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_23515: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23516: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_23517: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_23518: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23519: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23520: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23521: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_23522: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_23523: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_23524: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_23525: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_23526: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23527: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23528: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23529: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_23530: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23531: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23532: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_23533: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_23534: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_23535: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_23536: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23537: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_23538: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_23539: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_23540: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23541: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23542: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_23543: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23544: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23545: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23546: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_23547: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23548: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23549: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23550: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23551: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23552: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23553: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_23554: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23555: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23556: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23557: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23558: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23559: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23560: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23561: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23562: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23563: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23564: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23565: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23566: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_23567: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_23568: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23569: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_23570: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23571: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23572: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23573: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23574: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23575: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23576: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23577: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_23578: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23579: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_23580: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_23581: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23582: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_23583: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23584: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_23585: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23586: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23587: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_23588: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_23589: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23590: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_23591: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23592: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_23593: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23594: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_23595: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23596: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23597: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23598: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23599: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23600: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23601: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23602: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23603: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_23604: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23605: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_23606: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_23607: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23608: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_23609: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23610: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23611: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23612: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_23613: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_23614: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_23615: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23616: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23617: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23618: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23619: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23620: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqE
rule_23621: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23622: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23623: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23624: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_23625: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23626: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23627: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_23628: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_23629: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23630: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23631: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23632: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23633: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_23634: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23635: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_23636: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23637: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23638: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23639: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23640: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23641: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_23642: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23643: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_23644: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23645: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23646: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23647: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23648: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23649: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23650: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_23651: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23652: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23653: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_23654: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_23655: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_23656: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23657: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23658: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23659: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23660: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_23661: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23662: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_23663: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23664: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23665: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23666: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_23667: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23668: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23669: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23670: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_23671: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_23672: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_23673: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23674: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_23675: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23676: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23677: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23678: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_23679: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_23680: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_23681: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23682: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23683: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_23684: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_23685: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23686: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23687: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_23688: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23689: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23690: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23691: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23692: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23693: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23694: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23695: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_23696: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_23697: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23698: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23699: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23700: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23701: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_23702: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23703: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_23704: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23705: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_23706: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23707: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23708: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_23709: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_23710: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23711: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_23712: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23713: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_23714: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23715: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23716: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23717: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23718: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23719: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_23720: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_23721: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23722: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_23723: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23724: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23725: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23726: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23727: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_23728: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23729: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23730: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23731: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23732: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23733: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_23734: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23735: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23736: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_23737: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23738: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23739: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23740: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_23741: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23742: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23743: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23744: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23745: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23746: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23747: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23748: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_23749: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23750: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23751: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23752: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23753: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23754: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23755: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23756: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_23757: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23758: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23759: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_23760: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_23761: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23762: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23763: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23764: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23765: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_23766: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_23767: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_23768: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23769: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23770: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_23771: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23772: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_23773: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23774: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23775: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_23776: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23777: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23778: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_23779: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_23780: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23781: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23782: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23783: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23784: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_23785: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23786: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23787: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23788: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_23789: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23790: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23791: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23792: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23793: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23794: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23795: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23796: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23797: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23798: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23799: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23800: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23801: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_23802: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
rule_23803: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_23804: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23805: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23806: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_23807: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23808: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_23809: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23810: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23811: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_23812: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23813: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23814: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23815: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_23816: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_23817: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23818: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_23819: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_23820: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23821: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_23822: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23823: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23824: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_23825: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23826: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23827: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_23828: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23829: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23830: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_23831: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23832: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23833: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_23834: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_23835: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23836: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23837: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23838: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_23839: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23840: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23841: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_23842: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23843: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_23844: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23845: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_23846: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_23847: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23848: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23849: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23850: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23851: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_23852: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23853: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23854: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_23855: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_23856: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23857: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23858: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23859: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23860: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23861: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23862: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23863: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_23864: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23865: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23866: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23867: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23868: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_23869: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23870: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23871: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23872: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23873: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_23874: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23875: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23876: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_23877: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23878: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23879: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_23880: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_23881: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23882: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23883: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23884: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_23885: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23886: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23887: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_23888: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23889: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23890: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23891: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23892: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23893: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_23894: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_23895: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23896: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_23897: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23898: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_23899: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23900: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23901: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23902: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_23903: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23904: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_23905: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23906: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_23907: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23908: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_23909: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_23910: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23911: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23912: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_23913: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23914: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23915: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23916: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23917: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_23918: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23919: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23920: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23921: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23922: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23923: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23924: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23925: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_23926: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23927: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23928: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23929: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_23930: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23931: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23932: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
rule_23933: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23934: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_23935: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23936: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_23937: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_23938: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23939: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23940: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23941: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23942: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23943: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23944: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23945: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23946: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23947: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23948: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23949: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_23950: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_23951: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_23952: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23953: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23954: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23955: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_23956: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23957: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23958: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23959: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23960: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23961: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23962: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23963: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23964: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_23965: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23966: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23967: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_23968: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_23969: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_23970: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_23971: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_23972: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23973: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_23974: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23975: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23976: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_23977: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23978: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23979: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23980: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_23981: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_23982: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_23983: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_23984: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23985: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_23986: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_23987: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_23988: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23989: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23990: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23991: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_23992: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23993: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_23994: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_23995: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23996: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23997: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23998: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23999: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24000: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_24001: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_24002: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24003: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24004: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24005: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24006: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_24007: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_24008: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24009: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24010: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24011: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24012: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24013: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24014: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24015: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24016: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_24017: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_24018: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24019: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_24020: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24021: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24022: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24023: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24024: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_24025: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24026: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_24027: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_24028: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24029: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24030: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24031: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_24032: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_24033: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24034: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24035: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24036: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24037: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24038: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_24039: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24040: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24041: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24042: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24043: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_24044: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_24045: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24046: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24047: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_24048: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_24049: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_24050: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_24051: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24052: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_24053: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24054: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24055: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_24056: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_24057: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_24058: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_24059: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_24060: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24061: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_24062: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24063: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_24064: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24065: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24066: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24067: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24068: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_24069: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_24070: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_24071: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = GntS
rule_24072: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Data = AuxData
rule_24073: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24074: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24075: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24076: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24077: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_24078: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_24079: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24080: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24081: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24082: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24083: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24084: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
rule_24085: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_24086: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24087: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24088: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24089: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24090: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24091: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24092: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24093: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_24094: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_24095: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24096: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24097: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Empty
rule_24098: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24099: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24100: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24101: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_24102: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_24103: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_24104: Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_24105: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_24106: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24107: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_24108: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24109: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_24110: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24111: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24112: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_24113: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_24114: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24115: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_24116: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24117: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_24118: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24119: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24120: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24121: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24122: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_24123: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24124: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_24125: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_24126: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24127: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24128: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24129: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_24130: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_24131: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_24132: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_24133: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_24134: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24135: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_24136: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24137: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24138: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24139: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24140: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24141: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24142: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24143: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24144: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24145: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24146: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_24147: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24148: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24149: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24150: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_24151: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24152: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24153: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_24154: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_24155: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24156: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_24157: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24158: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24159: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24160: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24161: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24162: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_24163: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_24164: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24165: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24166: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_24167: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_24168: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_24169: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24170: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24171: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_24172: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24173: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24174: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24175: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24176: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24177: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24178: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24179: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_24180: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24181: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24182: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24183: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_24184: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24185: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24186: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24187: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_24188: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_24189: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_24190: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24191: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24192: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24193: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_24194: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_24195: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24196: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24197: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_24198: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24199: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24200: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_24201: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_24202: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_24203: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24204: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24205: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_24206: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24207: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24208: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24209: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_24210: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24211: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_24212: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24213: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_24214: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_24215: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_24216: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_24217: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24218: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24219: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24220: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24221: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24222: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24223: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_24224: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24225: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24226: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24227: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24228: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24229: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24230: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24231: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_24232: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_24233: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24234: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24235: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24236: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24237: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24238: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24239: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24240: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24241: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24242: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24243: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24244: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24245: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24246: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_24247: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24248: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_24249: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_24250: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_24251: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_24252: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24253: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24254: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_24255: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24256: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_24257: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24258: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24259: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24260: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24261: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24262: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_24263: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24264: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24265: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_24266: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24267: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24268: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24269: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_24270: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24271: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24272: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24273: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
rule_24274: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_24275: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24276: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24277: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24278: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24279: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24280: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_24281: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24282: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24283: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24284: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_24285: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_24286: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24287: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24288: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_24289: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24290: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_24291: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_24292: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24293: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_24294: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24295: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24296: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24297: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24298: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24299: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24300: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24301: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_24302: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24303: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24304: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24305: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24306: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24307: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_24308: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_24309: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24310: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24311: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
rule_24312: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_24313: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24314: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24315: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_24316: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24317: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24318: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24319: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24320: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24321: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_24322: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24323: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24324: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_24325: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24326: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_24327: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24328: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_24329: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24330: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_24331: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24332: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24333: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_24334: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24335: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_24336: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24337: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24338: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24339: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_24340: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_24341: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24342: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_24343: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_24344: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24345: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_24346: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24347: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_24348: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24349: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_24350: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24351: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24352: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_24353: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24354: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_24355: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_24356: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24357: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_24358: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24359: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24360: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24361: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_24362: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24363: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24364: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_24365: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24366: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24367: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24368: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != Empty
rule_24369: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24370: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_24371: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_24372: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24373: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24374: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_24375: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24376: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24377: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24378: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24379: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24380: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24381: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24382: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24383: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24384: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24385: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24386: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24387: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_24388: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24389: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_24390: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_24391: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_24392: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24393: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24394: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24395: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24396: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != Empty
rule_24397: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_24398: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24399: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24400: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
rule_24401: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_24402: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24403: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_24404: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24405: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_24406: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_24407: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24408: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24409: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_24410: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24411: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_24412: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24413: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24414: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24415: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24416: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24417: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24418: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24419: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_24420: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24421: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_24422: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24423: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24424: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_24425: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24426: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24427: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24428: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24429: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_24430: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_24431: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_24432: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24433: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_24434: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24435: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24436: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = InvAck
rule_24437: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24438: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != Empty
rule_24439: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_24440: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24441: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != Empty
rule_24442: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_24443: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_24444: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24445: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24446: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24447: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24448: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24449: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24450: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24451: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24452: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24453: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24454: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24455: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24456: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24457: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_24458: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24459: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24460: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_24461: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_24462: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_24463: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24464: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24465: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_24466: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24467: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24468: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_24469: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_24470: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24471: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24472: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_24473: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24474: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24475: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24476: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_24477: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_24478: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24479: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24480: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24481: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_24482: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_24483: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_24484: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24485: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24486: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_24487: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24488: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24489: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_24490: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_24491: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24492: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24493: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24494: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_24495: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_24496: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24497: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24498: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24499: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24500: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24501: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24502: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_24503: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_24504: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24505: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24506: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24507: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24508: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_24509: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24510: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24511: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24512: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24513: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_24514: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_24515: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24516: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24517: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24518: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24519: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24520: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24521: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24522: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_24523: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_24524: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24525: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24526: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_24527: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24528: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_24529: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24530: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_24531: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24532: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24533: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24534: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24535: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24536: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24537: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = InvAck
rule_24538: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != Empty
rule_24539: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24540: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_24541: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_24542: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24543: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24544: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24545: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24546: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24547: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24548: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_24549: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_24550: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_24551: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24552: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24553: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24554: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24555: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24556: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24557: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24558: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_24559: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_24560: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_24561: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24562: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24563: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24564: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24565: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_24566: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24567: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24568: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
rule_24569: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24570: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24571: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_24572: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24573: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24574: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_24575: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24576: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_24577: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_24578: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24579: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24580: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24581: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24582: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_24583: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_24584: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24585: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24586: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_24587: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_24588: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24589: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_24590: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24591: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_24592: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24593: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24594: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24595: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_24596: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24597: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24598: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24599: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24600: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_24601: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_24602: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24603: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_24604: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24605: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24606: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_24607: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_24608: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_24609: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24610: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_24611: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_24612: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_24613: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_24614: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24615: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_24616: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24617: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24618: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24619: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24620: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_24621: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24622: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24623: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_24624: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24625: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24626: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_24627: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24628: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24629: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_24630: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24631: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24632: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24633: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_24634: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_24635: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_24636: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24637: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_24638: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24639: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24640: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24641: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_24642: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24643: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24644: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_24645: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24646: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24647: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24648: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24649: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24650: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24651: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24652: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24653: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24654: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_24655: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24656: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24657: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24658: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24659: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_24660: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_24661: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_24662: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24663: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24664: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_24665: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_24666: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24667: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_24668: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_24669: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_24670: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24671: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_24672: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24673: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24674: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24675: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24676: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_24677: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24678: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24679: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24680: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_24681: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24682: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24683: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24684: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24685: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24686: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24687: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_24688: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_24689: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24690: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24691: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_24692: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_24693: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24694: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24695: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24696: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_24697: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_24698: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_24699: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_24700: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_24701: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24702: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24703: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24704: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_24705: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24706: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24707: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24708: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24709: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_24710: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_24711: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24712: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24713: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24714: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_24715: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24716: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24717: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24718: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24719: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24720: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_24721: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24722: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24723: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24724: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24725: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24726: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24727: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24728: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24729: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24730: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_24731: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24732: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_24733: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24734: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_24735: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24736: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24737: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24738: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24739: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24740: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24741: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24742: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24743: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_24744: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24745: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24746: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24747: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_24748: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24749: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24750: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_24751: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_24752: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24753: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24754: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_24755: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_24756: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_24757: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_24758: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24759: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_24760: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_24761: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24762: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_24763: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24764: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_24765: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_24766: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24767: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqS
rule_24768: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24769: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24770: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24771: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24772: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24773: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24774: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24775: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24776: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24777: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24778: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_24779: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24780: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_24781: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24782: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_24783: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24784: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24785: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_24786: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_24787: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24788: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24789: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_24790: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24791: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24792: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_24793: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24794: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24795: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24796: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24797: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_24798: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24799: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_24800: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_24801: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24802: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24803: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24804: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != Empty
rule_24805: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24806: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_24807: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_24808: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24809: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24810: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24811: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24812: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_24813: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_24814: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_24815: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24816: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_24817: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24818: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_24819: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_24820: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24821: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24822: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_24823: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_24824: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_24825: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_24826: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_24827: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_24828: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24829: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24830: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24831: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24832: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_24833: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24834: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_24835: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24836: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_24837: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_24838: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_24839: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24840: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_24841: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_24842: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_24843: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_24844: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_24845: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_24846: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_24847: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24848: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_24849: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_24850: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24851: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24852: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_24853: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24854: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24855: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24856: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24857: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24858: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24859: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_24860: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24861: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_24862: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_24863: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_24864: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_24865: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_24866: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24867: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24868: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24869: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_24870: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_24871: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24872: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_24873: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24874: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24875: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_24876: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24877: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24878: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24879: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24880: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24881: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24882: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_24883: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_24884: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24885: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24886: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24887: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24888: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24889: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24890: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24891: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24892: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24893: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24894: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24895: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24896: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_24897: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24898: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24899: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24900: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24901: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24902: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24903: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24904: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24905: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_24906: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_24907: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24908: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_24909: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_24910: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24911: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_24912: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_24913: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_24914: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24915: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24916: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24917: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_24918: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_24919: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_24920: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24921: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24922: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24923: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24924: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24925: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_24926: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24927: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24928: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24929: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24930: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_24931: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24932: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24933: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_24934: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24935: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24936: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24937: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_24938: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_24939: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_24940: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24941: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24942: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24943: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_24944: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24945: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24946: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24947: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24948: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_24949: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24950: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24951: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_24952: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24953: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24954: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24955: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24956: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24957: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24958: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24959: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24960: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24961: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_24962: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_24963: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24964: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_24965: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_24966: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24967: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24968: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_24969: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_24970: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_24971: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24972: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24973: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24974: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24975: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24976: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
rule_24977: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24978: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24979: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_24980: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24981: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24982: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_24983: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24984: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_24985: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_24986: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24987: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_24988: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24989: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_24990: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24991: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24992: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_24993: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_24994: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24995: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24996: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24997: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_24998: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_24999: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25000: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25001: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25002: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_25003: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_25004: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25005: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25006: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_25007: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25008: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25009: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25010: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_25011: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25012: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25013: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_25014: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_25015: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25016: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_25017: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_25018: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25019: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_25020: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_25021: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25022: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_25023: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_25024: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25025: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25026: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25027: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_25028: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25029: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_25030: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_25031: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25032: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25033: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25034: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25035: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25036: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25037: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25038: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_25039: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25040: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25041: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_25042: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25043: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25044: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25045: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25046: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_25047: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_25048: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_25049: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25050: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_25051: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25052: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25053: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25054: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25055: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25056: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25057: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25058: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_25059: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25060: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_25061: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25062: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_25063: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25064: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_25065: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25066: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25067: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_25068: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25069: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25070: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25071: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25072: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25073: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25074: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25075: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25076: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_25077: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25078: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25079: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25080: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25081: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25082: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_25083: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25084: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25085: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_25086: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = GntS
rule_25087: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Data = AuxData
rule_25088: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25089: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25090: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25091: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25092: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_25093: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25094: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_25095: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_25096: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25097: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_25098: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25099: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_25100: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25101: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25102: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_25103: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_25104: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25105: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25106: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_25107: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_25108: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_25109: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25110: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25111: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_25112: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25113: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_25114: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25115: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25116: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25117: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25118: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_25119: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25120: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25121: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_25122: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25123: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25124: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_25125: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25126: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_25127: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25128: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25129: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25130: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25131: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25132: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25133: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25134: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25135: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != Empty
rule_25136: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25137: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25138: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25139: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25140: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25141: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25142: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25143: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25144: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25145: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25146: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25147: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_25148: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_25149: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Empty
rule_25150: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25151: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_25152: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
rule_25153: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25154: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25155: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25156: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25157: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25158: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25159: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25160: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25161: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25162: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25163: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25164: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25165: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25166: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25167: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25168: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25169: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25170: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_25171: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_25172: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25173: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25174: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25175: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25176: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25177: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25178: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25179: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25180: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_25181: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25182: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25183: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25184: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25185: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_25186: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25187: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25188: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25189: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25190: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25191: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25192: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25193: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25194: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25195: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_25196: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_25197: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25198: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25199: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_25200: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25201: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25202: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_25203: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25204: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25205: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25206: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25207: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_25208: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_25209: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25210: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_25211: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25212: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25213: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25214: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25215: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25216: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_25217: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25218: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25219: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25220: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25221: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25222: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25223: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25224: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25225: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25226: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_25227: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25228: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25229: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25230: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_25231: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25232: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_25233: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25234: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_25235: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_25236: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25237: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25238: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25239: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25240: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25241: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25242: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_25243: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_25244: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_25245: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25246: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25247: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_25248: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_25249: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_25250: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_25251: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_25252: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25253: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25254: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25255: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25256: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25257: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25258: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25259: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25260: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25261: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25262: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_25263: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25264: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25265: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25266: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25267: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25268: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_25269: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25270: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25271: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25272: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25273: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25274: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_25275: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_25276: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25277: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25278: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25279: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_25280: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25281: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_25282: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_25283: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_25284: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25285: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_25286: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_25287: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25288: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25289: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25290: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25291: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25292: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25293: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25294: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25295: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25296: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25297: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_25298: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25299: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25300: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25301: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_25302: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25303: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_25304: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25305: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_25306: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25307: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != Empty
rule_25308: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25309: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25310: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25311: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_25312: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_25313: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25314: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25315: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25316: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25317: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25318: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25319: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25320: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_25321: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25322: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25323: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25324: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25325: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_25326: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25327: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_25328: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25329: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25330: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25331: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25332: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25333: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25334: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25335: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25336: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_25337: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25338: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25339: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25340: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25341: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25342: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_25343: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_25344: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_25345: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25346: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25347: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25348: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25349: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_25350: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25351: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25352: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25353: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25354: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25355: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
rule_25356: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25357: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25358: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25359: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25360: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25361: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25362: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25363: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25364: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25365: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_25366: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_25367: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_25368: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25369: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25370: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_25371: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_25372: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25373: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25374: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25375: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25376: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25377: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25378: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25379: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25380: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_25381: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_25382: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_25383: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25384: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_25385: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25386: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25387: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25388: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25389: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_25390: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25391: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_25392: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25393: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25394: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25395: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25396: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25397: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_25398: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_25399: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25400: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_25401: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25402: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25403: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25404: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_25405: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25406: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_25407: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25408: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_25409: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_25410: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_25411: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_25412: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25413: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_25414: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25415: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25416: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_25417: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_25418: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_25419: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25420: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25421: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25422: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25423: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25424: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25425: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_25426: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25427: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25428: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25429: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_25430: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_25431: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25432: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25433: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25434: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25435: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25436: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25437: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25438: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25439: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25440: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_25441: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25442: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25443: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25444: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25445: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25446: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_25447: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25448: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25449: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25450: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25451: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25452: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25453: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25454: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_25455: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_25456: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_25457: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25458: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25459: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_25460: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25461: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25462: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_25463: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25464: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25465: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25466: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_25467: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_25468: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25469: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25470: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25471: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25472: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_25473: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_25474: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_25475: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_25476: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_25477: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25478: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_25479: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25480: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_25481: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25482: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25483: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25484: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25485: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25486: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25487: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25488: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_25489: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25490: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25491: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25492: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25493: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25494: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25495: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25496: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25497: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_25498: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25499: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25500: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25501: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25502: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25503: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25504: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25505: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25506: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25507: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25508: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_25509: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_25510: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25511: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25512: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25513: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_25514: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25515: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25516: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25517: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25518: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25519: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25520: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_25521: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_25522: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25523: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25524: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25525: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25526: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_25527: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25528: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25529: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_25530: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25531: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25532: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25533: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_25534: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_25535: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25536: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25537: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_25538: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25539: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_25540: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25541: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25542: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25543: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25544: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25545: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25546: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_25547: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_25548: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25549: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25550: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25551: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25552: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_25553: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25554: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_25555: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25556: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_25557: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25558: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_25559: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25560: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_25561: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_25562: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25563: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25564: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25565: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_25566: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25567: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_25568: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25569: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25570: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25571: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_25572: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_25573: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25574: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_25575: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25576: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25577: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25578: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25579: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25580: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25581: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_25582: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_25583: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25584: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25585: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_25586: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25587: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25588: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25589: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25590: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25591: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25592: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25593: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25594: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25595: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_25596: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25597: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25598: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25599: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25600: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25601: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25602: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_25603: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25604: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25605: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25606: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25607: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25608: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25609: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_25610: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_25611: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25612: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25613: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25614: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25615: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25616: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25617: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25618: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25619: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25620: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_25621: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_25622: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25623: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25624: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_25625: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_25626: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25627: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_25628: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_25629: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25630: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25631: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25632: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25633: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_25634: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25635: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25636: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25637: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25638: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25639: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25640: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_25641: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25642: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25643: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25644: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_25645: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25646: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_25647: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25648: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25649: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25650: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25651: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_25652: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25653: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25654: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25655: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25656: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25657: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25658: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25659: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25660: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_25661: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25662: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25663: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25664: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25665: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25666: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25667: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_25668: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25669: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25670: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25671: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25672: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_25673: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25674: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25675: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25676: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25677: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25678: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25679: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25680: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25681: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_25682: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25683: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25684: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25685: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25686: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25687: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25688: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25689: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25690: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_25691: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_25692: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25693: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25694: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25695: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25696: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25697: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25698: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25699: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25700: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25701: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25702: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
rule_25703: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25704: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25705: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25706: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25707: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25708: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_25709: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25710: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25711: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25712: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25713: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_25714: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25715: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25716: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25717: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25718: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_25719: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_25720: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25721: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25722: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25723: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25724: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_25725: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25726: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25727: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25728: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25729: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_25730: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25731: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_25732: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25733: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_25734: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25735: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25736: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25737: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25738: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_25739: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25740: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25741: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25742: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_25743: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25744: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != Empty
rule_25745: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25746: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25747: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25748: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25749: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25750: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25751: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25752: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25753: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25754: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_25755: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25756: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25757: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25758: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25759: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_25760: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25761: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25762: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqS
rule_25763: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25764: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25765: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25766: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25767: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25768: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25769: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_25770: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_25771: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_25772: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25773: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25774: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25775: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25776: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_25777: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25778: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25779: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_25780: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25781: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25782: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_25783: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_25784: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25785: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_25786: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25787: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25788: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25789: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25790: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_25791: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25792: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_25793: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25794: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25795: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25796: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25797: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25798: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25799: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25800: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25801: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_25802: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25803: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25804: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25805: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25806: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25807: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25808: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25809: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25810: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25811: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_25812: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25813: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_25814: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25815: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25816: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25817: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25818: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25819: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_25820: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25821: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25822: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25823: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_25824: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25825: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_25826: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_25827: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25828: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25829: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25830: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25831: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_25832: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_25833: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25834: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25835: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25836: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_25837: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25838: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25839: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25840: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = GntS
rule_25841: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Data = AuxData
rule_25842: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25843: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25844: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25845: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25846: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25847: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25848: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
rule_25849: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_25850: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_25851: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25852: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_25853: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
rule_25854: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25855: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_25856: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25857: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25858: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_25859: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25860: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25861: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_25862: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25863: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_25864: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25865: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25866: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25867: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_25868: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_25869: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_25870: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25871: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25872: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25873: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_25874: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_25875: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25876: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_25877: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_25878: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25879: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_25880: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_25881: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_25882: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_25883: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25884: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_25885: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25886: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25887: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25888: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25889: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25890: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_25891: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25892: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25893: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25894: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_25895: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25896: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25897: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25898: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25899: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25900: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_25901: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25902: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25903: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25904: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25905: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25906: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25907: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_25908: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_25909: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25910: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25911: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_25912: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25913: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_25914: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25915: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25916: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25917: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25918: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != Empty
rule_25919: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_25920: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25921: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_25922: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_25923: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25924: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25925: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25926: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25927: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25928: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25929: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25930: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25931: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25932: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25933: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_25934: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_25935: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_25936: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_25937: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_25938: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25939: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25940: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25941: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25942: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25943: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25944: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25945: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25946: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25947: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_25948: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25949: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_25950: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
rule_25951: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_25952: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25953: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_25954: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25955: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25956: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25957: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25958: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25959: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25960: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25961: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_25962: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25963: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25964: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25965: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25966: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25967: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25968: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25969: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25970: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_25971: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25972: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25973: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25974: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25975: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25976: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
rule_25977: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25978: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25979: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25980: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25981: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_25982: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25983: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25984: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25985: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25986: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25987: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25988: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25989: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25990: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25991: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_25992: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25993: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25994: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25995: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25996: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25997: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_25998: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25999: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_26000: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_26001: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26002: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26003: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26004: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26005: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26006: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_26007: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_26008: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26009: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26010: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26011: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26012: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26013: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_26014: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26015: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_26016: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
rule_26017: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26018: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_26019: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26020: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26021: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26022: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26023: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26024: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26025: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_26026: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26027: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26028: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26029: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26030: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26031: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_26032: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26033: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_26034: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_26035: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_26036: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26037: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26038: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26039: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_26040: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26041: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_26042: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26043: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_26044: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_26045: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_26046: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_26047: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26048: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_26049: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_26050: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26051: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26052: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26053: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26054: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26055: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26056: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26057: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_26058: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26059: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26060: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26061: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_26062: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_26063: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26064: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26065: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_26066: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26067: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26068: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26069: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26070: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26071: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26072: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26073: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_26074: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_26075: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_26076: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_26077: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26078: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26079: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_26080: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26081: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_26082: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26083: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26084: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26085: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26086: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26087: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_26088: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26089: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26090: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26091: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_26092: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26093: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26094: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26095: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_26096: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26097: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26098: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26099: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26100: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26101: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26102: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_26103: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26104: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26105: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26106: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26107: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26108: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26109: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26110: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26111: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26112: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26113: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26114: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26115: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_26116: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26117: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26118: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26119: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26120: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_26121: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26122: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26123: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26124: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26125: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26126: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26127: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_26128: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26129: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26130: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26131: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26132: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26133: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26134: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26135: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26136: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_26137: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26138: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_26139: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26140: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26141: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26142: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26143: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26144: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26145: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26146: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_26147: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26148: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_26149: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26150: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26151: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_26152: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26153: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26154: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_26155: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26156: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26157: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_26158: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26159: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26160: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_26161: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26162: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26163: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26164: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26165: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_26166: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_26167: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26168: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_26169: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26170: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26171: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_26172: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26173: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26174: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26175: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26176: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26177: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26178: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26179: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26180: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26181: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26182: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26183: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_26184: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26185: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26186: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_26187: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26188: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26189: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26190: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_26191: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_26192: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26193: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26194: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != Empty
rule_26195: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26196: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26197: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26198: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_26199: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26200: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26201: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26202: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26203: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26204: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_26205: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26206: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26207: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_26208: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26209: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26210: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_26211: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26212: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
rule_26213: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26214: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26215: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26216: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_26217: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26218: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26219: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_26220: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_26221: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26222: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26223: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26224: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26225: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26226: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26227: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26228: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_26229: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26230: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26231: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26232: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26233: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26234: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_26235: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26236: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_26237: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26238: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26239: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26240: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26241: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26242: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26243: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26244: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26245: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_26246: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26247: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26248: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26249: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26250: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_26251: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26252: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26253: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26254: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_26255: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26256: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26257: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26258: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26259: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26260: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26261: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26262: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26263: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26264: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26265: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_26266: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26267: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26268: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26269: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26270: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26271: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26272: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26273: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26274: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26275: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_26276: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26277: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26278: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26279: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_26280: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26281: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26282: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26283: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26284: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26285: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_26286: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26287: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26288: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26289: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26290: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26291: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26292: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26293: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26294: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26295: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_26296: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26297: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26298: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26299: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26300: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26301: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26302: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26303: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_26304: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_26305: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26306: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26307: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26308: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_26309: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_26310: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26311: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_26312: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_26313: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26314: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_26315: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26316: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26317: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26318: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_26319: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26320: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26321: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_26322: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26323: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26324: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26325: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26326: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26327: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_26328: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_26329: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_26330: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26331: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_26332: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_26333: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26334: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_26335: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_26336: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26337: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26338: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_26339: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26340: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26341: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26342: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_26343: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_26344: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26345: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26346: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26347: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_26348: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_26349: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26350: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26351: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26352: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26353: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_26354: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_26355: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26356: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26357: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_26358: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_26359: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_26360: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_26361: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_26362: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26363: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26364: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26365: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_26366: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26367: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_26368: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_26369: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_26370: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26371: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_26372: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26373: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26374: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_26375: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26376: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26377: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26378: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26379: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26380: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_26381: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26382: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26383: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_26384: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26385: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26386: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_26387: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26388: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26389: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26390: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_26391: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26392: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26393: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26394: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26395: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26396: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26397: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26398: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26399: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26400: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26401: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26402: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_26403: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26404: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26405: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_26406: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26407: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26408: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26409: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_26410: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26411: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_26412: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26413: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26414: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26415: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_26416: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26417: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_26418: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26419: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26420: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26421: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_26422: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_26423: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26424: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_26425: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26426: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26427: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26428: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26429: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_26430: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_26431: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26432: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26433: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26434: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26435: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26436: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_26437: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26438: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_26439: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_26440: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_26441: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26442: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26443: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26444: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_26445: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26446: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26447: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26448: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26449: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26450: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_26451: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26452: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_26453: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26454: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26455: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26456: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26457: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_26458: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26459: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_26460: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_26461: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_26462: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26463: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26464: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26465: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26466: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26467: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26468: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26469: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26470: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_26471: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_26472: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26473: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26474: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26475: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26476: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26477: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26478: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26479: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26480: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26481: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_26482: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_26483: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26484: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_26485: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26486: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26487: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26488: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26489: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26490: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26491: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_26492: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_26493: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_26494: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_26495: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26496: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_26497: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26498: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_26499: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_26500: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26501: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26502: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26503: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_26504: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_26505: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_26506: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26507: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26508: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_26509: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_26510: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26511: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26512: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_26513: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_26514: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26515: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26516: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26517: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26518: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26519: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26520: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_26521: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26522: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_26523: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26524: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26525: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26526: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26527: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26528: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26529: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26530: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26531: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26532: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26533: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26534: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26535: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_26536: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26537: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26538: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_26539: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_26540: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26541: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_26542: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26543: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26544: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26545: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26546: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26547: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_26548: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != Empty
rule_26549: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26550: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_26551: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26552: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_26553: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26554: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_26555: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26556: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26557: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26558: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_26559: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26560: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26561: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26562: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26563: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_26564: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26565: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26566: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_26567: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26568: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26569: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26570: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26571: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26572: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26573: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26574: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_26575: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26576: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26577: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26578: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != Empty
rule_26579: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26580: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_26581: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_26582: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_26583: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_26584: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_26585: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26586: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26587: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26588: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26589: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26590: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26591: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26592: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26593: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26594: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26595: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26596: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26597: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26598: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26599: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26600: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26601: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26602: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26603: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26604: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26605: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26606: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26607: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26608: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26609: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26610: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26611: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_26612: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_26613: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_26614: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26615: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_26616: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26617: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26618: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26619: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26620: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26621: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26622: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26623: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26624: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26625: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26626: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_26627: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_26628: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26629: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26630: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26631: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26632: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26633: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26634: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_26635: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_26636: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26637: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26638: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26639: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26640: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26641: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_26642: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26643: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26644: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_26645: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_26646: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_26647: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_26648: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_26649: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26650: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26651: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26652: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26653: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26654: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26655: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26656: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26657: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26658: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26659: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26660: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_26661: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26662: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26663: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26664: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26665: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26666: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26667: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26668: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26669: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26670: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_26671: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_26672: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_26673: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26674: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26675: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_26676: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_26677: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_26678: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26679: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_26680: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26681: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26682: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26683: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_26684: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26685: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26686: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26687: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26688: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26689: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_26690: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26691: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_26692: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26693: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26694: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_26695: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_26696: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_26697: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_26698: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26699: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26700: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_26701: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26702: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26703: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26704: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_26705: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26706: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_26707: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_26708: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26709: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_26710: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26711: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26712: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26713: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_26714: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26715: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26716: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_26717: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26718: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26719: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26720: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_26721: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26722: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26723: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26724: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_26725: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26726: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26727: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26728: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26729: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26730: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26731: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26732: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
rule_26733: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26734: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_26735: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26736: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26737: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26738: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_26739: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26740: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_26741: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26742: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26743: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_26744: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26745: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26746: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_26747: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26748: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26749: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26750: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_26751: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
rule_26752: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_26753: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26754: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26755: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_26756: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26757: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_26758: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26759: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26760: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26761: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_26762: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26763: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26764: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26765: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_26766: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_26767: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26768: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26769: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26770: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26771: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_26772: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26773: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_26774: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26775: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26776: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26777: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26778: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26779: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26780: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_26781: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26782: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26783: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26784: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26785: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26786: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_26787: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26788: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26789: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26790: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26791: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26792: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26793: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26794: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26795: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_26796: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26797: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26798: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26799: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_26800: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_26801: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26802: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_26803: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26804: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26805: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26806: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26807: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26808: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26809: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_26810: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_26811: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26812: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26813: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_26814: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26815: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26816: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26817: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26818: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_26819: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26820: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26821: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26822: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26823: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26824: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_26825: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_26826: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_26827: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26828: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26829: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26830: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_26831: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26832: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26833: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26834: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_26835: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26836: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26837: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_26838: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26839: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_26840: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_26841: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26842: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_26843: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26844: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26845: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26846: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26847: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26848: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26849: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26850: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26851: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26852: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_26853: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26854: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26855: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26856: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26857: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26858: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_26859: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_26860: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26861: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26862: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26863: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26864: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26865: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_26866: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26867: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_26868: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26869: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26870: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26871: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26872: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26873: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_26874: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26875: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26876: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_26877: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26878: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26879: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_26880: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26881: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_26882: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_26883: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26884: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26885: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26886: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_26887: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26888: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26889: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26890: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26891: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26892: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_26893: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26894: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_26895: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26896: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_26897: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_26898: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26899: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26900: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_26901: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26902: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26903: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26904: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26905: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_26906: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26907: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26908: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26909: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26910: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_26911: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_26912: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_26913: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26914: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26915: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_26916: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26917: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26918: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26919: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26920: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26921: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26922: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26923: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26924: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26925: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26926: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26927: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26928: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_26929: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_26930: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26931: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_26932: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_26933: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26934: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26935: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_26936: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26937: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26938: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26939: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_26940: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26941: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26942: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26943: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26944: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26945: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_26946: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26947: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_26948: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26949: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_26950: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26951: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_26952: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26953: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqE
rule_26954: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26955: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26956: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_26957: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26958: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26959: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_26960: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26961: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26962: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26963: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26964: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26965: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26966: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26967: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26968: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26969: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26970: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26971: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_26972: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26973: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26974: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_26975: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26976: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26977: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != Empty
rule_26978: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26979: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26980: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_26981: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_26982: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_26983: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26984: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_26985: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26986: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26987: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_26988: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26989: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26990: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26991: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26992: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26993: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_26994: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26995: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26996: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26997: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26998: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
rule_26999: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_27000: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
rule_27001: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_27002: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_27003: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_27004: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27005: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27006: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27007: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_27008: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_27009: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
rule_27010: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27011: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27012: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27013: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27014: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27015: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_27016: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_27017: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27018: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
rule_27019: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27020: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_27021: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_27022: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27023: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27024: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27025: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_27026: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27027: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_27028: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27029: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27030: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27031: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_27032: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_27033: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_27034: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_27035: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27036: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_27037: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_27038: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27039: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27040: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_27041: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_27042: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Empty
rule_27043: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27044: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27045: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_27046: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_27047: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27048: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != Empty
rule_27049: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27050: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27051: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_27052: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27053: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27054: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_27055: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_27056: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_27057: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_27058: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27059: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27060: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27061: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27062: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27063: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27064: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_27065: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_27066: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
rule_27067: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_27068: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_27069: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27070: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27071: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27072: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_27073: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27074: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27075: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27076: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27077: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27078: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27079: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_27080: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_27081: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27082: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27083: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27084: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_27085: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27086: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27087: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_27088: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27089: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27090: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27091: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27092: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27093: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27094: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27095: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27096: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27097: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27098: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27099: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27100: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27101: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27102: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27103: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27104: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27105: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27106: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27107: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_27108: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27109: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27110: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27111: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27112: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27113: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27114: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_27115: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27116: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_27117: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27118: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27119: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27120: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27121: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27122: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27123: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27124: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27125: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_27126: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27127: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27128: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27129: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27130: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27131: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_27132: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27133: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27134: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27135: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27136: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27137: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_27138: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_27139: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27140: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27141: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27142: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd = ReqE
rule_27143: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27144: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_27145: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27146: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27147: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27148: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_27149: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27150: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27151: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27152: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27153: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_27154: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_27155: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_27156: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_27157: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27158: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27159: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27160: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27161: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27162: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_27163: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27164: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27165: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27166: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_27167: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27168: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27169: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27170: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_27171: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27172: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27173: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27174: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27175: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_27176: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_27177: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_27178: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27179: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27180: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27181: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27182: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27183: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27184: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_27185: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27186: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27187: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27188: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27189: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27190: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_27191: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27192: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
rule_27193: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_27194: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27195: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27196: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27197: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27198: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27199: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27200: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27201: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27202: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27203: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27204: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_27205: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27206: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27207: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27208: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27209: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27210: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27211: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27212: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27213: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27214: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27215: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27216: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27217: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27218: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27219: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_27220: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27221: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_27222: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_27223: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_27224: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27225: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_27226: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27227: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_27228: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27229: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27230: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_27231: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_27232: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27233: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27234: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27235: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27236: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27237: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27238: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27239: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27240: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27241: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_27242: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_27243: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_27244: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27245: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27246: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_27247: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27248: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27249: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27250: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27251: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27252: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_27253: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27254: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_27255: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27256: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27257: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27258: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27259: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27260: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27261: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27262: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27263: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27264: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd = ReqS
rule_27265: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27266: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27267: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_27268: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27269: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27270: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27271: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_27272: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27273: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27274: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27275: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27276: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27277: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27278: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27279: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27280: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27281: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27282: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27283: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27284: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27285: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27286: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27287: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27288: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27289: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27290: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27291: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27292: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_27293: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_27294: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27295: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27296: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27297: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27298: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27299: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27300: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_27301: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27302: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_27303: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27304: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27305: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27306: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_27307: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27308: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27309: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_27310: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27311: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_27312: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27313: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27314: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27315: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27316: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27317: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27318: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27319: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27320: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27321: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27322: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27323: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27324: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27325: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27326: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27327: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27328: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27329: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27330: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27331: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_27332: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27333: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27334: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_27335: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27336: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27337: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27338: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27339: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_27340: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27341: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27342: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27343: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27344: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27345: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27346: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27347: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27348: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_27349: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27350: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27351: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27352: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27353: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27354: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_27355: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27356: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27357: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27358: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27359: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27360: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_27361: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27362: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27363: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_27364: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_27365: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27366: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_27367: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd = GntS
rule_27368: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Data = AuxData
rule_27369: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27370: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27371: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_27372: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27373: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27374: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_27375: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27376: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27377: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27378: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27379: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27380: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27381: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27382: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27383: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27384: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27385: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27386: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27387: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27388: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27389: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27390: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27391: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27392: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27393: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27394: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27395: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27396: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27397: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_27398: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != Empty
rule_27399: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27400: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27401: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27402: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27403: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27404: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27405: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_27406: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27407: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27408: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27409: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27410: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27411: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27412: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27413: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27414: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27415: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27416: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27417: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27418: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27419: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_27420: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_27421: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27422: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27423: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_27424: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27425: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27426: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_27427: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27428: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27429: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27430: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27431: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27432: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27433: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27434: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27435: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27436: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27437: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27438: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27439: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27440: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27441: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_27442: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_27443: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_27444: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27445: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27446: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27447: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27448: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27449: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27450: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27451: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_27452: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27453: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27454: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27455: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27456: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27457: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27458: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27459: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_27460: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27461: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27462: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27463: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_27464: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27465: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27466: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27467: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27468: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27469: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27470: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27471: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27472: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_27473: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27474: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27475: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_27476: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
rule_27477: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_27478: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27479: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27480: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_27481: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27482: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27483: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27484: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27485: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27486: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_27487: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27488: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_27489: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_27490: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
rule_27491: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_27492: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27493: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27494: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_27495: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_27496: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27497: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27498: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27499: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27500: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27501: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27502: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27503: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27504: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27505: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27506: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27507: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27508: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27509: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27510: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = InvAck
rule_27511: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27512: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_27513: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27514: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_27515: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27516: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27517: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27518: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_27519: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_27520: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_27521: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27522: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27523: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27524: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27525: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27526: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27527: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27528: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27529: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27530: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27531: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27532: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27533: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_27534: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27535: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27536: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27537: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_27538: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27539: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27540: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27541: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27542: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27543: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27544: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_27545: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27546: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27547: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_27548: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27549: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_27550: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27551: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27552: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27553: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_27554: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27555: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27556: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27557: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_27558: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27559: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27560: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_27561: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27562: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27563: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27564: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_27565: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_27566: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27567: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27568: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27569: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27570: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27571: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27572: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27573: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = GntS
rule_27574: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Data = AuxData
rule_27575: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27576: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27577: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = InvAck
rule_27578: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27579: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != Empty
rule_27580: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_27581: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27582: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_27583: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27584: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_27585: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27586: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27587: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_27588: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27589: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27590: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27591: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_27592: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27593: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27594: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27595: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27596: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27597: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = ReqS
rule_27598: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27599: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27600: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27601: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27602: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27603: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27604: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_27605: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27606: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27607: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_27608: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27609: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27610: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27611: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27612: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_27613: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_27614: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27615: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_27616: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27617: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27618: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27619: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27620: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27621: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27622: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27623: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27624: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27625: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27626: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27627: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_27628: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27629: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_27630: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27631: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27632: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_27633: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27634: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27635: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27636: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27637: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27638: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27639: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27640: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27641: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27642: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_27643: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27644: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27645: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_27646: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27647: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27648: Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27649: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_27650: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_27651: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_27652: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_27653: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27654: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27655: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27656: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_27657: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27658: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27659: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27660: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27661: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_27662: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27663: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27664: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_27665: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27666: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_27667: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_27668: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27669: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27670: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27671: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27672: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27673: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_27674: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27675: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27676: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27677: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27678: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_27679: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27680: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27681: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27682: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27683: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27684: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27685: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27686: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27687: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27688: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27689: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_27690: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27691: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27692: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_27693: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27694: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27695: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27696: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_27697: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_27698: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27699: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27700: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_27701: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27702: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27703: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27704: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27705: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27706: Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
rule_27707: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_27708: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27709: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27710: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27711: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27712: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27713: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27714: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_27715: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27716: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_27717: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27718: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27719: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27720: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_27721: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_27722: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_27723: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_27724: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27725: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27726: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_27727: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27728: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27729: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27730: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].Data = AuxData
rule_27731: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27732: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27733: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27734: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_27735: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_27736: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27737: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27738: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27739: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_27740: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27741: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27742: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27743: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27744: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27745: Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_27746: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27747: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27748: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27749: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_27750: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27751: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27752: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27753: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_27754: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27755: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27756: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27757: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27758: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_27759: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_27760: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27761: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27762: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27763: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_27764: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_27765: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27766: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27767: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_27768: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27769: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_27770: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27771: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_27772: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27773: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27774: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27775: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27776: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27777: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_27778: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27779: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_27780: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27781: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27782: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27783: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27784: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27785: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27786: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27787: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27788: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27789: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27790: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27791: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_27792: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
rule_27793: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
rule_27794: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27795: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_27796: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_27797: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27798: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27799: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27800: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_27801: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_27802: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27803: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27804: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27805: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_27806: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27807: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27808: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27809: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27810: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27811: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27812: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27813: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27814: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_27815: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27816: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27817: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27818: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27819: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27820: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_27821: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27822: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27823: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27824: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27825: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27826: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27827: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27828: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_27829: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27830: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27831: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27832: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27833: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_27834: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27835: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27836: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_27837: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27838: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_27839: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_27840: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_27841: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27842: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27843: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27844: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27845: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27846: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27847: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27848: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27849: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_27850: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27851: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27852: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_27853: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27854: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27855: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27856: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27857: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27858: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_27859: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27860: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27861: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_27862: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_27863: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27864: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_27865: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27866: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27867: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27868: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27869: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27870: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_27871: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27872: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_27873: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27874: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27875: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27876: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_27877: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27878: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_27879: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_27880: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27881: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_27882: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_27883: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27884: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27885: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27886: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27887: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27888: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27889: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27890: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27891: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27892: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27893: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27894: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27895: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_27896: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27897: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27898: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27899: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27900: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27901: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27902: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_27903: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27904: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27905: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27906: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27907: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27908: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27909: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27910: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27911: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27912: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27913: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27914: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27915: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27916: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27917: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27918: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_27919: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_27920: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_27921: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27922: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27923: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27924: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_27925: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27926: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27927: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27928: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27929: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != Empty
rule_27930: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27931: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_27932: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27933: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27934: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27935: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27936: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27937: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_27938: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27939: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_27940: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27941: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27942: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27943: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27944: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27945: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27946: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27947: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_27948: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27949: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27950: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27951: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27952: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27953: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27954: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27955: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_27956: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27957: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_27958: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27959: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27960: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27961: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_27962: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27963: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27964: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27965: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27966: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27967: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27968: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27969: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27970: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27971: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27972: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_27973: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_27974: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27975: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27976: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27977: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27978: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27979: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27980: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27981: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27982: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27983: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_27984: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27985: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27986: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27987: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27988: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27989: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_27990: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27991: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27992: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27993: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27994: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27995: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27996: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27997: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_27998: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27999: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28000: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28001: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28002: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28003: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28004: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_28005: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28006: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28007: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_28008: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28009: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_28010: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_28011: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28012: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28013: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_28014: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28015: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_28016: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != Empty
rule_28017: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28018: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28019: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28020: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28021: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_28022: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28023: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28024: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28025: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
rule_28026: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28027: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_28028: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28029: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28030: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28031: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd = ReqE
rule_28032: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28033: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28034: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28035: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28036: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_28037: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28038: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28039: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28040: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28041: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28042: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28043: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28044: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28045: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28046: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28047: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28048: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28049: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28050: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28051: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28052: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28053: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28054: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_28055: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28056: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_28057: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28058: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28059: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28060: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28061: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_28062: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_28063: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28064: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28065: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28066: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28067: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28068: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28069: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28070: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28071: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28072: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_28073: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28074: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_28075: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_28076: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28077: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28078: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28079: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_28080: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28081: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28082: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_28083: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_28084: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28085: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_28086: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28087: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28088: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28089: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28090: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28091: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28092: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28093: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28094: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28095: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_28096: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28097: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28098: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28099: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28100: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_28101: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28102: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28103: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28104: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28105: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28106: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_28107: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28108: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_28109: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28110: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
rule_28111: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_28112: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_28113: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28114: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_28115: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28116: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28117: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28118: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28119: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_28120: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28121: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28122: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28123: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28124: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28125: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28126: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28127: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28128: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28129: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28130: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28131: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_28132: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28133: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28134: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28135: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28136: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28137: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28138: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28139: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28140: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28141: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28142: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28143: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28144: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28145: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28146: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28147: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28148: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_28149: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28150: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28151: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28152: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_28153: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_28154: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28155: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = InvAck
rule_28156: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != Empty
rule_28157: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28158: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_28159: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28160: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28161: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28162: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28163: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28164: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28165: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28166: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_28167: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28168: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28169: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_28170: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28171: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28172: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28173: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28174: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28175: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28176: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28177: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28178: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28179: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28180: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28181: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28182: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28183: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_28184: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_28185: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28186: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_28187: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_28188: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28189: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_28190: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_28191: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28192: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28193: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28194: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28195: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28196: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28197: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28198: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28199: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28200: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28201: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28202: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28203: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28204: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28205: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28206: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28207: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28208: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28209: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_28210: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28211: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28212: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_28213: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_28214: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28215: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28216: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28217: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28218: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_28219: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28220: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28221: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28222: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28223: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28224: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_28225: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_28226: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28227: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28228: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28229: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28230: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28231: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28232: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28233: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28234: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28235: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_28236: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_28237: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_28238: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_28239: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28240: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28241: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28242: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_28243: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_28244: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28245: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28246: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28247: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28248: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28249: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_28250: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28251: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_28252: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_28253: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28254: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_28255: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_28256: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28257: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28258: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28259: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_28260: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28261: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28262: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_28263: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28264: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28265: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28266: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28267: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28268: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_28269: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28270: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_28271: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28272: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_28273: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28274: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_28275: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28276: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28277: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28278: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28279: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_28280: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_28281: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28282: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28283: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28284: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_28285: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28286: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28287: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28288: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28289: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28290: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = InvAck
rule_28291: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28292: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_28293: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28294: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28295: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28296: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28297: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28298: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28299: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_28300: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28301: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28302: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_28303: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28304: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_28305: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28306: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = InvAck
rule_28307: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != Empty
rule_28308: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_28309: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28310: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28311: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28312: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_28313: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_28314: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28315: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28316: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28317: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_28318: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28319: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28320: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28321: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28322: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_28323: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28324: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28325: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_28326: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28327: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28328: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28329: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28330: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28331: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28332: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28333: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28334: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28335: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28336: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28337: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28338: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28339: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_28340: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_28341: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_28342: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_28343: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28344: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28345: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28346: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28347: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28348: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_28349: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_28350: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28351: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_28352: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28353: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28354: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28355: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28356: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28357: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28358: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_28359: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_28360: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28361: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_28362: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_28363: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_28364: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28365: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28366: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_28367: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_28368: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28369: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28370: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28371: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28372: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28373: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28374: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_28375: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_28376: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28377: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28378: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28379: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28380: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28381: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28382: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28383: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_28384: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28385: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_28386: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_28387: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28388: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_28389: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28390: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28391: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_28392: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28393: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_28394: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28395: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28396: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_28397: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28398: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_28399: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28400: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28401: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_28402: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28403: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28404: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28405: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_28406: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28407: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_28408: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28409: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28410: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_28411: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28412: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28413: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_28414: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28415: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_28416: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28417: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28418: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28419: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_28420: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28421: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28422: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_28423: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_28424: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28425: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28426: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28427: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_28428: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28429: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28430: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28431: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28432: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28433: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28434: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28435: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28436: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_28437: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28438: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28439: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28440: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28441: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_28442: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28443: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28444: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28445: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_28446: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28447: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28448: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28449: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28450: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28451: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28452: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_28453: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28454: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28455: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28456: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_28457: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28458: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28459: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28460: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_28461: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28462: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28463: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28464: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_28465: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28466: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != Empty
rule_28467: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28468: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28469: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28470: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28471: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28472: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_28473: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28474: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_28475: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28476: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28477: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28478: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_28479: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_28480: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_28481: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_28482: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28483: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28484: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28485: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28486: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28487: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_28488: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28489: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28490: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28491: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_28492: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28493: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28494: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28495: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28496: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28497: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28498: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28499: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28500: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28501: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28502: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28503: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28504: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_28505: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28506: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28507: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_28508: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28509: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28510: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28511: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28512: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28513: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28514: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28515: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_28516: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28517: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_28518: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28519: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28520: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28521: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28522: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28523: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28524: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28525: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28526: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28527: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28528: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28529: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28530: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28531: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28532: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_28533: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_28534: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28535: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28536: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28537: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28538: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28539: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28540: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_28541: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28542: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28543: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28544: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28545: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28546: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28547: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_28548: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28549: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28550: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28551: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28552: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28553: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28554: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28555: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_28556: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28557: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28558: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28559: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28560: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28561: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28562: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_28563: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_28564: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28565: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28566: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28567: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28568: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28569: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28570: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_28571: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28572: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_28573: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28574: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28575: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28576: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28577: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28578: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28579: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28580: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_28581: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28582: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28583: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28584: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28585: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28586: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28587: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28588: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28589: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28590: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28591: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28592: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28593: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_28594: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28595: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28596: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28597: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28598: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_28599: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28600: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28601: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_28602: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_28603: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28604: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28605: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28606: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28607: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28608: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28609: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28610: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28611: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28612: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28613: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28614: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_28615: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28616: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28617: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28618: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28619: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_28620: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28621: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28622: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_28623: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28624: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28625: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28626: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_28627: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28628: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28629: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28630: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28631: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28632: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28633: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28634: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_28635: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28636: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28637: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_28638: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28639: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28640: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_28641: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28642: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28643: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28644: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28645: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28646: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28647: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28648: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28649: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28650: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_28651: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28652: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28653: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28654: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28655: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_28656: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28657: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28658: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28659: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28660: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28661: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28662: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_28663: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28664: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_28665: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28666: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28667: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28668: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28669: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28670: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28671: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_28672: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28673: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_28674: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28675: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28676: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_28677: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28678: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28679: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28680: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28681: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28682: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28683: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28684: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28685: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28686: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28687: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28688: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28689: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28690: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28691: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28692: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28693: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28694: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28695: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28696: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28697: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28698: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28699: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_28700: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28701: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28702: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_28703: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_28704: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28705: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_28706: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28707: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28708: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28709: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28710: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28711: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28712: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_28713: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28714: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28715: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_28716: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28717: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_28718: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28719: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28720: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28721: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28722: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28723: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28724: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28725: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_28726: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28727: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28728: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_28729: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28730: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28731: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28732: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28733: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28734: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28735: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_28736: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28737: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28738: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28739: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28740: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28741: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28742: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28743: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_28744: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28745: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_28746: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28747: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28748: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28749: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_28750: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28751: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28752: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28753: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28754: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28755: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28756: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28757: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28758: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28759: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28760: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28761: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28762: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28763: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28764: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_28765: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28766: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28767: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_28768: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28769: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28770: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28771: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28772: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_28773: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28774: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28775: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28776: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_28777: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28778: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28779: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28780: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28781: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28782: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28783: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28784: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_28785: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28786: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_28787: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_28788: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28789: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28790: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28791: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_28792: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28793: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28794: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_28795: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28796: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28797: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28798: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28799: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28800: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28801: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28802: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28803: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28804: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28805: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28806: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28807: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_28808: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28809: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28810: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28811: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28812: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_28813: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28814: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28815: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_28816: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28817: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28818: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28819: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_28820: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28821: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28822: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28823: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28824: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_28825: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28826: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28827: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28828: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28829: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28830: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28831: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28832: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28833: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28834: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28835: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28836: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28837: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28838: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28839: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28840: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28841: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_28842: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28843: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28844: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28845: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_28846: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_28847: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28848: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28849: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28850: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28851: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_28852: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28853: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28854: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28855: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_28856: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28857: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_28858: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_28859: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_28860: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28861: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28862: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28863: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28864: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28865: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_28866: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_28867: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_28868: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28869: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28870: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28871: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_28872: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28873: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28874: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28875: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28876: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28877: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28878: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_28879: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28880: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28881: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28882: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28883: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28884: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28885: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28886: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28887: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28888: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28889: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28890: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28891: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28892: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28893: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28894: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_28895: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28896: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_28897: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28898: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28899: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28900: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28901: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28902: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28903: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28904: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_28905: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28906: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28907: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_28908: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28909: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28910: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28911: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28912: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28913: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28914: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28915: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_28916: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28917: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_28918: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_28919: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_28920: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28921: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28922: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28923: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28924: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28925: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28926: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_28927: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28928: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28929: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28930: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28931: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_28932: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28933: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28934: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_28935: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_28936: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28937: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_28938: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28939: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_28940: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28941: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_28942: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28943: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28944: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28945: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28946: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28947: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28948: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28949: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28950: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28951: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_28952: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28953: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_28954: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28955: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_28956: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28957: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28958: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28959: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_28960: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28961: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28962: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_28963: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28964: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28965: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28966: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28967: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28968: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28969: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_28970: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28971: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28972: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28973: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_28974: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28975: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28976: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_28977: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_28978: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_28979: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_28980: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28981: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28982: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_28983: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28984: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28985: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_28986: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28987: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_28988: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28989: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_28990: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28991: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_28992: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28993: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_28994: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_28995: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28996: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28997: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28998: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28999: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29000: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29001: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_29002: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29003: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29004: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29005: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29006: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29007: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_29008: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29009: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_29010: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29011: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29012: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29013: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29014: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_29015: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29016: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_29017: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29018: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29019: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29020: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29021: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_29022: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29023: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_29024: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29025: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29026: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29027: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_29028: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29029: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29030: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29031: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29032: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29033: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29034: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29035: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29036: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29037: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29038: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29039: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29040: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29041: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29042: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29043: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29044: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29045: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
rule_29046: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29047: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29048: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29049: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29050: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29051: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29052: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29053: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29054: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29055: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29056: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29057: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29058: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29059: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_29060: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29061: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29062: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29063: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29064: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29065: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29066: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_29067: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29068: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29069: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = InvAck
rule_29070: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29071: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != Empty
rule_29072: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29073: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29074: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29075: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29076: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29077: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29078: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29079: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29080: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29081: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29082: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29083: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29084: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29085: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29086: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29087: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29088: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29089: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29090: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29091: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_29092: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29093: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29094: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_29095: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29096: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_29097: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29098: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29099: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29100: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29101: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29102: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29103: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_29104: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = InvAck
rule_29105: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29106: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29107: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29108: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29109: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29110: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29111: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29112: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29113: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29114: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29115: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29116: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29117: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29118: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_29119: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29120: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29121: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29122: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29123: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29124: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29125: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29126: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29127: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29128: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29129: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29130: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29131: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29132: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29133: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29134: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29135: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29136: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_29137: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29138: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_29139: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29140: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29141: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29142: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_29143: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29144: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29145: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29146: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29147: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29148: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29149: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29150: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29151: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29152: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29153: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29154: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29155: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29156: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_29157: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_29158: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29159: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29160: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29161: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29162: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_29163: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29164: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
rule_29165: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29166: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29167: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29168: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29169: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29170: Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
rule_29171: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29172: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
rule_29173: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
rule_29174: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_29175: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29176: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29177: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29178: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29179: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_29180: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29181: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_29182: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29183: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29184: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_29185: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29186: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29187: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29188: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29189: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_29190: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29191: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_29192: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_29193: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_29194: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_29195: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29196: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29197: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29198: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29199: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29200: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29201: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29202: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29203: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29204: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29205: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29206: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29207: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29208: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29209: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29210: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29211: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
rule_29212: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
rule_29213: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29214: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_29215: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29216: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29217: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29218: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29219: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29220: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29221: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29222: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_29223: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_29224: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_29225: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29226: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29227: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29228: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29229: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_29230: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29231: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29232: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29233: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29234: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29235: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29236: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29237: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29238: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29239: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29240: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29241: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29242: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_29243: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29244: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29245: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29246: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29247: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29248: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29249: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29250: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_29251: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29252: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29253: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29254: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29255: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29256: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29257: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29258: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29259: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29260: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_29261: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29262: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_29263: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29264: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29265: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29266: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29267: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29268: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29269: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_29270: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29271: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_29272: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29273: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29274: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_29275: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29276: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29277: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29278: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29279: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29280: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29281: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29282: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29283: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_29284: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29285: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29286: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29287: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29288: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_29289: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_29290: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29291: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29292: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_29293: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29294: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_29295: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29296: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_29297: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_29298: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29299: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29300: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29301: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29302: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29303: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29304: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29305: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29306: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29307: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29308: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29309: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29310: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29311: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29312: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_29313: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29314: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29315: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29316: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29317: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29318: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29319: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29320: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_29321: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29322: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29323: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29324: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29325: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29326: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29327: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29328: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_29329: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29330: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29331: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29332: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29333: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29334: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29335: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29336: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29337: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29338: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_29339: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29340: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29341: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29342: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_29343: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29344: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29345: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29346: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29347: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29348: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_29349: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29350: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29351: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29352: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_29353: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29354: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29355: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_29356: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29357: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29358: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29359: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29360: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29361: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29362: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_29363: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29364: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_29365: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29366: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29367: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_29368: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29369: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29370: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29371: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29372: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29373: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_29374: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29375: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29376: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29377: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29378: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29379: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_29380: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29381: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29382: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_29383: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29384: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29385: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29386: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29387: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29388: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29389: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29390: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29391: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29392: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29393: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_29394: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29395: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29396: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29397: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29398: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_29399: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29400: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29401: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_29402: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29403: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_29404: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29405: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29406: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29407: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29408: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29409: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29410: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29411: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_29412: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29413: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29414: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29415: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29416: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29417: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29418: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_29419: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_29420: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29421: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29422: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_29423: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29424: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29425: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29426: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29427: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29428: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29429: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29430: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_29431: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29432: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29433: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29434: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29435: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29436: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29437: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29438: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29439: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29440: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29441: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29442: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29443: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_29444: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29445: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29446: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29447: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29448: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29449: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29450: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29451: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29452: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29453: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29454: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_29455: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29456: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_29457: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29458: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29459: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29460: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29461: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_29462: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29463: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29464: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29465: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29466: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29467: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29468: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29469: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29470: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = InvAck
rule_29471: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29472: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29473: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29474: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_29475: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29476: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29477: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29478: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29479: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29480: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_29481: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29482: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29483: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_29484: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_29485: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29486: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_29487: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29488: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29489: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29490: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29491: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29492: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29493: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29494: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29495: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29496: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29497: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29498: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29499: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29500: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29501: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29502: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29503: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29504: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29505: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29506: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29507: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29508: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29509: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29510: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29511: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_29512: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29513: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29514: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29515: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29516: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_29517: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_29518: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29519: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_29520: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29521: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_29522: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29523: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29524: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29525: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29526: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29527: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29528: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29529: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29530: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29531: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29532: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29533: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29534: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_29535: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29536: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29537: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29538: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29539: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29540: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_29541: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29542: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29543: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_29544: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29545: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29546: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29547: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29548: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29549: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29550: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29551: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29552: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29553: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29554: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29555: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29556: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29557: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29558: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29559: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29560: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29561: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29562: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29563: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_29564: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29565: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29566: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29567: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29568: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29569: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29570: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29571: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29572: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29573: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29574: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29575: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29576: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29577: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29578: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29579: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29580: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29581: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29582: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_29583: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29584: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29585: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29586: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29587: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29588: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29589: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29590: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_29591: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29592: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_29593: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_29594: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29595: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29596: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29597: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29598: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29599: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29600: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29601: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29602: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29603: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29604: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_29605: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29606: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29607: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29608: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_29609: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29610: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_29611: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29612: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_29613: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_29614: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_29615: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_29616: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29617: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_29618: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29619: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29620: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29621: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29622: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29623: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29624: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29625: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29626: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29627: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_29628: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
rule_29629: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29630: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29631: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29632: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29633: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29634: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_29635: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29636: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29637: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29638: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29639: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29640: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_29641: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29642: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29643: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29644: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29645: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29646: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29647: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29648: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29649: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_29650: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29651: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29652: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29653: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29654: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29655: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29656: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29657: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_29658: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29659: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29660: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29661: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29662: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29663: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_29664: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29665: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29666: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_29667: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_29668: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29669: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29670: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_29671: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29672: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29673: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29674: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29675: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29676: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29677: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29678: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29679: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29680: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_29681: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29682: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29683: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29684: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29685: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29686: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29687: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29688: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29689: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29690: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29691: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29692: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29693: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29694: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29695: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29696: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29697: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29698: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29699: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29700: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_29701: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29702: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29703: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29704: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29705: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29706: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29707: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29708: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29709: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29710: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_29711: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29712: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_29713: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29714: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29715: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29716: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_29717: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29718: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29719: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29720: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29721: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29722: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29723: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29724: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29725: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29726: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_29727: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_29728: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29729: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_29730: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29731: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29732: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_29733: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_29734: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29735: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29736: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29737: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29738: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_29739: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29740: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29741: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_29742: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_29743: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29744: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29745: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29746: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29747: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29748: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29749: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29750: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29751: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_29752: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29753: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29754: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29755: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29756: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29757: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_29758: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29759: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29760: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29761: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_29762: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29763: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29764: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29765: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29766: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29767: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29768: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29769: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29770: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29771: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29772: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29773: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29774: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_29775: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29776: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29777: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29778: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29779: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29780: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29781: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29782: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29783: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29784: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29785: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29786: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29787: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29788: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_29789: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_29790: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29791: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29792: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29793: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29794: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_29795: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29796: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29797: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29798: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29799: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29800: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29801: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29802: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29803: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29804: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29805: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29806: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29807: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_29808: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29809: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29810: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29811: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29812: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29813: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29814: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29815: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_29816: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29817: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29818: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29819: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29820: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29821: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29822: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29823: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29824: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29825: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29826: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29827: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_29828: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29829: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29830: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29831: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29832: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29833: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29834: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29835: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29836: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29837: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29838: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_29839: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29840: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29841: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29842: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29843: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29844: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29845: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29846: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29847: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_29848: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_29849: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29850: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29851: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29852: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_29853: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_29854: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29855: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29856: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29857: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_29858: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29859: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_29860: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29861: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_29862: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29863: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29864: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29865: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29866: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29867: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29868: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29869: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29870: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29871: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd = GntS
rule_29872: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Data = AuxData
rule_29873: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29874: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
rule_29875: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_29876: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29877: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29878: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29879: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_29880: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_29881: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29882: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_29883: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29884: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29885: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29886: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29887: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29888: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_29889: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29890: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29891: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29892: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29893: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29894: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29895: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29896: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29897: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29898: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29899: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_29900: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
rule_29901: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29902: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29903: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29904: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_29905: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29906: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = InvAck
rule_29907: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29908: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29909: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29910: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29911: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_29912: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29913: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29914: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29915: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_29916: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != Empty
rule_29917: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29918: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29919: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29920: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29921: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29922: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29923: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29924: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29925: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29926: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29927: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29928: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29929: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29930: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29931: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_29932: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29933: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29934: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29935: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29936: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29937: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29938: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29939: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29940: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29941: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29942: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29943: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29944: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29945: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29946: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_29947: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29948: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29949: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29950: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_29951: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_29952: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29953: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_29954: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_29955: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_29956: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29957: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29958: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29959: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29960: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29961: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != Empty
rule_29962: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29963: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_29964: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != Empty
rule_29965: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29966: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29967: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29968: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29969: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29970: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29971: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29972: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29973: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_29974: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29975: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29976: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29977: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_29978: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29979: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_29980: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29981: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29982: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29983: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_29984: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29985: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29986: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29987: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_29988: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29989: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29990: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != Empty
rule_29991: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29992: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29993: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29994: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29995: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_29996: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
rule_29997: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29998: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29999: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_30000: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30001: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30002: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30003: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_30004: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30005: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30006: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30007: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30008: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
rule_30009: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30010: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30011: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30012: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30013: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30014: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_30015: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30016: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30017: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30018: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30019: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30020: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30021: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30022: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30023: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_30024: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_30025: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_30026: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30027: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_30028: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30029: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_30030: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30031: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_30032: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30033: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30034: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30035: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30036: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_30037: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30038: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30039: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30040: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30041: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30042: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30043: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_30044: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30045: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30046: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_30047: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30048: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Data = AuxData
rule_30049: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30050: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_30051: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30052: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30053: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_30054: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30055: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30056: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30057: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_30058: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_30059: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30060: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_30061: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30062: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_30063: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_30064: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30065: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30066: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30067: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30068: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30069: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_30070: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30071: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30072: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30073: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_30074: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_30075: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30076: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30077: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30078: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_30079: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30080: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
rule_30081: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_30082: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_30083: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30084: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_30085: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_30086: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_30087: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_30088: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30089: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30090: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30091: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30092: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = GntS
rule_30093: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Data = AuxData
rule_30094: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30095: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_30096: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_30097: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30098: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_30099: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30100: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30101: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30102: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30103: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30104: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30105: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_30106: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30107: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30108: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30109: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_30110: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30111: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30112: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30113: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30114: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30115: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_30116: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30117: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30118: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30119: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30120: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_30121: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_30122: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30123: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30124: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30125: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30126: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_30127: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30128: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30129: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30130: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30131: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30132: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30133: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30134: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_30135: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30136: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30137: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30138: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30139: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30140: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30141: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30142: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30143: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30144: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_30145: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_30146: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_30147: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30148: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_30149: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30150: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30151: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30152: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30153: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30154: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
rule_30155: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_30156: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30157: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30158: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30159: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_30160: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30161: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30162: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30163: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30164: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30165: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30166: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_30167: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30168: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30169: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30170: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30171: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30172: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30173: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30174: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30175: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30176: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30177: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30178: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_30179: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30180: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_30181: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
rule_30182: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_30183: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30184: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30185: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30186: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30187: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30188: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_30189: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30190: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30191: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30192: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30193: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30194: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30195: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30196: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30197: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30198: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_30199: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_30200: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30201: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30202: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30203: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30204: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_30205: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30206: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30207: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_30208: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_30209: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30210: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30211: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30212: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30213: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30214: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30215: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30216: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_30217: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_30218: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != Empty
rule_30219: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30220: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30221: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30222: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30223: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_30224: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30225: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30226: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30227: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30228: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30229: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30230: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_30231: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30232: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30233: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30234: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30235: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30236: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30237: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30238: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_30239: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30240: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30241: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30242: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30243: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30244: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30245: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
rule_30246: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_30247: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30248: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30249: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30250: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_30251: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30252: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30253: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30254: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30255: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30256: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Data = AuxData
rule_30257: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30258: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30259: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_30260: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30261: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30262: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30263: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_30264: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_30265: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_30266: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_30267: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30268: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30269: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30270: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30271: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30272: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30273: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30274: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30275: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_30276: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30277: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30278: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_30279: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30280: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30281: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_30282: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_30283: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30284: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30285: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30286: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30287: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30288: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30289: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30290: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30291: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_30292: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30293: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30294: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_30295: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30296: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_30297: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30298: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30299: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_30300: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_30301: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != Empty
rule_30302: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_30303: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30304: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30305: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30306: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30307: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_30308: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30309: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30310: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30311: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_30312: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30313: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30314: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30315: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30316: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30317: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30318: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30319: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30320: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30321: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30322: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30323: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30324: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30325: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30326: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_30327: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_30328: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30329: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30330: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30331: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30332: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30333: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30334: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30335: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30336: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30337: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30338: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_30339: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30340: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30341: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30342: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30343: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30344: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30345: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30346: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30347: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30348: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30349: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30350: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30351: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30352: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30353: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_30354: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30355: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_30356: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30357: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30358: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30359: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_30360: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_30361: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30362: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30363: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_30364: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30365: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_30366: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30367: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30368: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30369: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30370: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30371: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30372: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30373: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30374: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30375: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_30376: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != Empty
rule_30377: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30378: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30379: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_30380: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30381: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30382: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30383: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30384: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30385: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30386: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30387: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30388: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_30389: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30390: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30391: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30392: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_30393: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30394: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30395: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30396: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30397: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30398: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30399: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30400: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30401: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30402: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30403: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30404: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30405: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30406: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_30407: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30408: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30409: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30410: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30411: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30412: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30413: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30414: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30415: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30416: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_30417: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30418: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_30419: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30420: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != Empty
rule_30421: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30422: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30423: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_30424: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30425: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30426: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30427: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30428: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30429: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30430: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30431: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_30432: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30433: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30434: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30435: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30436: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
rule_30437: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30438: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_30439: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_30440: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_30441: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_30442: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30443: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30444: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30445: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30446: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30447: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30448: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30449: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30450: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30451: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30452: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30453: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30454: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_30455: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_30456: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_30457: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30458: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30459: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_30460: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30461: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30462: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30463: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30464: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30465: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30466: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30467: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_30468: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30469: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30470: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_30471: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30472: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30473: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30474: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30475: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30476: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30477: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30478: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30479: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30480: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30481: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30482: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30483: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30484: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30485: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30486: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30487: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30488: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30489: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30490: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30491: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30492: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30493: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30494: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30495: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30496: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30497: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30498: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30499: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_30500: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != Empty
rule_30501: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = GntE
rule_30502: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30503: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_30504: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30505: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30506: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30507: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30508: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30509: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_30510: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30511: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30512: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30513: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30514: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30515: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30516: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30517: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30518: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_30519: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30520: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30521: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30522: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30523: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_30524: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_30525: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30526: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30527: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_30528: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30529: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30530: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30531: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30532: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30533: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30534: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30535: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30536: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30537: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30538: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30539: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30540: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30541: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_30542: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30543: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_30544: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30545: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30546: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30547: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30548: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30549: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30550: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30551: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30552: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30553: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_30554: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30555: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30556: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30557: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30558: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_30559: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30560: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_30561: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30562: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30563: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30564: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30565: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30566: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30567: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30568: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30569: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_30570: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30571: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30572: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30573: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30574: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30575: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30576: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_30577: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30578: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_30579: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30580: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30581: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30582: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30583: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_30584: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30585: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd != Empty
rule_30586: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_30587: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30588: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30589: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30590: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30591: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30592: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30593: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30594: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30595: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30596: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30597: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30598: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30599: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30600: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30601: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30602: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30603: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30604: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
rule_30605: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30606: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_30607: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30608: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30609: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30610: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30611: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30612: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30613: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_30614: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30615: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30616: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_30617: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30618: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30619: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30620: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_30621: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30622: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30623: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30624: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_30625: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30626: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30627: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30628: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30629: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30630: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_30631: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30632: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30633: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30634: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30635: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30636: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_30637: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30638: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30639: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30640: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30641: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30642: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30643: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30644: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30645: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30646: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30647: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_30648: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30649: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30650: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30651: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30652: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30653: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30654: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30655: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30656: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30657: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30658: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30659: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30660: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30661: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_30662: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30663: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_30664: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30665: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30666: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30667: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30668: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30669: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30670: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30671: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_30672: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30673: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30674: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_30675: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30676: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30677: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30678: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_30679: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30680: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_30681: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30682: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30683: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30684: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30685: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30686: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30687: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30688: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30689: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30690: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30691: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30692: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30693: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30694: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30695: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30696: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30697: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30698: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_30699: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30700: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_30701: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30702: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30703: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30704: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_30705: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30706: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30707: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30708: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30709: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30710: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30711: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30712: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30713: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30714: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30715: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30716: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30717: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30718: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30719: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30720: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30721: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30722: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30723: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30724: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30725: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30726: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30727: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30728: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30729: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30730: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30731: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30732: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30733: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30734: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30735: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30736: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30737: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30738: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_30739: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_30740: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30741: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30742: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30743: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_30744: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30745: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30746: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30747: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30748: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30749: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30750: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30751: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30752: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30753: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30754: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30755: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30756: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_30757: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30758: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30759: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_30760: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30761: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30762: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30763: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30764: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30765: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30766: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_30767: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30768: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30769: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30770: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30771: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30772: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30773: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30774: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30775: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30776: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30777: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30778: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30779: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_30780: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30781: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30782: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30783: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30784: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30785: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30786: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30787: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30788: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30789: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30790: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30791: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30792: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30793: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30794: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30795: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30796: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30797: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30798: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30799: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30800: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30801: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30802: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30803: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30804: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30805: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != I
rule_30806: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_30807: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30808: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30809: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_30810: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30811: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30812: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30813: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30814: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30815: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30816: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30817: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30818: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30819: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30820: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30821: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30822: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30823: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30824: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30825: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30826: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30827: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_30828: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30829: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30830: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30831: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30832: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30833: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30834: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30835: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_30836: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30837: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_30838: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30839: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30840: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_30841: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30842: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_30843: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30844: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30845: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30846: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30847: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30848: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30849: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30850: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_30851: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30852: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30853: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30854: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30855: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30856: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_30857: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30858: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30859: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30860: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30861: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30862: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30863: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_30864: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30865: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30866: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30867: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_30868: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30869: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30870: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30871: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30872: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30873: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_30874: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30875: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30876: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30877: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30878: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30879: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30880: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_30881: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30882: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30883: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_30884: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30885: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30886: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30887: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30888: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30889: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30890: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30891: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30892: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30893: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30894: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30895: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30896: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30897: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30898: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30899: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30900: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30901: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30902: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30903: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30904: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30905: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30906: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30907: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30908: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30909: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30910: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30911: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30912: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30913: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30914: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30915: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30916: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30917: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30918: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30919: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30920: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30921: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_30922: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30923: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30924: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30925: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30926: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30927: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30928: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30929: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30930: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30931: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30932: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30933: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30934: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_30935: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30936: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30937: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30938: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30939: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30940: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30941: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30942: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_30943: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30944: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30945: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30946: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30947: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30948: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_30949: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30950: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30951: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30952: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30953: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30954: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30955: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30956: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30957: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30958: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30959: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30960: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30961: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30962: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30963: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30964: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_30965: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30966: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30967: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_30968: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30969: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30970: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30971: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30972: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30973: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_30974: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30975: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30976: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30977: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30978: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30979: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30980: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30981: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30982: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30983: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30984: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_30985: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30986: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30987: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_30988: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30989: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30990: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30991: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30992: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30993: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_30994: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30995: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30996: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30997: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30998: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_30999: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_31000: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31001: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_31002: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31003: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31004: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_31005: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31006: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31007: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31008: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31009: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_31010: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31011: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31012: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_31013: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31014: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_31015: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_31016: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31017: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31018: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31019: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31020: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31021: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_31022: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31023: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31024: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31025: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31026: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_31027: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_31028: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31029: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31030: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31031: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31032: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31033: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31034: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_31035: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31036: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31037: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31038: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_31039: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31040: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31041: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_31042: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_31043: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31044: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31045: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31046: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31047: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_31048: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_31049: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31050: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_31051: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_31052: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_31053: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31054: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31055: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31056: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31057: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_31058: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31059: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31060: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_31061: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31062: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31063: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31064: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_31065: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31066: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31067: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31068: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31069: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_31070: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31071: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31072: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31073: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31074: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31075: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31076: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31077: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_31078: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31079: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31080: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31081: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31082: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31083: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31084: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_31085: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31086: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_31087: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31088: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31089: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_31090: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31091: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31092: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_31093: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_31094: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31095: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31096: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31097: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31098: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31099: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31100: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31101: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
rule_31102: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31103: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31104: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31105: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31106: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_31107: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31108: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31109: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31110: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31111: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31112: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31113: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31114: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_31115: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31116: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31117: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_31118: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_31119: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31120: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31121: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31122: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31123: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_31124: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31125: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31126: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_31127: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31128: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_31129: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31130: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31131: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_31132: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31133: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31134: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_31135: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31136: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31137: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31138: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31139: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31140: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_31141: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_31142: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_31143: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31144: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31145: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31146: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_31147: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31148: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_31149: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31150: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31151: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31152: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31153: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31154: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_31155: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31156: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31157: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_31158: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_31159: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31160: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_31161: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31162: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_31163: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31164: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31165: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31166: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31167: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_31168: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31169: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_31170: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_31171: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31172: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31173: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_31174: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31175: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31176: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_31177: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31178: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31179: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_31180: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31181: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31182: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31183: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_31184: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31185: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31186: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_31187: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31188: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31189: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31190: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_31191: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_31192: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31193: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31194: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31195: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31196: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31197: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31198: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31199: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_31200: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_31201: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31202: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31203: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31204: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31205: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31206: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31207: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31208: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31209: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31210: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31211: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_31212: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31213: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31214: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31215: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_31216: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31217: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_31218: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_31219: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31220: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31221: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31222: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31223: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
rule_31224: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31225: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_31226: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31227: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31228: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_31229: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_31230: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_31231: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31232: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31233: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31234: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31235: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31236: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31237: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31238: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31239: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31240: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31241: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31242: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31243: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_31244: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31245: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31246: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31247: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31248: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31249: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31250: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31251: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31252: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_31253: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_31254: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_31255: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_31256: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31257: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31258: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31259: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_31260: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_31261: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31262: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31263: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31264: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31265: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31266: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31267: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31268: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31269: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_31270: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31271: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31272: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_31273: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_31274: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_31275: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31276: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31277: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31278: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_31279: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31280: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_31281: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_31282: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31283: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31284: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_31285: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31286: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31287: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31288: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31289: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31290: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31291: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31292: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31293: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31294: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = InvAck
rule_31295: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31296: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31297: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31298: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31299: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31300: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31301: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31302: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_31303: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31304: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31305: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31306: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31307: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31308: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_31309: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31310: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31311: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31312: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_31313: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_31314: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31315: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_31316: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31317: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31318: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31319: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31320: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31321: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31322: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_31323: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31324: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31325: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31326: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_31327: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31328: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31329: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_31330: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31331: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_31332: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31333: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_31334: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_31335: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31336: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31337: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31338: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31339: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_31340: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31341: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31342: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31343: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31344: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31345: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_31346: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_31347: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_31348: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_31349: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31350: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31351: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_31352: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_31353: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31354: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31355: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_31356: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31357: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31358: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31359: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_31360: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31361: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31362: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31363: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31364: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31365: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_31366: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_31367: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31368: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_31369: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31370: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31371: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_31372: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31373: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31374: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31375: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31376: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31377: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_31378: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31379: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31380: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != Empty
rule_31381: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31382: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31383: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31384: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31385: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31386: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31387: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31388: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31389: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31390: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31391: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31392: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31393: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_31394: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31395: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
rule_31396: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31397: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31398: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31399: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31400: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31401: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31402: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31403: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31404: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31405: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31406: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31407: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31408: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31409: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31410: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31411: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31412: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31413: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31414: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31415: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31416: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31417: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31418: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31419: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31420: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31421: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31422: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31423: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31424: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31425: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = InvAck
rule_31426: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31427: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31428: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31429: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31430: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31431: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != Empty
rule_31432: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31433: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31434: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31435: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31436: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31437: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31438: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31439: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31440: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31441: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_31442: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31443: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31444: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_31445: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31446: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_31447: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_31448: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
rule_31449: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31450: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31451: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31452: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31453: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31454: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31455: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31456: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31457: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31458: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31459: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31460: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31461: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31462: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31463: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31464: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31465: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31466: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31467: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31468: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31469: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_31470: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31471: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31472: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31473: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31474: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_31475: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31476: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31477: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
rule_31478: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31479: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31480: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_31481: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31482: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31483: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31484: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31485: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31486: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31487: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31488: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31489: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31490: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31491: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31492: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31493: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31494: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31495: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31496: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31497: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31498: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_31499: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31500: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31501: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31502: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31503: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31504: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_31505: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31506: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31507: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31508: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31509: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31510: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31511: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31512: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31513: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31514: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_31515: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31516: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31517: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31518: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31519: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31520: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31521: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31522: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31523: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31524: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_31525: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31526: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31527: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31528: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31529: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31530: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31531: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31532: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31533: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31534: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31535: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31536: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31537: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31538: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_31539: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_31540: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31541: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31542: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31543: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31544: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31545: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31546: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31547: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31548: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31549: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31550: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31551: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31552: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31553: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31554: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31555: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31556: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31557: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31558: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31559: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31560: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31561: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31562: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31563: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31564: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_31565: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_31566: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31567: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31568: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31569: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31570: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_31571: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31572: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31573: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31574: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31575: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31576: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31577: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31578: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31579: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31580: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31581: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31582: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31583: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31584: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31585: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31586: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31587: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31588: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31589: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31590: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31591: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31592: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31593: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31594: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31595: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31596: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31597: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31598: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31599: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31600: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31601: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31602: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31603: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_31604: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31605: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31606: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_31607: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31608: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31609: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31610: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31611: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_31612: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31613: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31614: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_31615: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31616: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31617: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31618: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31619: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31620: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31621: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31622: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31623: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31624: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31625: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31626: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31627: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31628: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31629: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31630: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_31631: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31632: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_31633: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_31634: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31635: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31636: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31637: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31638: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31639: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31640: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31641: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31642: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31643: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31644: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31645: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31646: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_31647: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31648: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31649: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31650: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31651: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31652: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31653: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_31654: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31655: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31656: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31657: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31658: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31659: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31660: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31661: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31662: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31663: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_31664: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31665: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31666: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31667: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != Empty
rule_31668: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31669: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31670: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31671: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31672: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31673: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31674: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31675: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31676: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31677: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31678: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31679: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31680: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31681: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31682: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31683: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31684: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31685: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31686: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31687: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31688: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31689: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31690: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31691: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31692: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_31693: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31694: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != Empty
rule_31695: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31696: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31697: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31698: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31699: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31700: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31701: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31702: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31703: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31704: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31705: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31706: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31707: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31708: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31709: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31710: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31711: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31712: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31713: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31714: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31715: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31716: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31717: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31718: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31719: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31720: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_31721: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31722: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31723: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31724: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31725: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_31726: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31727: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31728: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31729: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31730: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31731: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31732: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31733: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31734: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_31735: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31736: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31737: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31738: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31739: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31740: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31741: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31742: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31743: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31744: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_31745: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31746: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31747: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31748: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31749: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31750: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31751: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31752: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31753: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31754: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31755: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31756: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31757: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31758: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31759: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31760: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31761: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31762: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31763: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31764: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31765: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31766: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31767: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31768: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31769: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31770: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31771: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_31772: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_31773: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31774: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31775: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31776: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31777: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31778: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31779: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31780: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31781: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31782: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31783: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31784: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31785: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31786: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31787: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31788: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31789: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31790: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31791: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31792: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31793: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31794: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31795: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31796: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31797: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31798: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31799: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31800: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_31801: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31802: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31803: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31804: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = GntS
rule_31805: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31806: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31807: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31808: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31809: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31810: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31811: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31812: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31813: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31814: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31815: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31816: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31817: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31818: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_31819: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31820: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_31821: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31822: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31823: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31824: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31825: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31826: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31827: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31828: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31829: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31830: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31831: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31832: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_31833: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31834: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31835: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31836: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31837: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31838: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31839: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31840: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31841: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31842: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31843: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31844: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31845: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31846: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_31847: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31848: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31849: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31850: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31851: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31852: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31853: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_31854: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_31855: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31856: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31857: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_31858: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31859: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_31860: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31861: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31862: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31863: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31864: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31865: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_31866: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31867: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31868: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31869: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31870: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31871: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31872: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31873: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31874: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31875: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31876: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31877: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31878: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31879: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31880: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31881: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31882: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31883: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31884: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31885: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31886: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31887: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31888: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31889: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31890: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31891: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31892: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31893: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31894: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31895: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31896: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31897: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31898: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31899: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31900: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31901: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31902: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31903: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31904: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31905: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31906: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31907: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_31908: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31909: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_31910: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31911: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31912: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31913: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31914: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31915: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31916: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31917: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31918: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_31919: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31920: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31921: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31922: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31923: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31924: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31925: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = GntS
rule_31926: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31927: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31928: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31929: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_31930: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31931: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31932: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31933: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31934: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31935: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31936: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31937: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31938: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31939: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31940: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31941: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31942: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_31943: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31944: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31945: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31946: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31947: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
rule_31948: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31949: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31950: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31951: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31952: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31953: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31954: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31955: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31956: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31957: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31958: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31959: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31960: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31961: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31962: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
rule_31963: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31964: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31965: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31966: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31967: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_31968: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31969: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31970: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31971: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31972: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31973: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31974: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31975: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31976: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31977: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31978: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31979: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_31980: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31981: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31982: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31983: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31984: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31985: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31986: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31987: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31988: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31989: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31990: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31991: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31992: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_31993: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31994: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31995: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31996: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31997: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31998: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31999: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32000: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_32001: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != Empty
rule_32002: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32003: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Data = AuxData
rule_32004: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32005: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32006: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32007: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32008: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32009: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32010: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32011: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32012: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32013: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_32014: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_32015: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_32016: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32017: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32018: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32019: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_32020: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32021: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_32022: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32023: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_32024: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32025: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32026: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32027: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32028: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32029: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32030: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32031: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32032: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32033: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32034: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32035: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32036: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32037: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32038: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32039: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32040: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_32041: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32042: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32043: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_32044: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32045: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32046: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32047: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_32048: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32049: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32050: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_32051: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32052: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32053: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32054: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32055: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32056: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32057: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32058: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32059: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32060: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32061: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32062: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32063: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32064: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32065: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32066: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32067: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32068: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32069: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_32070: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32071: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32072: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32073: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32074: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32075: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32076: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32077: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32078: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32079: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32080: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32081: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32082: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32083: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32084: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32085: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32086: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32087: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32088: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32089: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32090: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32091: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32092: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32093: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32094: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32095: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32096: Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32097: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32098: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32099: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32100: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32101: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_32102: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32103: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32104: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_32105: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32106: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_32107: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32108: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32109: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32110: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32111: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32112: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32113: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32114: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32115: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_32116: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32117: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32118: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32119: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32120: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32121: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32122: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32123: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32124: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32125: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32126: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_32127: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32128: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32129: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32130: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_32131: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32132: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32133: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32134: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32135: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32136: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32137: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32138: Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32139: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_32140: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_32141: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32142: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32143: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32144: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32145: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32146: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32147: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32148: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32149: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32150: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32151: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32152: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32153: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32154: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32155: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32156: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32157: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32158: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32159: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32160: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32161: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32162: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32163: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32164: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32165: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32166: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32167: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != Empty
rule_32168: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32169: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_32170: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32171: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32172: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32173: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32174: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32175: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32176: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32177: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32178: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32179: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32180: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32181: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32182: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32183: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32184: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32185: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_32186: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32187: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32188: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32189: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32190: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32191: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32192: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32193: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32194: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32195: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32196: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32197: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32198: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32199: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32200: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32201: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32202: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_32203: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32204: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32205: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32206: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32207: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32208: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32209: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32210: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != Empty
rule_32211: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_32212: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32213: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32214: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32215: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32216: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_32217: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32218: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32219: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32220: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32221: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32222: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32223: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32224: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32225: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32226: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32227: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32228: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32229: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32230: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32231: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_32232: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_32233: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32234: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32235: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32236: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32237: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32238: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32239: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32240: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32241: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32242: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32243: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32244: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32245: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32246: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32247: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
rule_32248: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32249: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32250: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32251: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32252: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32253: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32254: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32255: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32256: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32257: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32258: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32259: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32260: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32261: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32262: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32263: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32264: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32265: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32266: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32267: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32268: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32269: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32270: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_32271: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32272: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32273: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32274: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32275: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32276: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32277: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32278: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32279: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32280: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32281: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32282: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32283: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_32284: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_32285: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32286: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32287: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32288: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_32289: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32290: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32291: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32292: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32293: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32294: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32295: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32296: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32297: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_32298: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32299: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32300: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32301: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32302: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32303: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32304: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32305: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32306: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32307: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32308: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32309: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32310: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32311: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32312: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32313: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32314: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32315: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32316: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32317: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32318: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32319: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32320: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32321: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32322: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32323: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32324: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32325: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32326: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32327: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32328: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32329: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32330: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32331: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32332: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32333: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32334: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32335: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32336: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32337: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32338: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32339: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32340: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32341: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32342: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32343: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32344: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32345: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_32346: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32347: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32348: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32349: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32350: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32351: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32352: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32353: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32354: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32355: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32356: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32357: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32358: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32359: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32360: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32361: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32362: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32363: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32364: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32365: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32366: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32367: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32368: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32369: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32370: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32371: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32372: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32373: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Data = AuxData
rule_32374: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32375: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32376: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32377: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32378: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32379: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32380: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_32381: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32382: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32383: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32384: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32385: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32386: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32387: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32388: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32389: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32390: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32391: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32392: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32393: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32394: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32395: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32396: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32397: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32398: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32399: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_32400: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32401: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32402: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32403: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32404: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32405: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32406: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_32407: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32408: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32409: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32410: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32411: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32412: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32413: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32414: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32415: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32416: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32417: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32418: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32419: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32420: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32421: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32422: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32423: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32424: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32425: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32426: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32427: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32428: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32429: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Data = AuxData
rule_32430: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32431: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32432: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32433: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32434: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32435: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32436: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32437: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32438: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32439: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32440: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32441: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32442: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32443: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32444: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32445: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32446: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32447: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32448: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32449: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32450: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_32451: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32452: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32453: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32454: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32455: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32456: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32457: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_32458: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32459: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32460: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32461: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32462: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32463: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_32464: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32465: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32466: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32467: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32468: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32469: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32470: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32471: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32472: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32473: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32474: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32475: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32476: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32477: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32478: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32479: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32480: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_32481: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32482: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32483: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32484: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32485: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32486: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32487: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32488: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32489: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32490: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32491: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32492: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32493: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32494: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32495: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32496: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32497: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32498: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32499: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32500: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32501: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32502: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32503: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_32504: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32505: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32506: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32507: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32508: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32509: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_32510: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32511: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32512: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32513: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32514: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32515: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32516: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32517: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32518: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32519: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32520: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32521: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_32522: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32523: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32524: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32525: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32526: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32527: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32528: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32529: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32530: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32531: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32532: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32533: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32534: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32535: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32536: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32537: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32538: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32539: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32540: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32541: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32542: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32543: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32544: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32545: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32546: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32547: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_32548: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32549: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32550: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32551: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32552: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32553: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32554: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32555: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32556: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32557: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32558: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32559: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32560: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
